
LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085b8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f0  08008678  08008678  00018678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a68  08008a68  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08008a68  08008a68  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008a68  08008a68  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a68  08008a68  00018a68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008a6c  08008a6c  00018a6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08008a70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c8  2000005c  08008acc  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000424  08008acc  00020424  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .debug_info   000376c8  00000000  00000000  000200c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000496f  00000000  00000000  0005778f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001c30  00000000  00000000  0005c100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000015db  00000000  00000000  0005dd30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015a40  00000000  00000000  0005f30b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c3df  00000000  00000000  00074d4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008b55b  00000000  00000000  0009112a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008450  00000000  00000000  0011c688  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  00124ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08008660 	.word	0x08008660

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	08008660 	.word	0x08008660

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	; 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	; 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8000404:	b580      	push	{r7, lr}
 8000406:	b082      	sub	sp, #8
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
 800040c:	6039      	str	r1, [r7, #0]
 800040e:	683b      	ldr	r3, [r7, #0]
 8000410:	0018      	movs	r0, r3
 8000412:	46bd      	mov	sp, r7
 8000414:	b002      	add	sp, #8
 8000416:	bd80      	pop	{r7, pc}

08000418 <_ZN6Button7getTIMxEv>:
void Button::setTimer(TIM_HandleTypeDef* htimX, TIM_TypeDef* TIMx) {
	Button::htimX = htimX;
	Button::TIMx = TIMx;
}

TIM_TypeDef* Button::getTIMx() {
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0
	return Button::TIMx;
 800041c:	4b02      	ldr	r3, [pc, #8]	; (8000428 <_ZN6Button7getTIMxEv+0x10>)
 800041e:	681b      	ldr	r3, [r3, #0]
}
 8000420:	0018      	movs	r0, r3
 8000422:	46bd      	mov	sp, r7
 8000424:	bd80      	pop	{r7, pc}
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	20000078 	.word	0x20000078

0800042c <HAL_TIM_PeriodElapsedCallback>:
			}
		}
	}
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800042c:	b580      	push	{r7, lr}
 800042e:	b082      	sub	sp, #8
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
	if (htim->Instance == Button::getTIMx()) {
 8000434:	f7ff fff0 	bl	8000418 <_ZN6Button7getTIMxEv>
		//Button::shortPress();
	}
}
 8000438:	46c0      	nop			; (mov r8, r8)
 800043a:	46bd      	mov	sp, r7
 800043c:	b002      	add	sp, #8
 800043e:	bd80      	pop	{r7, pc}

08000440 <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 8000440:	b580      	push	{r7, lr}
 8000442:	b082      	sub	sp, #8
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
 8000448:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	681a      	ldr	r2, [r3, #0]
 800044e:	683b      	ldr	r3, [r7, #0]
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	429a      	cmp	r2, r3
 8000454:	d201      	bcs.n	800045a <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 8000456:	683b      	ldr	r3, [r7, #0]
 8000458:	e000      	b.n	800045c <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 800045a:	687b      	ldr	r3, [r7, #4]
    }
 800045c:	0018      	movs	r0, r3
 800045e:	46bd      	mov	sp, r7
 8000460:	b002      	add	sp, #8
 8000462:	bd80      	pop	{r7, pc}

08000464 <_ZSt3minIjERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8000464:	b580      	push	{r7, lr}
 8000466:	b082      	sub	sp, #8
 8000468:	af00      	add	r7, sp, #0
 800046a:	6078      	str	r0, [r7, #4]
 800046c:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 800046e:	683b      	ldr	r3, [r7, #0]
 8000470:	681a      	ldr	r2, [r3, #0]
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	429a      	cmp	r2, r3
 8000478:	d201      	bcs.n	800047e <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 800047a:	683b      	ldr	r3, [r7, #0]
 800047c:	e000      	b.n	8000480 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 800047e:	687b      	ldr	r3, [r7, #4]
    }
 8000480:	0018      	movs	r0, r3
 8000482:	46bd      	mov	sp, r7
 8000484:	b002      	add	sp, #8
 8000486:	bd80      	pop	{r7, pc}

08000488 <_ZNSt7__cxx119to_stringEm>:
    return __str;
  }

  inline string
  to_string(unsigned long __val)
  {
 8000488:	b5b0      	push	{r4, r5, r7, lr}
 800048a:	b084      	sub	sp, #16
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
 8000490:	6039      	str	r1, [r7, #0]
    string __str(__detail::__to_chars_len(__val), '\0');
 8000492:	683b      	ldr	r3, [r7, #0]
 8000494:	210a      	movs	r1, #10
 8000496:	0018      	movs	r0, r3
 8000498:	f000 fbb4 	bl	8000c04 <_ZNSt8__detail14__to_chars_lenImEEjT_i>
 800049c:	0004      	movs	r4, r0
 800049e:	250c      	movs	r5, #12
 80004a0:	197b      	adds	r3, r7, r5
 80004a2:	0018      	movs	r0, r3
 80004a4:	f007 fbc0 	bl	8007c28 <_ZNSaIcEC1Ev>
 80004a8:	197b      	adds	r3, r7, r5
 80004aa:	6878      	ldr	r0, [r7, #4]
 80004ac:	2200      	movs	r2, #0
 80004ae:	0021      	movs	r1, r4
 80004b0:	f007 fd9e 	bl	8007ff0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EjcRKS3_>
 80004b4:	197b      	adds	r3, r7, r5
 80004b6:	0018      	movs	r0, r3
 80004b8:	f007 fbb8 	bl	8007c2c <_ZNSaIcED1Ev>
    __detail::__to_chars_10_impl(&__str[0], __str.size(), __val);
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	2100      	movs	r1, #0
 80004c0:	0018      	movs	r0, r3
 80004c2:	f007 fe13 	bl	80080ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 80004c6:	0004      	movs	r4, r0
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	0018      	movs	r0, r3
 80004cc:	f007 fdec 	bl	80080a8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 80004d0:	0001      	movs	r1, r0
 80004d2:	683b      	ldr	r3, [r7, #0]
 80004d4:	001a      	movs	r2, r3
 80004d6:	0020      	movs	r0, r4
 80004d8:	f000 fbd0 	bl	8000c7c <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_>
    return __str;
 80004dc:	46c0      	nop			; (mov r8, r8)
  }
 80004de:	6878      	ldr	r0, [r7, #4]
 80004e0:	46bd      	mov	sp, r7
 80004e2:	b004      	add	sp, #16
 80004e4:	bdb0      	pop	{r4, r5, r7, pc}

080004e6 <_ZN3LCDC1EP19__I2C_HandleTypeDefh>:
#include "LCD.h"

LCD::LCD(I2C_HandleTypeDef *i2cHandle, uint8_t lcdAddress) :
 80004e6:	b580      	push	{r7, lr}
 80004e8:	b084      	sub	sp, #16
 80004ea:	af00      	add	r7, sp, #0
 80004ec:	60f8      	str	r0, [r7, #12]
 80004ee:	60b9      	str	r1, [r7, #8]
 80004f0:	1dfb      	adds	r3, r7, #7
 80004f2:	701a      	strb	r2, [r3, #0]
		i2cHandle(i2cHandle), lcdAddress(lcdAddress) {
 80004f4:	68fb      	ldr	r3, [r7, #12]
 80004f6:	68ba      	ldr	r2, [r7, #8]
 80004f8:	601a      	str	r2, [r3, #0]
 80004fa:	68fb      	ldr	r3, [r7, #12]
 80004fc:	1dfa      	adds	r2, r7, #7
 80004fe:	7812      	ldrb	r2, [r2, #0]
 8000500:	711a      	strb	r2, [r3, #4]

	sendInstruction(0b00110000); // 8ìè áèòíûé èíòåðôåéñ
 8000502:	68fb      	ldr	r3, [r7, #12]
 8000504:	2130      	movs	r1, #48	; 0x30
 8000506:	0018      	movs	r0, r3
 8000508:	f000 f915 	bl	8000736 <_ZN3LCD15sendInstructionEh>
	HAL_Delay(40);
 800050c:	2028      	movs	r0, #40	; 0x28
 800050e:	f002 ff69 	bl	80033e4 <HAL_Delay>

	sendInstruction(0b00000010); // Óñòàíîâêà êóðñîðà â íà÷àëå ñòðîêè
 8000512:	68fb      	ldr	r3, [r7, #12]
 8000514:	2102      	movs	r1, #2
 8000516:	0018      	movs	r0, r3
 8000518:	f000 f90d 	bl	8000736 <_ZN3LCD15sendInstructionEh>
	HAL_Delay(40);
 800051c:	2028      	movs	r0, #40	; 0x28
 800051e:	f002 ff61 	bl	80033e4 <HAL_Delay>

	sendInstruction(0b00001100); // Íîðìàëüíûé ðåæèì ðàáîòû, âûêë êóðñîð
 8000522:	68fb      	ldr	r3, [r7, #12]
 8000524:	210c      	movs	r1, #12
 8000526:	0018      	movs	r0, r3
 8000528:	f000 f905 	bl	8000736 <_ZN3LCD15sendInstructionEh>
	HAL_Delay(40);
 800052c:	2028      	movs	r0, #40	; 0x28
 800052e:	f002 ff59 	bl	80033e4 <HAL_Delay>

	sendInstruction(0b00000100);
 8000532:	68fb      	ldr	r3, [r7, #12]
 8000534:	2104      	movs	r1, #4
 8000536:	0018      	movs	r0, r3
 8000538:	f000 f8fd 	bl	8000736 <_ZN3LCD15sendInstructionEh>
	HAL_Delay(40);
 800053c:	2028      	movs	r0, #40	; 0x28
 800053e:	f002 ff51 	bl	80033e4 <HAL_Delay>

	sendInstruction(0b00000001); // Î÷èñòêà äèñïëåÿ
 8000542:	68fb      	ldr	r3, [r7, #12]
 8000544:	2101      	movs	r1, #1
 8000546:	0018      	movs	r0, r3
 8000548:	f000 f8f5 	bl	8000736 <_ZN3LCD15sendInstructionEh>
	HAL_Delay(2);
 800054c:	2002      	movs	r0, #2
 800054e:	f002 ff49 	bl	80033e4 <HAL_Delay>
}
 8000552:	68fb      	ldr	r3, [r7, #12]
 8000554:	0018      	movs	r0, r3
 8000556:	46bd      	mov	sp, r7
 8000558:	b004      	add	sp, #16
 800055a:	bd80      	pop	{r7, pc}

0800055c <_ZN3LCD10setCharPosEhh>:

void LCD::setCharPos(uint8_t row, uint8_t column) {
 800055c:	b5b0      	push	{r4, r5, r7, lr}
 800055e:	b098      	sub	sp, #96	; 0x60
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
 8000564:	0008      	movs	r0, r1
 8000566:	0011      	movs	r1, r2
 8000568:	1cfb      	adds	r3, r7, #3
 800056a:	1c02      	adds	r2, r0, #0
 800056c:	701a      	strb	r2, [r3, #0]
 800056e:	1cbb      	adds	r3, r7, #2
 8000570:	1c0a      	adds	r2, r1, #0
 8000572:	701a      	strb	r2, [r3, #0]
	uint8_t ddramAddrArr[4][20];
	for (uint8_t i = 0; i < 20; i++) {
 8000574:	235f      	movs	r3, #95	; 0x5f
 8000576:	18fb      	adds	r3, r7, r3
 8000578:	2200      	movs	r2, #0
 800057a:	701a      	strb	r2, [r3, #0]
 800057c:	e02e      	b.n	80005dc <_ZN3LCD10setCharPosEhh+0x80>
		ddramAddrArr[0][i] = i;
 800057e:	245f      	movs	r4, #95	; 0x5f
 8000580:	193b      	adds	r3, r7, r4
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	250c      	movs	r5, #12
 8000586:	197a      	adds	r2, r7, r5
 8000588:	1939      	adds	r1, r7, r4
 800058a:	7809      	ldrb	r1, [r1, #0]
 800058c:	54d1      	strb	r1, [r2, r3]
		ddramAddrArr[1][i] = 64 + i;
 800058e:	193b      	adds	r3, r7, r4
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	193a      	adds	r2, r7, r4
 8000594:	7812      	ldrb	r2, [r2, #0]
 8000596:	3240      	adds	r2, #64	; 0x40
 8000598:	b2d1      	uxtb	r1, r2
 800059a:	197a      	adds	r2, r7, r5
 800059c:	18d3      	adds	r3, r2, r3
 800059e:	1c0a      	adds	r2, r1, #0
 80005a0:	751a      	strb	r2, [r3, #20]
		ddramAddrArr[2][i] = 20 + i;
 80005a2:	193b      	adds	r3, r7, r4
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	193a      	adds	r2, r7, r4
 80005a8:	7812      	ldrb	r2, [r2, #0]
 80005aa:	3214      	adds	r2, #20
 80005ac:	b2d0      	uxtb	r0, r2
 80005ae:	197a      	adds	r2, r7, r5
 80005b0:	2128      	movs	r1, #40	; 0x28
 80005b2:	18d3      	adds	r3, r2, r3
 80005b4:	185b      	adds	r3, r3, r1
 80005b6:	1c02      	adds	r2, r0, #0
 80005b8:	701a      	strb	r2, [r3, #0]
		ddramAddrArr[3][i] = 84 + i;
 80005ba:	193b      	adds	r3, r7, r4
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	193a      	adds	r2, r7, r4
 80005c0:	7812      	ldrb	r2, [r2, #0]
 80005c2:	3254      	adds	r2, #84	; 0x54
 80005c4:	b2d0      	uxtb	r0, r2
 80005c6:	197a      	adds	r2, r7, r5
 80005c8:	213c      	movs	r1, #60	; 0x3c
 80005ca:	18d3      	adds	r3, r2, r3
 80005cc:	185b      	adds	r3, r3, r1
 80005ce:	1c02      	adds	r2, r0, #0
 80005d0:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < 20; i++) {
 80005d2:	193b      	adds	r3, r7, r4
 80005d4:	781a      	ldrb	r2, [r3, #0]
 80005d6:	193b      	adds	r3, r7, r4
 80005d8:	3201      	adds	r2, #1
 80005da:	701a      	strb	r2, [r3, #0]
 80005dc:	235f      	movs	r3, #95	; 0x5f
 80005de:	18fb      	adds	r3, r7, r3
 80005e0:	781b      	ldrb	r3, [r3, #0]
 80005e2:	2b13      	cmp	r3, #19
 80005e4:	d9cb      	bls.n	800057e <_ZN3LCD10setCharPosEhh+0x22>
	}

	uint8_t ddramAddr = ddramAddrArr[row][column];
 80005e6:	1cfb      	adds	r3, r7, #3
 80005e8:	781a      	ldrb	r2, [r3, #0]
 80005ea:	1cbb      	adds	r3, r7, #2
 80005ec:	7818      	ldrb	r0, [r3, #0]
 80005ee:	255e      	movs	r5, #94	; 0x5e
 80005f0:	1979      	adds	r1, r7, r5
 80005f2:	230c      	movs	r3, #12
 80005f4:	18fc      	adds	r4, r7, r3
 80005f6:	0013      	movs	r3, r2
 80005f8:	009b      	lsls	r3, r3, #2
 80005fa:	189b      	adds	r3, r3, r2
 80005fc:	009b      	lsls	r3, r3, #2
 80005fe:	18e3      	adds	r3, r4, r3
 8000600:	5c1b      	ldrb	r3, [r3, r0]
 8000602:	700b      	strb	r3, [r1, #0]

	uint8_t upperBite = (ddramAddr | 0x80) & 0xF0;
 8000604:	0028      	movs	r0, r5
 8000606:	183b      	adds	r3, r7, r0
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	2270      	movs	r2, #112	; 0x70
 800060c:	4013      	ands	r3, r2
 800060e:	b2da      	uxtb	r2, r3
 8000610:	245d      	movs	r4, #93	; 0x5d
 8000612:	193b      	adds	r3, r7, r4
 8000614:	2180      	movs	r1, #128	; 0x80
 8000616:	4249      	negs	r1, r1
 8000618:	430a      	orrs	r2, r1
 800061a:	701a      	strb	r2, [r3, #0]
	uint8_t lowerBite = (ddramAddr << 4) & 0xF0;
 800061c:	183b      	adds	r3, r7, r0
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	011a      	lsls	r2, r3, #4
 8000622:	205c      	movs	r0, #92	; 0x5c
 8000624:	183b      	adds	r3, r7, r0
 8000626:	701a      	strb	r2, [r3, #0]

	uint8_t byteArr[4] { };
 8000628:	2108      	movs	r1, #8
 800062a:	187b      	adds	r3, r7, r1
 800062c:	2200      	movs	r2, #0
 800062e:	601a      	str	r2, [r3, #0]

	byteArr[0] = upperBite | E;
 8000630:	193b      	adds	r3, r7, r4
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	2204      	movs	r2, #4
 8000636:	4313      	orrs	r3, r2
 8000638:	b2da      	uxtb	r2, r3
 800063a:	187b      	adds	r3, r7, r1
 800063c:	701a      	strb	r2, [r3, #0]
	byteArr[1] = 0;
 800063e:	187b      	adds	r3, r7, r1
 8000640:	2200      	movs	r2, #0
 8000642:	705a      	strb	r2, [r3, #1]
	byteArr[2] = lowerBite | E;
 8000644:	183b      	adds	r3, r7, r0
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	2204      	movs	r2, #4
 800064a:	4313      	orrs	r3, r2
 800064c:	b2da      	uxtb	r2, r3
 800064e:	187b      	adds	r3, r7, r1
 8000650:	709a      	strb	r2, [r3, #2]
	byteArr[3] = 0;
 8000652:	000c      	movs	r4, r1
 8000654:	187b      	adds	r3, r7, r1
 8000656:	2200      	movs	r2, #0
 8000658:	70da      	strb	r2, [r3, #3]

	HAL_I2C_Master_Transmit_DMA(i2cHandle, lcdAddress, byteArr, 4);
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	6818      	ldr	r0, [r3, #0]
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	791b      	ldrb	r3, [r3, #4]
 8000662:	b299      	uxth	r1, r3
 8000664:	193a      	adds	r2, r7, r4
 8000666:	2304      	movs	r3, #4
 8000668:	f003 fc04 	bl	8003e74 <HAL_I2C_Master_Transmit_DMA>
	while (i2cHandle->State == HAL_I2C_STATE_BUSY_TX) {
 800066c:	46c0      	nop			; (mov r8, r8)
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	2241      	movs	r2, #65	; 0x41
 8000674:	5c9b      	ldrb	r3, [r3, r2]
 8000676:	b2db      	uxtb	r3, r3
 8000678:	3b21      	subs	r3, #33	; 0x21
 800067a:	425a      	negs	r2, r3
 800067c:	4153      	adcs	r3, r2
 800067e:	b2db      	uxtb	r3, r3
 8000680:	2b00      	cmp	r3, #0
 8000682:	d1f4      	bne.n	800066e <_ZN3LCD10setCharPosEhh+0x112>
	}
}
 8000684:	46c0      	nop			; (mov r8, r8)
 8000686:	46c0      	nop			; (mov r8, r8)
 8000688:	46bd      	mov	sp, r7
 800068a:	b018      	add	sp, #96	; 0x60
 800068c:	bdb0      	pop	{r4, r5, r7, pc}

0800068e <_ZN3LCD8sendByteEhh>:

void LCD::sendByte(uint8_t byte, uint8_t isCharacter) {
 800068e:	b590      	push	{r4, r7, lr}
 8000690:	b085      	sub	sp, #20
 8000692:	af00      	add	r7, sp, #0
 8000694:	6078      	str	r0, [r7, #4]
 8000696:	0008      	movs	r0, r1
 8000698:	0011      	movs	r1, r2
 800069a:	1cfb      	adds	r3, r7, #3
 800069c:	1c02      	adds	r2, r0, #0
 800069e:	701a      	strb	r2, [r3, #0]
 80006a0:	1cbb      	adds	r3, r7, #2
 80006a2:	1c0a      	adds	r2, r1, #0
 80006a4:	701a      	strb	r2, [r3, #0]
	uint8_t upperBite = byte & 0xF0;
 80006a6:	200f      	movs	r0, #15
 80006a8:	183b      	adds	r3, r7, r0
 80006aa:	1cfa      	adds	r2, r7, #3
 80006ac:	7812      	ldrb	r2, [r2, #0]
 80006ae:	210f      	movs	r1, #15
 80006b0:	438a      	bics	r2, r1
 80006b2:	701a      	strb	r2, [r3, #0]
	uint8_t lowerBite = (byte << 4) & 0xF0;
 80006b4:	1cfb      	adds	r3, r7, #3
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	011a      	lsls	r2, r3, #4
 80006ba:	240e      	movs	r4, #14
 80006bc:	193b      	adds	r3, r7, r4
 80006be:	701a      	strb	r2, [r3, #0]

	uint8_t byteArr[4] { };
 80006c0:	2108      	movs	r1, #8
 80006c2:	187b      	adds	r3, r7, r1
 80006c4:	2200      	movs	r2, #0
 80006c6:	601a      	str	r2, [r3, #0]

	byteArr[0] = upperBite | isCharacter | E /*| BACKLIGHT */;
 80006c8:	183a      	adds	r2, r7, r0
 80006ca:	1cbb      	adds	r3, r7, #2
 80006cc:	7812      	ldrb	r2, [r2, #0]
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	4313      	orrs	r3, r2
 80006d2:	b2db      	uxtb	r3, r3
 80006d4:	2204      	movs	r2, #4
 80006d6:	4313      	orrs	r3, r2
 80006d8:	b2da      	uxtb	r2, r3
 80006da:	187b      	adds	r3, r7, r1
 80006dc:	701a      	strb	r2, [r3, #0]
	byteArr[1] = 0;
 80006de:	187b      	adds	r3, r7, r1
 80006e0:	2200      	movs	r2, #0
 80006e2:	705a      	strb	r2, [r3, #1]
	byteArr[2] = lowerBite | isCharacter | E /*| BACKLIGHT */;
 80006e4:	193a      	adds	r2, r7, r4
 80006e6:	1cbb      	adds	r3, r7, #2
 80006e8:	7812      	ldrb	r2, [r2, #0]
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	4313      	orrs	r3, r2
 80006ee:	b2db      	uxtb	r3, r3
 80006f0:	2204      	movs	r2, #4
 80006f2:	4313      	orrs	r3, r2
 80006f4:	b2da      	uxtb	r2, r3
 80006f6:	187b      	adds	r3, r7, r1
 80006f8:	709a      	strb	r2, [r3, #2]
	byteArr[3] = 0;
 80006fa:	000c      	movs	r4, r1
 80006fc:	187b      	adds	r3, r7, r1
 80006fe:	2200      	movs	r2, #0
 8000700:	70da      	strb	r2, [r3, #3]

	HAL_I2C_Master_Transmit_DMA(i2cHandle, lcdAddress, byteArr, 4);
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	6818      	ldr	r0, [r3, #0]
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	791b      	ldrb	r3, [r3, #4]
 800070a:	b299      	uxth	r1, r3
 800070c:	193a      	adds	r2, r7, r4
 800070e:	2304      	movs	r3, #4
 8000710:	f003 fbb0 	bl	8003e74 <HAL_I2C_Master_Transmit_DMA>
	while (i2cHandle->State == HAL_I2C_STATE_BUSY_TX) {
 8000714:	46c0      	nop			; (mov r8, r8)
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	2241      	movs	r2, #65	; 0x41
 800071c:	5c9b      	ldrb	r3, [r3, r2]
 800071e:	b2db      	uxtb	r3, r3
 8000720:	3b21      	subs	r3, #33	; 0x21
 8000722:	425a      	negs	r2, r3
 8000724:	4153      	adcs	r3, r2
 8000726:	b2db      	uxtb	r3, r3
 8000728:	2b00      	cmp	r3, #0
 800072a:	d1f4      	bne.n	8000716 <_ZN3LCD8sendByteEhh+0x88>
	}
}
 800072c:	46c0      	nop			; (mov r8, r8)
 800072e:	46c0      	nop			; (mov r8, r8)
 8000730:	46bd      	mov	sp, r7
 8000732:	b005      	add	sp, #20
 8000734:	bd90      	pop	{r4, r7, pc}

08000736 <_ZN3LCD15sendInstructionEh>:

void LCD::sendInstruction(uint8_t instruction) {
 8000736:	b580      	push	{r7, lr}
 8000738:	b082      	sub	sp, #8
 800073a:	af00      	add	r7, sp, #0
 800073c:	6078      	str	r0, [r7, #4]
 800073e:	000a      	movs	r2, r1
 8000740:	1cfb      	adds	r3, r7, #3
 8000742:	701a      	strb	r2, [r3, #0]
	sendByte(instruction);
 8000744:	1cfb      	adds	r3, r7, #3
 8000746:	7819      	ldrb	r1, [r3, #0]
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	2200      	movs	r2, #0
 800074c:	0018      	movs	r0, r3
 800074e:	f7ff ff9e 	bl	800068e <_ZN3LCD8sendByteEhh>
}
 8000752:	46c0      	nop			; (mov r8, r8)
 8000754:	46bd      	mov	sp, r7
 8000756:	b002      	add	sp, #8
 8000758:	bd80      	pop	{r7, pc}

0800075a <_ZN3LCD11displayCharEhhh>:

void LCD::displayChar(uint8_t character, uint8_t row, uint8_t column) {
 800075a:	b590      	push	{r4, r7, lr}
 800075c:	b083      	sub	sp, #12
 800075e:	af00      	add	r7, sp, #0
 8000760:	6078      	str	r0, [r7, #4]
 8000762:	000c      	movs	r4, r1
 8000764:	0010      	movs	r0, r2
 8000766:	0019      	movs	r1, r3
 8000768:	1cfb      	adds	r3, r7, #3
 800076a:	1c22      	adds	r2, r4, #0
 800076c:	701a      	strb	r2, [r3, #0]
 800076e:	1cbb      	adds	r3, r7, #2
 8000770:	1c02      	adds	r2, r0, #0
 8000772:	701a      	strb	r2, [r3, #0]
 8000774:	1c7b      	adds	r3, r7, #1
 8000776:	1c0a      	adds	r2, r1, #0
 8000778:	701a      	strb	r2, [r3, #0]
	setCharPos(row, column);
 800077a:	1c7b      	adds	r3, r7, #1
 800077c:	781a      	ldrb	r2, [r3, #0]
 800077e:	1cbb      	adds	r3, r7, #2
 8000780:	7819      	ldrb	r1, [r3, #0]
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	0018      	movs	r0, r3
 8000786:	f7ff fee9 	bl	800055c <_ZN3LCD10setCharPosEhh>
	sendByte(recodeRusChar(character), 1);
 800078a:	1cfb      	adds	r3, r7, #3
 800078c:	781a      	ldrb	r2, [r3, #0]
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	0011      	movs	r1, r2
 8000792:	0018      	movs	r0, r3
 8000794:	f000 f86e 	bl	8000874 <_ZN3LCD13recodeRusCharEc>
 8000798:	0003      	movs	r3, r0
 800079a:	0019      	movs	r1, r3
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	2201      	movs	r2, #1
 80007a0:	0018      	movs	r0, r3
 80007a2:	f7ff ff74 	bl	800068e <_ZN3LCD8sendByteEhh>
}
 80007a6:	46c0      	nop			; (mov r8, r8)
 80007a8:	46bd      	mov	sp, r7
 80007aa:	b003      	add	sp, #12
 80007ac:	bd90      	pop	{r4, r7, pc}

080007ae <_ZN3LCD13displayStringEPchh>:

void LCD::displayString(char *string, uint8_t row, uint8_t column) {
 80007ae:	b580      	push	{r7, lr}
 80007b0:	b084      	sub	sp, #16
 80007b2:	af00      	add	r7, sp, #0
 80007b4:	60f8      	str	r0, [r7, #12]
 80007b6:	60b9      	str	r1, [r7, #8]
 80007b8:	0019      	movs	r1, r3
 80007ba:	1dfb      	adds	r3, r7, #7
 80007bc:	701a      	strb	r2, [r3, #0]
 80007be:	1dbb      	adds	r3, r7, #6
 80007c0:	1c0a      	adds	r2, r1, #0
 80007c2:	701a      	strb	r2, [r3, #0]
	setCharPos(row, column);
 80007c4:	1dbb      	adds	r3, r7, #6
 80007c6:	781a      	ldrb	r2, [r3, #0]
 80007c8:	1dfb      	adds	r3, r7, #7
 80007ca:	7819      	ldrb	r1, [r3, #0]
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	0018      	movs	r0, r3
 80007d0:	f7ff fec4 	bl	800055c <_ZN3LCD10setCharPosEhh>
	while (*string) {
 80007d4:	e010      	b.n	80007f8 <_ZN3LCD13displayStringEPchh+0x4a>
		sendByte(recodeRusChar(*string), 1);
 80007d6:	68bb      	ldr	r3, [r7, #8]
 80007d8:	781a      	ldrb	r2, [r3, #0]
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	0011      	movs	r1, r2
 80007de:	0018      	movs	r0, r3
 80007e0:	f000 f848 	bl	8000874 <_ZN3LCD13recodeRusCharEc>
 80007e4:	0003      	movs	r3, r0
 80007e6:	0019      	movs	r1, r3
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	2201      	movs	r2, #1
 80007ec:	0018      	movs	r0, r3
 80007ee:	f7ff ff4e 	bl	800068e <_ZN3LCD8sendByteEhh>
		++string;
 80007f2:	68bb      	ldr	r3, [r7, #8]
 80007f4:	3301      	adds	r3, #1
 80007f6:	60bb      	str	r3, [r7, #8]
	while (*string) {
 80007f8:	68bb      	ldr	r3, [r7, #8]
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d1ea      	bne.n	80007d6 <_ZN3LCD13displayStringEPchh+0x28>
	}
}
 8000800:	46c0      	nop			; (mov r8, r8)
 8000802:	46c0      	nop			; (mov r8, r8)
 8000804:	46bd      	mov	sp, r7
 8000806:	b004      	add	sp, #16
 8000808:	bd80      	pop	{r7, pc}

0800080a <_ZN3LCD9clearCharEhhh>:

void LCD::clearChar(uint8_t row, uint8_t column, uint8_t length) {
 800080a:	b590      	push	{r4, r7, lr}
 800080c:	b085      	sub	sp, #20
 800080e:	af00      	add	r7, sp, #0
 8000810:	6078      	str	r0, [r7, #4]
 8000812:	000c      	movs	r4, r1
 8000814:	0010      	movs	r0, r2
 8000816:	0019      	movs	r1, r3
 8000818:	1cfb      	adds	r3, r7, #3
 800081a:	1c22      	adds	r2, r4, #0
 800081c:	701a      	strb	r2, [r3, #0]
 800081e:	1cbb      	adds	r3, r7, #2
 8000820:	1c02      	adds	r2, r0, #0
 8000822:	701a      	strb	r2, [r3, #0]
 8000824:	1c7b      	adds	r3, r7, #1
 8000826:	1c0a      	adds	r2, r1, #0
 8000828:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < length; ++i) {
 800082a:	230f      	movs	r3, #15
 800082c:	18fb      	adds	r3, r7, r3
 800082e:	2200      	movs	r2, #0
 8000830:	701a      	strb	r2, [r3, #0]
 8000832:	e012      	b.n	800085a <_ZN3LCD9clearCharEhhh+0x50>
		displayChar(128, row, column + i);
 8000834:	1cba      	adds	r2, r7, #2
 8000836:	240f      	movs	r4, #15
 8000838:	193b      	adds	r3, r7, r4
 800083a:	7812      	ldrb	r2, [r2, #0]
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	18d3      	adds	r3, r2, r3
 8000840:	b2d9      	uxtb	r1, r3
 8000842:	1cfb      	adds	r3, r7, #3
 8000844:	781a      	ldrb	r2, [r3, #0]
 8000846:	6878      	ldr	r0, [r7, #4]
 8000848:	000b      	movs	r3, r1
 800084a:	2180      	movs	r1, #128	; 0x80
 800084c:	f7ff ff85 	bl	800075a <_ZN3LCD11displayCharEhhh>
	for (uint8_t i = 0; i < length; ++i) {
 8000850:	193b      	adds	r3, r7, r4
 8000852:	193a      	adds	r2, r7, r4
 8000854:	7812      	ldrb	r2, [r2, #0]
 8000856:	3201      	adds	r2, #1
 8000858:	701a      	strb	r2, [r3, #0]
 800085a:	230f      	movs	r3, #15
 800085c:	18fa      	adds	r2, r7, r3
 800085e:	1c7b      	adds	r3, r7, #1
 8000860:	7812      	ldrb	r2, [r2, #0]
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	429a      	cmp	r2, r3
 8000866:	d3e5      	bcc.n	8000834 <_ZN3LCD9clearCharEhhh+0x2a>
	}
}
 8000868:	46c0      	nop			; (mov r8, r8)
 800086a:	46c0      	nop			; (mov r8, r8)
 800086c:	46bd      	mov	sp, r7
 800086e:	b005      	add	sp, #20
 8000870:	bd90      	pop	{r4, r7, pc}
	...

08000874 <_ZN3LCD13recodeRusCharEc>:
	HAL_I2C_Master_Transmit_DMA(i2cHandle, lcdAddress, byteArr, 4);
	while (i2cHandle->State == HAL_I2C_STATE_BUSY_TX) {
	}
}

uint8_t LCD::recodeRusChar(char character) {
 8000874:	b5b0      	push	{r4, r5, r7, lr}
 8000876:	b098      	sub	sp, #96	; 0x60
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
 800087c:	000a      	movs	r2, r1
 800087e:	1cfb      	adds	r3, r7, #3
 8000880:	701a      	strb	r2, [r3, #0]
	const char *rusAlphabetLower = "àáâãäå¸æçèéêëìíîïðñòóôõö÷øùúûüýþÿ";
 8000882:	4b22      	ldr	r3, [pc, #136]	; (800090c <_ZN3LCD13recodeRusCharEc+0x98>)
 8000884:	65fb      	str	r3, [r7, #92]	; 0x5c
	const char *rusAlphabetUpper = "ÀÁÂÃÄÅ¨ÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖ×ØÙÚÛÜÝÞß";
 8000886:	4b22      	ldr	r3, [pc, #136]	; (8000910 <_ZN3LCD13recodeRusCharEc+0x9c>)
 8000888:	65bb      	str	r3, [r7, #88]	; 0x58

	uint8_t lcdCodesLower[] = { 'a', 0xB2, 0xB3, 0xB4, 0xE3, 'e', 0xB5, 0xB6,
 800088a:	2530      	movs	r5, #48	; 0x30
 800088c:	197b      	adds	r3, r7, r5
 800088e:	4a21      	ldr	r2, [pc, #132]	; (8000914 <_ZN3LCD13recodeRusCharEc+0xa0>)
 8000890:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000892:	c313      	stmia	r3!, {r0, r1, r4}
 8000894:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000896:	c313      	stmia	r3!, {r0, r1, r4}
 8000898:	ca03      	ldmia	r2!, {r0, r1}
 800089a:	c303      	stmia	r3!, {r0, r1}
 800089c:	7812      	ldrb	r2, [r2, #0]
 800089e:	701a      	strb	r2, [r3, #0]
			0xB7, 0xB8, 0xB9, 0xBA, 0xBB, 0xBC, 0xBD, 'o', 0xBE, 'p', 'c', 0xBF,
			'y', 0xE4, 'x', 0xE5, 0xC0, 0xC1, 0xE6, 0xC2, 0xC3, 0xC4, 0xC5,
			0xC6, 0xC7 };

	uint8_t lcdCodesUpper[] = { 'A', 0xA0, 'B', 0xA1, 0xE0, 'E', 0xA2, 0xA3,
 80008a0:	230c      	movs	r3, #12
 80008a2:	18fb      	adds	r3, r7, r3
 80008a4:	4a1c      	ldr	r2, [pc, #112]	; (8000918 <_ZN3LCD13recodeRusCharEc+0xa4>)
 80008a6:	ca13      	ldmia	r2!, {r0, r1, r4}
 80008a8:	c313      	stmia	r3!, {r0, r1, r4}
 80008aa:	ca13      	ldmia	r2!, {r0, r1, r4}
 80008ac:	c313      	stmia	r3!, {r0, r1, r4}
 80008ae:	ca03      	ldmia	r2!, {r0, r1}
 80008b0:	c303      	stmia	r3!, {r0, r1}
 80008b2:	7812      	ldrb	r2, [r2, #0]
 80008b4:	701a      	strb	r2, [r3, #0]
			0xA4, 0xA5, 0xA6, 'K', 0xA7, 'M', 'H', 'O', 0xA8, 'P', 'C', 'T',
			0xA9, 0xAA, 'X', 0xE1, 0xAB, 0xAC, 0xE2, 0xAD, 0xAE, 'b', 0xAF,
			0xB0, 0xB1 };

	char *rusCharPtr;
	rusCharPtr = strchr(rusAlphabetLower, character);
 80008b6:	1cfb      	adds	r3, r7, #3
 80008b8:	781a      	ldrb	r2, [r3, #0]
 80008ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80008bc:	0011      	movs	r1, r2
 80008be:	0018      	movs	r0, r3
 80008c0:	f007 fde3 	bl	800848a <strchr>
 80008c4:	0003      	movs	r3, r0
 80008c6:	657b      	str	r3, [r7, #84]	; 0x54
	if (rusCharPtr != nullptr) {
 80008c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d005      	beq.n	80008da <_ZN3LCD13recodeRusCharEc+0x66>
		return lcdCodesLower[rusCharPtr - rusAlphabetLower];
 80008ce:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80008d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80008d2:	1ad3      	subs	r3, r2, r3
 80008d4:	197a      	adds	r2, r7, r5
 80008d6:	5cd3      	ldrb	r3, [r2, r3]
 80008d8:	e014      	b.n	8000904 <_ZN3LCD13recodeRusCharEc+0x90>
	}

	rusCharPtr = strchr(rusAlphabetUpper, character);
 80008da:	1cfb      	adds	r3, r7, #3
 80008dc:	781a      	ldrb	r2, [r3, #0]
 80008de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80008e0:	0011      	movs	r1, r2
 80008e2:	0018      	movs	r0, r3
 80008e4:	f007 fdd1 	bl	800848a <strchr>
 80008e8:	0003      	movs	r3, r0
 80008ea:	657b      	str	r3, [r7, #84]	; 0x54
	if (rusCharPtr != nullptr) {
 80008ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d006      	beq.n	8000900 <_ZN3LCD13recodeRusCharEc+0x8c>
		return lcdCodesUpper[rusCharPtr - rusAlphabetUpper];
 80008f2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80008f4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80008f6:	1ad3      	subs	r3, r2, r3
 80008f8:	220c      	movs	r2, #12
 80008fa:	18ba      	adds	r2, r7, r2
 80008fc:	5cd3      	ldrb	r3, [r2, r3]
 80008fe:	e001      	b.n	8000904 <_ZN3LCD13recodeRusCharEc+0x90>
	}
	return character;
 8000900:	1cfb      	adds	r3, r7, #3
 8000902:	781b      	ldrb	r3, [r3, #0]
}
 8000904:	0018      	movs	r0, r3
 8000906:	46bd      	mov	sp, r7
 8000908:	b018      	add	sp, #96	; 0x60
 800090a:	bdb0      	pop	{r4, r5, r7, pc}
 800090c:	08008678 	.word	0x08008678
 8000910:	0800869c 	.word	0x0800869c
 8000914:	080086c0 	.word	0x080086c0
 8000918:	080086e4 	.word	0x080086e4

0800091c <_ZN4Menu8MenuItemD1Ev>:
class Menu {
private:
	Menu *parentMenu;
	std::string header;

	struct MenuItem {
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	0018      	movs	r0, r3
 8000928:	f007 fb85 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	0018      	movs	r0, r3
 8000930:	46bd      	mov	sp, r7
 8000932:	b002      	add	sp, #8
 8000934:	bd80      	pop	{r7, pc}

08000936 <_ZN3LCD8showMenuE4Menuh>:

void LCD::showMenu(Menu menu, uint8_t columnsNum) {
 8000936:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000938:	b0ad      	sub	sp, #180	; 0xb4
 800093a:	af00      	add	r7, sp, #0
 800093c:	60f8      	str	r0, [r7, #12]
 800093e:	60b9      	str	r1, [r7, #8]
 8000940:	1dfb      	adds	r3, r7, #7
 8000942:	701a      	strb	r2, [r3, #0]
	uint8_t shift = menu.getMenuShift();
 8000944:	23ab      	movs	r3, #171	; 0xab
 8000946:	18fc      	adds	r4, r7, r3
 8000948:	68bb      	ldr	r3, [r7, #8]
 800094a:	0018      	movs	r0, r3
 800094c:	f000 fcac 	bl	80012a8 <_ZN4Menu12getMenuShiftEv>
 8000950:	0003      	movs	r3, r0
 8000952:	7023      	strb	r3, [r4, #0]
	uint8_t maxTextLength { 0 };
 8000954:	23af      	movs	r3, #175	; 0xaf
 8000956:	18fb      	adds	r3, r7, r3
 8000958:	2200      	movs	r2, #0
 800095a:	701a      	strb	r2, [r3, #0]
	for (uint8_t col = 0; col < columnsNum; ++col) {
 800095c:	23ae      	movs	r3, #174	; 0xae
 800095e:	18fb      	adds	r3, r7, r3
 8000960:	2200      	movs	r2, #0
 8000962:	701a      	strb	r2, [r3, #0]
 8000964:	e141      	b.n	8000bea <_ZN3LCD8showMenuE4Menuh+0x2b4>

		for (uint8_t row = 0; row < 4; ++row) {
 8000966:	23ad      	movs	r3, #173	; 0xad
 8000968:	18fb      	adds	r3, r7, r3
 800096a:	2200      	movs	r2, #0
 800096c:	701a      	strb	r2, [r3, #0]
 800096e:	e09b      	b.n	8000aa8 <_ZN3LCD8showMenuE4Menuh+0x172>
			if (row + shift + col * 4 < menu.getMenuItemsNum()) {
 8000970:	23ad      	movs	r3, #173	; 0xad
 8000972:	18fb      	adds	r3, r7, r3
 8000974:	781a      	ldrb	r2, [r3, #0]
 8000976:	23ab      	movs	r3, #171	; 0xab
 8000978:	18fb      	adds	r3, r7, r3
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	18d2      	adds	r2, r2, r3
 800097e:	23ae      	movs	r3, #174	; 0xae
 8000980:	18fb      	adds	r3, r7, r3
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	009b      	lsls	r3, r3, #2
 8000986:	18d4      	adds	r4, r2, r3
 8000988:	68bb      	ldr	r3, [r7, #8]
 800098a:	0018      	movs	r0, r3
 800098c:	f000 fc97 	bl	80012be <_ZN4Menu15getMenuItemsNumEv>
 8000990:	0003      	movs	r3, r0
 8000992:	2201      	movs	r2, #1
 8000994:	429c      	cmp	r4, r3
 8000996:	db01      	blt.n	800099c <_ZN3LCD8showMenuE4Menuh+0x66>
 8000998:	2300      	movs	r3, #0
 800099a:	1c1a      	adds	r2, r3, #0
 800099c:	b2d3      	uxtb	r3, r2
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d07c      	beq.n	8000a9c <_ZN3LCD8showMenuE4Menuh+0x166>
				if (menu.getMenuItem(row + shift + col * 4).text.length() > maxTextLength) {
 80009a2:	26ad      	movs	r6, #173	; 0xad
 80009a4:	19ba      	adds	r2, r7, r6
 80009a6:	23ab      	movs	r3, #171	; 0xab
 80009a8:	18fb      	adds	r3, r7, r3
 80009aa:	7812      	ldrb	r2, [r2, #0]
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	18d3      	adds	r3, r2, r3
 80009b0:	b2da      	uxtb	r2, r3
 80009b2:	21ae      	movs	r1, #174	; 0xae
 80009b4:	187b      	adds	r3, r7, r1
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	009b      	lsls	r3, r3, #2
 80009ba:	b2db      	uxtb	r3, r3
 80009bc:	18d3      	adds	r3, r2, r3
 80009be:	b2da      	uxtb	r2, r3
 80009c0:	2510      	movs	r5, #16
 80009c2:	197b      	adds	r3, r7, r5
 80009c4:	68b9      	ldr	r1, [r7, #8]
 80009c6:	0018      	movs	r0, r3
 80009c8:	f000 fc54 	bl	8001274 <_ZN4Menu11getMenuItemEh>
 80009cc:	197b      	adds	r3, r7, r5
 80009ce:	0018      	movs	r0, r3
 80009d0:	f007 fb6c 	bl	80080ac <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 80009d4:	0002      	movs	r2, r0
 80009d6:	20af      	movs	r0, #175	; 0xaf
 80009d8:	183b      	adds	r3, r7, r0
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	4293      	cmp	r3, r2
 80009de:	419b      	sbcs	r3, r3
 80009e0:	425b      	negs	r3, r3
 80009e2:	b2dc      	uxtb	r4, r3
 80009e4:	197b      	adds	r3, r7, r5
 80009e6:	0018      	movs	r0, r3
 80009e8:	f7ff ff98 	bl	800091c <_ZN4Menu8MenuItemD1Ev>
 80009ec:	2c00      	cmp	r4, #0
 80009ee:	d01f      	beq.n	8000a30 <_ZN3LCD8showMenuE4Menuh+0xfa>
					maxTextLength = menu.getMenuItem(row + shift + col * 4).text.length();
 80009f0:	19ba      	adds	r2, r7, r6
 80009f2:	23ab      	movs	r3, #171	; 0xab
 80009f4:	18fb      	adds	r3, r7, r3
 80009f6:	7812      	ldrb	r2, [r2, #0]
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	18d3      	adds	r3, r2, r3
 80009fc:	b2da      	uxtb	r2, r3
 80009fe:	21ae      	movs	r1, #174	; 0xae
 8000a00:	187b      	adds	r3, r7, r1
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	009b      	lsls	r3, r3, #2
 8000a06:	b2db      	uxtb	r3, r3
 8000a08:	18d3      	adds	r3, r2, r3
 8000a0a:	b2da      	uxtb	r2, r3
 8000a0c:	2430      	movs	r4, #48	; 0x30
 8000a0e:	193b      	adds	r3, r7, r4
 8000a10:	68b9      	ldr	r1, [r7, #8]
 8000a12:	0018      	movs	r0, r3
 8000a14:	f000 fc2e 	bl	8001274 <_ZN4Menu11getMenuItemEh>
 8000a18:	193b      	adds	r3, r7, r4
 8000a1a:	0018      	movs	r0, r3
 8000a1c:	f007 fb46 	bl	80080ac <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8000a20:	0002      	movs	r2, r0
 8000a22:	20af      	movs	r0, #175	; 0xaf
 8000a24:	183b      	adds	r3, r7, r0
 8000a26:	701a      	strb	r2, [r3, #0]
 8000a28:	193b      	adds	r3, r7, r4
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	f7ff ff76 	bl	800091c <_ZN4Menu8MenuItemD1Ev>
				}
				displayString(&menu.getMenuItem(row + shift + col * 4).text[0],
 8000a30:	26ad      	movs	r6, #173	; 0xad
 8000a32:	19ba      	adds	r2, r7, r6
 8000a34:	23ab      	movs	r3, #171	; 0xab
 8000a36:	18fb      	adds	r3, r7, r3
 8000a38:	7812      	ldrb	r2, [r2, #0]
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	18d3      	adds	r3, r2, r3
 8000a3e:	b2da      	uxtb	r2, r3
 8000a40:	23ae      	movs	r3, #174	; 0xae
 8000a42:	18fb      	adds	r3, r7, r3
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	009b      	lsls	r3, r3, #2
 8000a48:	b2db      	uxtb	r3, r3
 8000a4a:	18d3      	adds	r3, r2, r3
 8000a4c:	b2da      	uxtb	r2, r3
 8000a4e:	2550      	movs	r5, #80	; 0x50
 8000a50:	197b      	adds	r3, r7, r5
 8000a52:	68b9      	ldr	r1, [r7, #8]
 8000a54:	0018      	movs	r0, r3
 8000a56:	f000 fc0d 	bl	8001274 <_ZN4Menu11getMenuItemEh>
 8000a5a:	197b      	adds	r3, r7, r5
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	0018      	movs	r0, r3
 8000a60:	f007 fb44 	bl	80080ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 8000a64:	0004      	movs	r4, r0
						row, col * 20 / columnsNum);
 8000a66:	23ae      	movs	r3, #174	; 0xae
 8000a68:	18fb      	adds	r3, r7, r3
 8000a6a:	781a      	ldrb	r2, [r3, #0]
 8000a6c:	0013      	movs	r3, r2
 8000a6e:	009b      	lsls	r3, r3, #2
 8000a70:	189b      	adds	r3, r3, r2
 8000a72:	009b      	lsls	r3, r3, #2
 8000a74:	001a      	movs	r2, r3
 8000a76:	1dfb      	adds	r3, r7, #7
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	0019      	movs	r1, r3
 8000a7c:	0010      	movs	r0, r2
 8000a7e:	f7ff fbd5 	bl	800022c <__divsi3>
 8000a82:	0003      	movs	r3, r0
				displayString(&menu.getMenuItem(row + shift + col * 4).text[0],
 8000a84:	b2d9      	uxtb	r1, r3
 8000a86:	19bb      	adds	r3, r7, r6
 8000a88:	781a      	ldrb	r2, [r3, #0]
 8000a8a:	68f8      	ldr	r0, [r7, #12]
 8000a8c:	000b      	movs	r3, r1
 8000a8e:	0021      	movs	r1, r4
 8000a90:	f7ff fe8d 	bl	80007ae <_ZN3LCD13displayStringEPchh>
 8000a94:	197b      	adds	r3, r7, r5
 8000a96:	0018      	movs	r0, r3
 8000a98:	f7ff ff40 	bl	800091c <_ZN4Menu8MenuItemD1Ev>
		for (uint8_t row = 0; row < 4; ++row) {
 8000a9c:	22ad      	movs	r2, #173	; 0xad
 8000a9e:	18bb      	adds	r3, r7, r2
 8000aa0:	18ba      	adds	r2, r7, r2
 8000aa2:	7812      	ldrb	r2, [r2, #0]
 8000aa4:	3201      	adds	r2, #1
 8000aa6:	701a      	strb	r2, [r3, #0]
 8000aa8:	23ad      	movs	r3, #173	; 0xad
 8000aaa:	18fb      	adds	r3, r7, r3
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	2b03      	cmp	r3, #3
 8000ab0:	d800      	bhi.n	8000ab4 <_ZN3LCD8showMenuE4Menuh+0x17e>
 8000ab2:	e75d      	b.n	8000970 <_ZN3LCD8showMenuE4Menuh+0x3a>
			}
		}

		for (uint8_t row = 0; row < 4; ++row) {
 8000ab4:	23ac      	movs	r3, #172	; 0xac
 8000ab6:	18fb      	adds	r3, r7, r3
 8000ab8:	2200      	movs	r2, #0
 8000aba:	701a      	strb	r2, [r3, #0]
 8000abc:	e089      	b.n	8000bd2 <_ZN3LCD8showMenuE4Menuh+0x29c>
			if (row + shift + col * 4 < menu.getMenuItemsNum()) {
 8000abe:	23ac      	movs	r3, #172	; 0xac
 8000ac0:	18fb      	adds	r3, r7, r3
 8000ac2:	781a      	ldrb	r2, [r3, #0]
 8000ac4:	23ab      	movs	r3, #171	; 0xab
 8000ac6:	18fb      	adds	r3, r7, r3
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	18d2      	adds	r2, r2, r3
 8000acc:	23ae      	movs	r3, #174	; 0xae
 8000ace:	18fb      	adds	r3, r7, r3
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	009b      	lsls	r3, r3, #2
 8000ad4:	18d4      	adds	r4, r2, r3
 8000ad6:	68bb      	ldr	r3, [r7, #8]
 8000ad8:	0018      	movs	r0, r3
 8000ada:	f000 fbf0 	bl	80012be <_ZN4Menu15getMenuItemsNumEv>
 8000ade:	0003      	movs	r3, r0
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	429c      	cmp	r4, r3
 8000ae4:	db01      	blt.n	8000aea <_ZN3LCD8showMenuE4Menuh+0x1b4>
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	1c1a      	adds	r2, r3, #0
 8000aea:	b2d3      	uxtb	r3, r2
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d04a      	beq.n	8000b86 <_ZN3LCD8showMenuE4Menuh+0x250>
				displayString(&std::to_string(menu.getMenuItem(row + shift + col * 4).value)[0],
 8000af0:	23ac      	movs	r3, #172	; 0xac
 8000af2:	18fa      	adds	r2, r7, r3
 8000af4:	21ab      	movs	r1, #171	; 0xab
 8000af6:	187b      	adds	r3, r7, r1
 8000af8:	7812      	ldrb	r2, [r2, #0]
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	18d3      	adds	r3, r2, r3
 8000afe:	b2da      	uxtb	r2, r3
 8000b00:	21ae      	movs	r1, #174	; 0xae
 8000b02:	187b      	adds	r3, r7, r1
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	009b      	lsls	r3, r3, #2
 8000b08:	b2db      	uxtb	r3, r3
 8000b0a:	18d3      	adds	r3, r2, r3
 8000b0c:	b2da      	uxtb	r2, r3
 8000b0e:	2588      	movs	r5, #136	; 0x88
 8000b10:	197b      	adds	r3, r7, r5
 8000b12:	68b9      	ldr	r1, [r7, #8]
 8000b14:	0018      	movs	r0, r3
 8000b16:	f000 fbad 	bl	8001274 <_ZN4Menu11getMenuItemEh>
 8000b1a:	197b      	adds	r3, r7, r5
 8000b1c:	699a      	ldr	r2, [r3, #24]
 8000b1e:	2670      	movs	r6, #112	; 0x70
 8000b20:	19bb      	adds	r3, r7, r6
 8000b22:	0011      	movs	r1, r2
 8000b24:	0018      	movs	r0, r3
 8000b26:	f7ff fcaf 	bl	8000488 <_ZNSt7__cxx119to_stringEm>
 8000b2a:	19bb      	adds	r3, r7, r6
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	0018      	movs	r0, r3
 8000b30:	f007 fadc 	bl	80080ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 8000b34:	0004      	movs	r4, r0
						row, col * 20 / columnsNum + maxTextLength + 1);
 8000b36:	21ae      	movs	r1, #174	; 0xae
 8000b38:	187b      	adds	r3, r7, r1
 8000b3a:	781a      	ldrb	r2, [r3, #0]
 8000b3c:	0013      	movs	r3, r2
 8000b3e:	009b      	lsls	r3, r3, #2
 8000b40:	189b      	adds	r3, r3, r2
 8000b42:	009b      	lsls	r3, r3, #2
 8000b44:	001a      	movs	r2, r3
 8000b46:	1dfb      	adds	r3, r7, #7
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	0019      	movs	r1, r3
 8000b4c:	0010      	movs	r0, r2
 8000b4e:	f7ff fb6d 	bl	800022c <__divsi3>
 8000b52:	0003      	movs	r3, r0
 8000b54:	b2da      	uxtb	r2, r3
 8000b56:	21af      	movs	r1, #175	; 0xaf
 8000b58:	187b      	adds	r3, r7, r1
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	18d3      	adds	r3, r2, r3
 8000b5e:	b2db      	uxtb	r3, r3
				displayString(&std::to_string(menu.getMenuItem(row + shift + col * 4).value)[0],
 8000b60:	3301      	adds	r3, #1
 8000b62:	b2d9      	uxtb	r1, r3
 8000b64:	23ac      	movs	r3, #172	; 0xac
 8000b66:	18fb      	adds	r3, r7, r3
 8000b68:	781a      	ldrb	r2, [r3, #0]
 8000b6a:	68f8      	ldr	r0, [r7, #12]
 8000b6c:	000b      	movs	r3, r1
 8000b6e:	0021      	movs	r1, r4
 8000b70:	f7ff fe1d 	bl	80007ae <_ZN3LCD13displayStringEPchh>
 8000b74:	19bb      	adds	r3, r7, r6
 8000b76:	0018      	movs	r0, r3
 8000b78:	f007 fa5d 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8000b7c:	197b      	adds	r3, r7, r5
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f7ff fecc 	bl	800091c <_ZN4Menu8MenuItemD1Ev>
 8000b84:	e01f      	b.n	8000bc6 <_ZN3LCD8showMenuE4Menuh+0x290>
			} else {
				clearChar(row, col * 20 / columnsNum, 20 / columnsNum);
 8000b86:	23ae      	movs	r3, #174	; 0xae
 8000b88:	18fb      	adds	r3, r7, r3
 8000b8a:	781a      	ldrb	r2, [r3, #0]
 8000b8c:	0013      	movs	r3, r2
 8000b8e:	009b      	lsls	r3, r3, #2
 8000b90:	189b      	adds	r3, r3, r2
 8000b92:	009b      	lsls	r3, r3, #2
 8000b94:	001a      	movs	r2, r3
 8000b96:	1dfb      	adds	r3, r7, #7
 8000b98:	781b      	ldrb	r3, [r3, #0]
 8000b9a:	0019      	movs	r1, r3
 8000b9c:	0010      	movs	r0, r2
 8000b9e:	f7ff fb45 	bl	800022c <__divsi3>
 8000ba2:	0003      	movs	r3, r0
 8000ba4:	b2dc      	uxtb	r4, r3
 8000ba6:	1dfb      	adds	r3, r7, #7
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	0019      	movs	r1, r3
 8000bac:	2014      	movs	r0, #20
 8000bae:	f7ff fb3d 	bl	800022c <__divsi3>
 8000bb2:	0003      	movs	r3, r0
 8000bb4:	b2da      	uxtb	r2, r3
 8000bb6:	23ac      	movs	r3, #172	; 0xac
 8000bb8:	18fb      	adds	r3, r7, r3
 8000bba:	7819      	ldrb	r1, [r3, #0]
 8000bbc:	68f8      	ldr	r0, [r7, #12]
 8000bbe:	0013      	movs	r3, r2
 8000bc0:	0022      	movs	r2, r4
 8000bc2:	f7ff fe22 	bl	800080a <_ZN3LCD9clearCharEhhh>
		for (uint8_t row = 0; row < 4; ++row) {
 8000bc6:	22ac      	movs	r2, #172	; 0xac
 8000bc8:	18bb      	adds	r3, r7, r2
 8000bca:	18ba      	adds	r2, r7, r2
 8000bcc:	7812      	ldrb	r2, [r2, #0]
 8000bce:	3201      	adds	r2, #1
 8000bd0:	701a      	strb	r2, [r3, #0]
 8000bd2:	23ac      	movs	r3, #172	; 0xac
 8000bd4:	18fb      	adds	r3, r7, r3
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	2b03      	cmp	r3, #3
 8000bda:	d800      	bhi.n	8000bde <_ZN3LCD8showMenuE4Menuh+0x2a8>
 8000bdc:	e76f      	b.n	8000abe <_ZN3LCD8showMenuE4Menuh+0x188>
	for (uint8_t col = 0; col < columnsNum; ++col) {
 8000bde:	22ae      	movs	r2, #174	; 0xae
 8000be0:	18bb      	adds	r3, r7, r2
 8000be2:	18ba      	adds	r2, r7, r2
 8000be4:	7812      	ldrb	r2, [r2, #0]
 8000be6:	3201      	adds	r2, #1
 8000be8:	701a      	strb	r2, [r3, #0]
 8000bea:	23ae      	movs	r3, #174	; 0xae
 8000bec:	18fa      	adds	r2, r7, r3
 8000bee:	1dfb      	adds	r3, r7, #7
 8000bf0:	7812      	ldrb	r2, [r2, #0]
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	d200      	bcs.n	8000bfa <_ZN3LCD8showMenuE4Menuh+0x2c4>
 8000bf8:	e6b5      	b.n	8000966 <_ZN3LCD8showMenuE4Menuh+0x30>
			}
		}
	}
}
 8000bfa:	46c0      	nop			; (mov r8, r8)
 8000bfc:	46c0      	nop			; (mov r8, r8)
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	b02d      	add	sp, #180	; 0xb4
 8000c02:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000c04 <_ZNSt8__detail14__to_chars_lenImEEjT_i>:
namespace __detail
{
  // Generic implementation for arbitrary bases.
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR unsigned
    __to_chars_len(_Tp __value, int __base = 10) noexcept
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b086      	sub	sp, #24
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
 8000c0c:	6039      	str	r1, [r7, #0]
    {
      static_assert(is_integral<_Tp>::value, "implementation bug");
      static_assert(is_unsigned<_Tp>::value, "implementation bug");

      unsigned __n = 1;
 8000c0e:	2301      	movs	r3, #1
 8000c10:	617b      	str	r3, [r7, #20]
      const unsigned __b2 = __base  * __base;
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	435b      	muls	r3, r3
 8000c16:	613b      	str	r3, [r7, #16]
      const unsigned __b3 = __b2 * __base;
 8000c18:	683a      	ldr	r2, [r7, #0]
 8000c1a:	693b      	ldr	r3, [r7, #16]
 8000c1c:	4353      	muls	r3, r2
 8000c1e:	60fb      	str	r3, [r7, #12]
      const unsigned long __b4 = __b3 * __base;
 8000c20:	683a      	ldr	r2, [r7, #0]
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	4353      	muls	r3, r2
 8000c26:	60bb      	str	r3, [r7, #8]
      for (;;)
	{
	  if (__value < (unsigned)__base) return __n;
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	687a      	ldr	r2, [r7, #4]
 8000c2c:	429a      	cmp	r2, r3
 8000c2e:	d201      	bcs.n	8000c34 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x30>
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	e01e      	b.n	8000c72 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x6e>
	  if (__value < __b2) return __n + 1;
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	693b      	ldr	r3, [r7, #16]
 8000c38:	429a      	cmp	r2, r3
 8000c3a:	d202      	bcs.n	8000c42 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x3e>
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	3301      	adds	r3, #1
 8000c40:	e017      	b.n	8000c72 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x6e>
	  if (__value < __b3) return __n + 2;
 8000c42:	687a      	ldr	r2, [r7, #4]
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	429a      	cmp	r2, r3
 8000c48:	d202      	bcs.n	8000c50 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x4c>
 8000c4a:	697b      	ldr	r3, [r7, #20]
 8000c4c:	3302      	adds	r3, #2
 8000c4e:	e010      	b.n	8000c72 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x6e>
	  if (__value < __b4) return __n + 3;
 8000c50:	687a      	ldr	r2, [r7, #4]
 8000c52:	68bb      	ldr	r3, [r7, #8]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	d202      	bcs.n	8000c5e <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x5a>
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	3303      	adds	r3, #3
 8000c5c:	e009      	b.n	8000c72 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x6e>
	  __value /= __b4;
 8000c5e:	68b9      	ldr	r1, [r7, #8]
 8000c60:	6878      	ldr	r0, [r7, #4]
 8000c62:	f7ff fa59 	bl	8000118 <__udivsi3>
 8000c66:	0003      	movs	r3, r0
 8000c68:	607b      	str	r3, [r7, #4]
	  __n += 4;
 8000c6a:	697b      	ldr	r3, [r7, #20]
 8000c6c:	3304      	adds	r3, #4
 8000c6e:	617b      	str	r3, [r7, #20]
	  if (__value < (unsigned)__base) return __n;
 8000c70:	e7da      	b.n	8000c28 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x24>
	}
    }
 8000c72:	0018      	movs	r0, r3
 8000c74:	46bd      	mov	sp, r7
 8000c76:	b006      	add	sp, #24
 8000c78:	bd80      	pop	{r7, pc}
	...

08000c7c <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_>:
  // Write an unsigned integer value to the range [first,first+len).
  // The caller is required to provide a buffer of exactly the right size
  // (which can be determined by the __to_chars_len function).
  template<typename _Tp>
    void
    __to_chars_10_impl(char* __first, unsigned __len, _Tp __val) noexcept
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b088      	sub	sp, #32
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	60f8      	str	r0, [r7, #12]
 8000c84:	60b9      	str	r1, [r7, #8]
 8000c86:	607a      	str	r2, [r7, #4]
	"0001020304050607080910111213141516171819"
	"2021222324252627282930313233343536373839"
	"4041424344454647484950515253545556575859"
	"6061626364656667686970717273747576777879"
	"8081828384858687888990919293949596979899";
      unsigned __pos = __len - 1;
 8000c88:	68bb      	ldr	r3, [r7, #8]
 8000c8a:	3b01      	subs	r3, #1
 8000c8c:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 8000c8e:	e022      	b.n	8000cd6 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x5a>
	{
	  auto const __num = (__val % 100) * 2;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	2164      	movs	r1, #100	; 0x64
 8000c94:	0018      	movs	r0, r3
 8000c96:	f7ff fac5 	bl	8000224 <__aeabi_uidivmod>
 8000c9a:	000b      	movs	r3, r1
 8000c9c:	005b      	lsls	r3, r3, #1
 8000c9e:	617b      	str	r3, [r7, #20]
	  __val /= 100;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2164      	movs	r1, #100	; 0x64
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	f7ff fa37 	bl	8000118 <__udivsi3>
 8000caa:	0003      	movs	r3, r0
 8000cac:	607b      	str	r3, [r7, #4]
	  __first[__pos] = __digits[__num + 1];
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	1c5a      	adds	r2, r3, #1
 8000cb2:	68f9      	ldr	r1, [r7, #12]
 8000cb4:	69fb      	ldr	r3, [r7, #28]
 8000cb6:	18cb      	adds	r3, r1, r3
 8000cb8:	4917      	ldr	r1, [pc, #92]	; (8000d18 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x9c>)
 8000cba:	5c8a      	ldrb	r2, [r1, r2]
 8000cbc:	701a      	strb	r2, [r3, #0]
	  __first[__pos - 1] = __digits[__num];
 8000cbe:	69fb      	ldr	r3, [r7, #28]
 8000cc0:	3b01      	subs	r3, #1
 8000cc2:	68fa      	ldr	r2, [r7, #12]
 8000cc4:	18d3      	adds	r3, r2, r3
 8000cc6:	4914      	ldr	r1, [pc, #80]	; (8000d18 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x9c>)
 8000cc8:	697a      	ldr	r2, [r7, #20]
 8000cca:	188a      	adds	r2, r1, r2
 8000ccc:	7812      	ldrb	r2, [r2, #0]
 8000cce:	701a      	strb	r2, [r3, #0]
	  __pos -= 2;
 8000cd0:	69fb      	ldr	r3, [r7, #28]
 8000cd2:	3b02      	subs	r3, #2
 8000cd4:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	2b63      	cmp	r3, #99	; 0x63
 8000cda:	d8d9      	bhi.n	8000c90 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x14>
	}
      if (__val >= 10)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	2b09      	cmp	r3, #9
 8000ce0:	d910      	bls.n	8000d04 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x88>
	{
	  auto const __num = __val * 2;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	005b      	lsls	r3, r3, #1
 8000ce6:	61bb      	str	r3, [r7, #24]
	  __first[1] = __digits[__num + 1];
 8000ce8:	69bb      	ldr	r3, [r7, #24]
 8000cea:	1c5a      	adds	r2, r3, #1
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	3301      	adds	r3, #1
 8000cf0:	4909      	ldr	r1, [pc, #36]	; (8000d18 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x9c>)
 8000cf2:	5c8a      	ldrb	r2, [r1, r2]
 8000cf4:	701a      	strb	r2, [r3, #0]
	  __first[0] = __digits[__num];
 8000cf6:	4a08      	ldr	r2, [pc, #32]	; (8000d18 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x9c>)
 8000cf8:	69bb      	ldr	r3, [r7, #24]
 8000cfa:	18d3      	adds	r3, r2, r3
 8000cfc:	781a      	ldrb	r2, [r3, #0]
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	701a      	strb	r2, [r3, #0]
	}
      else
	__first[0] = '0' + __val;
    }
 8000d02:	e005      	b.n	8000d10 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x94>
	__first[0] = '0' + __val;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	b2db      	uxtb	r3, r3
 8000d08:	3330      	adds	r3, #48	; 0x30
 8000d0a:	b2da      	uxtb	r2, r3
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	701a      	strb	r2, [r3, #0]
    }
 8000d10:	46c0      	nop			; (mov r8, r8)
 8000d12:	46bd      	mov	sp, r7
 8000d14:	b008      	add	sp, #32
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	08008780 	.word	0x08008780

08000d1c <_ZNSt11char_traitsIcE6lengthEPKc>:
#endif
	return __builtin_memcmp(__s1, __s2, __n);
      }

      static _GLIBCXX17_CONSTEXPR size_t
      length(const char_type* __s)
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
      {
#if __cplusplus >= 201703L
	if (__constant_string_p(__s))
	  return __gnu_cxx::char_traits<char_type>::length(__s);
#endif
	return __builtin_strlen(__s);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	0018      	movs	r0, r3
 8000d28:	f7ff f9ee 	bl	8000108 <strlen>
 8000d2c:	0003      	movs	r3, r0
      }
 8000d2e:	0018      	movs	r0, r3
 8000d30:	46bd      	mov	sp, r7
 8000d32:	b002      	add	sp, #8
 8000d34:	bd80      	pop	{r7, pc}

08000d36 <_ZNSt7__cxx119to_stringEi>:
  {
 8000d36:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d38:	b087      	sub	sp, #28
 8000d3a:	af00      	add	r7, sp, #0
 8000d3c:	6078      	str	r0, [r7, #4]
 8000d3e:	6039      	str	r1, [r7, #0]
    const bool __neg = __val < 0;
 8000d40:	2117      	movs	r1, #23
 8000d42:	187b      	adds	r3, r7, r1
 8000d44:	683a      	ldr	r2, [r7, #0]
 8000d46:	0fd2      	lsrs	r2, r2, #31
 8000d48:	701a      	strb	r2, [r3, #0]
    const unsigned __uval = __neg ? (unsigned)~__val + 1u : __val;
 8000d4a:	187b      	adds	r3, r7, r1
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d002      	beq.n	8000d58 <_ZNSt7__cxx119to_stringEi+0x22>
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	425b      	negs	r3, r3
 8000d56:	e000      	b.n	8000d5a <_ZNSt7__cxx119to_stringEi+0x24>
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	613b      	str	r3, [r7, #16]
    const auto __len = __detail::__to_chars_len(__uval);
 8000d5c:	693b      	ldr	r3, [r7, #16]
 8000d5e:	210a      	movs	r1, #10
 8000d60:	0018      	movs	r0, r3
 8000d62:	f000 fabb 	bl	80012dc <_ZNSt8__detail14__to_chars_lenIjEEjT_i>
 8000d66:	0003      	movs	r3, r0
 8000d68:	60fb      	str	r3, [r7, #12]
    string __str(__neg + __len, '-');
 8000d6a:	2617      	movs	r6, #23
 8000d6c:	19bb      	adds	r3, r7, r6
 8000d6e:	781a      	ldrb	r2, [r3, #0]
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	18d4      	adds	r4, r2, r3
 8000d74:	2508      	movs	r5, #8
 8000d76:	197b      	adds	r3, r7, r5
 8000d78:	0018      	movs	r0, r3
 8000d7a:	f006 ff55 	bl	8007c28 <_ZNSaIcEC1Ev>
 8000d7e:	197b      	adds	r3, r7, r5
 8000d80:	6878      	ldr	r0, [r7, #4]
 8000d82:	222d      	movs	r2, #45	; 0x2d
 8000d84:	0021      	movs	r1, r4
 8000d86:	f007 f933 	bl	8007ff0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EjcRKS3_>
 8000d8a:	197b      	adds	r3, r7, r5
 8000d8c:	0018      	movs	r0, r3
 8000d8e:	f006 ff4d 	bl	8007c2c <_ZNSaIcED1Ev>
    __detail::__to_chars_10_impl(&__str[__neg], __len, __uval);
 8000d92:	19bb      	adds	r3, r7, r6
 8000d94:	781a      	ldrb	r2, [r3, #0]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	0011      	movs	r1, r2
 8000d9a:	0018      	movs	r0, r3
 8000d9c:	f007 f9a6 	bl	80080ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 8000da0:	693a      	ldr	r2, [r7, #16]
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	0019      	movs	r1, r3
 8000da6:	f000 fad5 	bl	8001354 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_>
    return __str;
 8000daa:	46c0      	nop			; (mov r8, r8)
  }
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	46bd      	mov	sp, r7
 8000db0:	b007      	add	sp, #28
 8000db2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000db4 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	0018      	movs	r0, r3
 8000dc0:	f000 fb18 	bl	80013f4 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE12_Vector_implC1Ev>
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	0018      	movs	r0, r3
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	b002      	add	sp, #8
 8000dcc:	bd80      	pop	{r7, pc}

08000dce <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 8000dce:	b580      	push	{r7, lr}
 8000dd0:	b082      	sub	sp, #8
 8000dd2:	af00      	add	r7, sp, #0
 8000dd4:	6078      	str	r0, [r7, #4]
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	0018      	movs	r0, r3
 8000dda:	f7ff ffeb 	bl	8000db4 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EEC1Ev>
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	0018      	movs	r0, r3
 8000de2:	46bd      	mov	sp, r7
 8000de4:	b002      	add	sp, #8
 8000de6:	bd80      	pop	{r7, pc}

08000de8 <_ZN4MenuC1EPS_>:
#include "Menu.h"

Menu::Menu(Menu *parentMenu):
 8000de8:	b5b0      	push	{r4, r5, r7, lr}
 8000dea:	b084      	sub	sp, #16
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
 8000df0:	6039      	str	r1, [r7, #0]
parentMenu(parentMenu), header(""), cursorPos(0), menuShift(0) {
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	683a      	ldr	r2, [r7, #0]
 8000df6:	601a      	str	r2, [r3, #0]
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	1d1c      	adds	r4, r3, #4
 8000dfc:	250c      	movs	r5, #12
 8000dfe:	197b      	adds	r3, r7, r5
 8000e00:	0018      	movs	r0, r3
 8000e02:	f006 ff11 	bl	8007c28 <_ZNSaIcEC1Ev>
 8000e06:	197a      	adds	r2, r7, r5
 8000e08:	4b0d      	ldr	r3, [pc, #52]	; (8000e40 <_ZN4MenuC1EPS_+0x58>)
 8000e0a:	0019      	movs	r1, r3
 8000e0c:	0020      	movs	r0, r4
 8000e0e:	f007 fa33 	bl	8008278 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8000e12:	197b      	adds	r3, r7, r5
 8000e14:	0018      	movs	r0, r3
 8000e16:	f006 ff09 	bl	8007c2c <_ZNSaIcED1Ev>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	331c      	adds	r3, #28
 8000e1e:	0018      	movs	r0, r3
 8000e20:	f7ff ffd5 	bl	8000dce <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEC1Ev>
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2228      	movs	r2, #40	; 0x28
 8000e28:	2100      	movs	r1, #0
 8000e2a:	5499      	strb	r1, [r3, r2]
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	2229      	movs	r2, #41	; 0x29
 8000e30:	2100      	movs	r1, #0
 8000e32:	5499      	strb	r1, [r3, r2]
}
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	0018      	movs	r0, r3
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	b004      	add	sp, #16
 8000e3c:	bdb0      	pop	{r4, r5, r7, pc}
 8000e3e:	46c0      	nop			; (mov r8, r8)
 8000e40:	08008708 	.word	0x08008708

08000e44 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>:

void Menu::addMenuItem(std::string text, uint32_t value, Menu *childMenu) {
 8000e44:	b590      	push	{r4, r7, lr}
 8000e46:	b085      	sub	sp, #20
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	60f8      	str	r0, [r7, #12]
 8000e4c:	60b9      	str	r1, [r7, #8]
 8000e4e:	607a      	str	r2, [r7, #4]
 8000e50:	603b      	str	r3, [r7, #0]
	menuItems.resize(menuItems.size() + 1);
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	331c      	adds	r3, #28
 8000e56:	001c      	movs	r4, r3
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	331c      	adds	r3, #28
 8000e5c:	0018      	movs	r0, r3
 8000e5e:	f000 fada 	bl	8001416 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 8000e62:	0003      	movs	r3, r0
 8000e64:	3301      	adds	r3, #1
 8000e66:	0019      	movs	r1, r3
 8000e68:	0020      	movs	r0, r4
 8000e6a:	f000 fae2 	bl	8001432 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE6resizeEj>
	menuItems[menuItems.size() - 1].text = text;
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	331c      	adds	r3, #28
 8000e72:	001c      	movs	r4, r3
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	331c      	adds	r3, #28
 8000e78:	0018      	movs	r0, r3
 8000e7a:	f000 facc 	bl	8001416 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 8000e7e:	0003      	movs	r3, r0
 8000e80:	3b01      	subs	r3, #1
 8000e82:	0019      	movs	r1, r3
 8000e84:	0020      	movs	r0, r4
 8000e86:	f000 fb0c 	bl	80014a2 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8000e8a:	0003      	movs	r3, r0
 8000e8c:	001a      	movs	r2, r3
 8000e8e:	68bb      	ldr	r3, [r7, #8]
 8000e90:	0019      	movs	r1, r3
 8000e92:	0010      	movs	r0, r2
 8000e94:	f007 f8d5 	bl	8008042 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>
	menuItems[menuItems.size() - 1].value = value;
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	331c      	adds	r3, #28
 8000e9c:	001c      	movs	r4, r3
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	331c      	adds	r3, #28
 8000ea2:	0018      	movs	r0, r3
 8000ea4:	f000 fab7 	bl	8001416 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 8000ea8:	0003      	movs	r3, r0
 8000eaa:	3b01      	subs	r3, #1
 8000eac:	0019      	movs	r1, r3
 8000eae:	0020      	movs	r0, r4
 8000eb0:	f000 faf7 	bl	80014a2 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8000eb4:	0003      	movs	r3, r0
 8000eb6:	687a      	ldr	r2, [r7, #4]
 8000eb8:	619a      	str	r2, [r3, #24]
	menuItems[menuItems.size() - 1].childMenu = childMenu;
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	331c      	adds	r3, #28
 8000ebe:	001c      	movs	r4, r3
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	331c      	adds	r3, #28
 8000ec4:	0018      	movs	r0, r3
 8000ec6:	f000 faa6 	bl	8001416 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 8000eca:	0003      	movs	r3, r0
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	0019      	movs	r1, r3
 8000ed0:	0020      	movs	r0, r4
 8000ed2:	f000 fae6 	bl	80014a2 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8000ed6:	0003      	movs	r3, r0
 8000ed8:	683a      	ldr	r2, [r7, #0]
 8000eda:	61da      	str	r2, [r3, #28]
}
 8000edc:	46c0      	nop			; (mov r8, r8)
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	b005      	add	sp, #20
 8000ee2:	bd90      	pop	{r4, r7, pc}

08000ee4 <_ZN4Menu22showMenuItemsNumberingEv>:

void Menu::showMenuItemsNumbering() {
 8000ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ee6:	b0b5      	sub	sp, #212	; 0xd4
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
	if (cursorPos) {
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	2228      	movs	r2, #40	; 0x28
 8000ef0:	5c9b      	ldrb	r3, [r3, r2]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d100      	bne.n	8000ef8 <_ZN4Menu22showMenuItemsNumberingEv+0x14>
 8000ef6:	e0cc      	b.n	8001092 <_ZN4Menu22showMenuItemsNumberingEv+0x1ae>
		for (uint8_t i = 0; i < menuItems.size(); ++i) {
 8000ef8:	23cf      	movs	r3, #207	; 0xcf
 8000efa:	18fb      	adds	r3, r7, r3
 8000efc:	2200      	movs	r2, #0
 8000efe:	701a      	strb	r2, [r3, #0]
 8000f00:	e055      	b.n	8000fae <_ZN4Menu22showMenuItemsNumberingEv+0xca>
			menuItems[i].text.erase(0, 1);
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	331c      	adds	r3, #28
 8000f06:	001a      	movs	r2, r3
 8000f08:	25cf      	movs	r5, #207	; 0xcf
 8000f0a:	197b      	adds	r3, r7, r5
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	0019      	movs	r1, r3
 8000f10:	0010      	movs	r0, r2
 8000f12:	f000 fac6 	bl	80014a2 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8000f16:	0003      	movs	r3, r0
 8000f18:	2201      	movs	r2, #1
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	0018      	movs	r0, r3
 8000f1e:	f007 f8e9 	bl	80080f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5eraseEjj>
			menuItems[i].text = std::to_string(i + 1) + "." + menuItems[i].text;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	331c      	adds	r3, #28
 8000f26:	001a      	movs	r2, r3
 8000f28:	197b      	adds	r3, r7, r5
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	0019      	movs	r1, r3
 8000f2e:	0010      	movs	r0, r2
 8000f30:	f000 fab7 	bl	80014a2 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8000f34:	0003      	movs	r3, r0
 8000f36:	001c      	movs	r4, r3
 8000f38:	197b      	adds	r3, r7, r5
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	1c5a      	adds	r2, r3, #1
 8000f3e:	263c      	movs	r6, #60	; 0x3c
 8000f40:	19bb      	adds	r3, r7, r6
 8000f42:	0011      	movs	r1, r2
 8000f44:	0018      	movs	r0, r3
 8000f46:	f7ff fef6 	bl	8000d36 <_ZNSt7__cxx119to_stringEi>
 8000f4a:	2324      	movs	r3, #36	; 0x24
 8000f4c:	18fb      	adds	r3, r7, r3
 8000f4e:	4a80      	ldr	r2, [pc, #512]	; (8001150 <_ZN4Menu22showMenuItemsNumberingEv+0x26c>)
 8000f50:	19b9      	adds	r1, r7, r6
 8000f52:	0018      	movs	r0, r3
 8000f54:	f000 fab3 	bl	80014be <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	001a      	movs	r2, r3
 8000f5c:	321c      	adds	r2, #28
 8000f5e:	197b      	adds	r3, r7, r5
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	0019      	movs	r1, r3
 8000f64:	0010      	movs	r0, r2
 8000f66:	f000 fa9c 	bl	80014a2 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8000f6a:	0003      	movs	r3, r0
 8000f6c:	001a      	movs	r2, r3
 8000f6e:	200c      	movs	r0, #12
 8000f70:	183b      	adds	r3, r7, r0
 8000f72:	2124      	movs	r1, #36	; 0x24
 8000f74:	1879      	adds	r1, r7, r1
 8000f76:	0018      	movs	r0, r3
 8000f78:	f000 fabb 	bl	80014f2 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_RKS8_>
 8000f7c:	200c      	movs	r0, #12
 8000f7e:	183b      	adds	r3, r7, r0
 8000f80:	0019      	movs	r1, r3
 8000f82:	0020      	movs	r0, r4
 8000f84:	f007 f863 	bl	800804e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 8000f88:	200c      	movs	r0, #12
 8000f8a:	183b      	adds	r3, r7, r0
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	f007 f852 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8000f92:	2124      	movs	r1, #36	; 0x24
 8000f94:	187b      	adds	r3, r7, r1
 8000f96:	0018      	movs	r0, r3
 8000f98:	f007 f84d 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8000f9c:	19bb      	adds	r3, r7, r6
 8000f9e:	0018      	movs	r0, r3
 8000fa0:	f007 f849 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		for (uint8_t i = 0; i < menuItems.size(); ++i) {
 8000fa4:	197b      	adds	r3, r7, r5
 8000fa6:	197a      	adds	r2, r7, r5
 8000fa8:	7812      	ldrb	r2, [r2, #0]
 8000faa:	3201      	adds	r2, #1
 8000fac:	701a      	strb	r2, [r3, #0]
 8000fae:	23cf      	movs	r3, #207	; 0xcf
 8000fb0:	18fb      	adds	r3, r7, r3
 8000fb2:	781c      	ldrb	r4, [r3, #0]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	331c      	adds	r3, #28
 8000fb8:	0018      	movs	r0, r3
 8000fba:	f000 fa2c 	bl	8001416 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 8000fbe:	0003      	movs	r3, r0
 8000fc0:	429c      	cmp	r4, r3
 8000fc2:	419b      	sbcs	r3, r3
 8000fc4:	425b      	negs	r3, r3
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d19a      	bne.n	8000f02 <_ZN4Menu22showMenuItemsNumberingEv+0x1e>
		}
		cursorPos = 1;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2228      	movs	r2, #40	; 0x28
 8000fd0:	2101      	movs	r1, #1
 8000fd2:	5499      	strb	r1, [r3, r2]
		for (uint8_t i = 1; i < menuItems.size(); ++i) {
 8000fd4:	23ce      	movs	r3, #206	; 0xce
 8000fd6:	18fb      	adds	r3, r7, r3
 8000fd8:	2201      	movs	r2, #1
 8000fda:	701a      	strb	r2, [r3, #0]
 8000fdc:	e02a      	b.n	8001034 <_ZN4Menu22showMenuItemsNumberingEv+0x150>
			menuItems[i].text = " " + menuItems[i].text;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	331c      	adds	r3, #28
 8000fe2:	001a      	movs	r2, r3
 8000fe4:	25ce      	movs	r5, #206	; 0xce
 8000fe6:	197b      	adds	r3, r7, r5
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	0019      	movs	r1, r3
 8000fec:	0010      	movs	r0, r2
 8000fee:	f000 fa58 	bl	80014a2 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8000ff2:	0003      	movs	r3, r0
 8000ff4:	001c      	movs	r4, r3
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	331c      	adds	r3, #28
 8000ffa:	001a      	movs	r2, r3
 8000ffc:	197b      	adds	r3, r7, r5
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	0019      	movs	r1, r3
 8001002:	0010      	movs	r0, r2
 8001004:	f000 fa4d 	bl	80014a2 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8001008:	0003      	movs	r3, r0
 800100a:	001a      	movs	r2, r3
 800100c:	2654      	movs	r6, #84	; 0x54
 800100e:	19bb      	adds	r3, r7, r6
 8001010:	4950      	ldr	r1, [pc, #320]	; (8001154 <_ZN4Menu22showMenuItemsNumberingEv+0x270>)
 8001012:	0018      	movs	r0, r3
 8001014:	f000 fa87 	bl	8001526 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>
 8001018:	19bb      	adds	r3, r7, r6
 800101a:	0019      	movs	r1, r3
 800101c:	0020      	movs	r0, r4
 800101e:	f007 f816 	bl	800804e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 8001022:	19bb      	adds	r3, r7, r6
 8001024:	0018      	movs	r0, r3
 8001026:	f007 f806 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		for (uint8_t i = 1; i < menuItems.size(); ++i) {
 800102a:	197b      	adds	r3, r7, r5
 800102c:	197a      	adds	r2, r7, r5
 800102e:	7812      	ldrb	r2, [r2, #0]
 8001030:	3201      	adds	r2, #1
 8001032:	701a      	strb	r2, [r3, #0]
 8001034:	23ce      	movs	r3, #206	; 0xce
 8001036:	18fb      	adds	r3, r7, r3
 8001038:	781c      	ldrb	r4, [r3, #0]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	331c      	adds	r3, #28
 800103e:	0018      	movs	r0, r3
 8001040:	f000 f9e9 	bl	8001416 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 8001044:	0003      	movs	r3, r0
 8001046:	429c      	cmp	r4, r3
 8001048:	419b      	sbcs	r3, r3
 800104a:	425b      	negs	r3, r3
 800104c:	b2db      	uxtb	r3, r3
 800104e:	2b00      	cmp	r3, #0
 8001050:	d1c5      	bne.n	8000fde <_ZN4Menu22showMenuItemsNumberingEv+0xfa>
		}
		menuItems[0].text = ">" + menuItems[0].text;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	331c      	adds	r3, #28
 8001056:	2100      	movs	r1, #0
 8001058:	0018      	movs	r0, r3
 800105a:	f000 fa22 	bl	80014a2 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 800105e:	0003      	movs	r3, r0
 8001060:	001c      	movs	r4, r3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	331c      	adds	r3, #28
 8001066:	2100      	movs	r1, #0
 8001068:	0018      	movs	r0, r3
 800106a:	f000 fa1a 	bl	80014a2 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 800106e:	0003      	movs	r3, r0
 8001070:	001a      	movs	r2, r3
 8001072:	256c      	movs	r5, #108	; 0x6c
 8001074:	197b      	adds	r3, r7, r5
 8001076:	4938      	ldr	r1, [pc, #224]	; (8001158 <_ZN4Menu22showMenuItemsNumberingEv+0x274>)
 8001078:	0018      	movs	r0, r3
 800107a:	f000 fa54 	bl	8001526 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>
 800107e:	197b      	adds	r3, r7, r5
 8001080:	0019      	movs	r1, r3
 8001082:	0020      	movs	r0, r4
 8001084:	f006 ffe3 	bl	800804e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 8001088:	197b      	adds	r3, r7, r5
 800108a:	0018      	movs	r0, r3
 800108c:	f006 ffd3 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
	} else {
		for (uint8_t i = 0; i < menuItems.size(); ++i) {
			menuItems[i].text = std::to_string(i + 1) + "." + menuItems[i].text;
		}
	}
}
 8001090:	e05a      	b.n	8001148 <_ZN4Menu22showMenuItemsNumberingEv+0x264>
		for (uint8_t i = 0; i < menuItems.size(); ++i) {
 8001092:	23cd      	movs	r3, #205	; 0xcd
 8001094:	18fb      	adds	r3, r7, r3
 8001096:	2200      	movs	r2, #0
 8001098:	701a      	strb	r2, [r3, #0]
 800109a:	e046      	b.n	800112a <_ZN4Menu22showMenuItemsNumberingEv+0x246>
			menuItems[i].text = std::to_string(i + 1) + "." + menuItems[i].text;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	331c      	adds	r3, #28
 80010a0:	001a      	movs	r2, r3
 80010a2:	25cd      	movs	r5, #205	; 0xcd
 80010a4:	197b      	adds	r3, r7, r5
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	0019      	movs	r1, r3
 80010aa:	0010      	movs	r0, r2
 80010ac:	f000 f9f9 	bl	80014a2 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 80010b0:	0003      	movs	r3, r0
 80010b2:	001c      	movs	r4, r3
 80010b4:	197b      	adds	r3, r7, r5
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	1c5a      	adds	r2, r3, #1
 80010ba:	26b4      	movs	r6, #180	; 0xb4
 80010bc:	19bb      	adds	r3, r7, r6
 80010be:	0011      	movs	r1, r2
 80010c0:	0018      	movs	r0, r3
 80010c2:	f7ff fe38 	bl	8000d36 <_ZNSt7__cxx119to_stringEi>
 80010c6:	239c      	movs	r3, #156	; 0x9c
 80010c8:	18fb      	adds	r3, r7, r3
 80010ca:	4a21      	ldr	r2, [pc, #132]	; (8001150 <_ZN4Menu22showMenuItemsNumberingEv+0x26c>)
 80010cc:	19b9      	adds	r1, r7, r6
 80010ce:	0018      	movs	r0, r3
 80010d0:	f000 f9f5 	bl	80014be <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	001a      	movs	r2, r3
 80010d8:	321c      	adds	r2, #28
 80010da:	197b      	adds	r3, r7, r5
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	0019      	movs	r1, r3
 80010e0:	0010      	movs	r0, r2
 80010e2:	f000 f9de 	bl	80014a2 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 80010e6:	0003      	movs	r3, r0
 80010e8:	001a      	movs	r2, r3
 80010ea:	2084      	movs	r0, #132	; 0x84
 80010ec:	183b      	adds	r3, r7, r0
 80010ee:	219c      	movs	r1, #156	; 0x9c
 80010f0:	1879      	adds	r1, r7, r1
 80010f2:	0018      	movs	r0, r3
 80010f4:	f000 f9fd 	bl	80014f2 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_RKS8_>
 80010f8:	2084      	movs	r0, #132	; 0x84
 80010fa:	183b      	adds	r3, r7, r0
 80010fc:	0019      	movs	r1, r3
 80010fe:	0020      	movs	r0, r4
 8001100:	f006 ffa5 	bl	800804e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 8001104:	2084      	movs	r0, #132	; 0x84
 8001106:	183b      	adds	r3, r7, r0
 8001108:	0018      	movs	r0, r3
 800110a:	f006 ff94 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800110e:	219c      	movs	r1, #156	; 0x9c
 8001110:	187b      	adds	r3, r7, r1
 8001112:	0018      	movs	r0, r3
 8001114:	f006 ff8f 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001118:	19bb      	adds	r3, r7, r6
 800111a:	0018      	movs	r0, r3
 800111c:	f006 ff8b 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		for (uint8_t i = 0; i < menuItems.size(); ++i) {
 8001120:	197b      	adds	r3, r7, r5
 8001122:	197a      	adds	r2, r7, r5
 8001124:	7812      	ldrb	r2, [r2, #0]
 8001126:	3201      	adds	r2, #1
 8001128:	701a      	strb	r2, [r3, #0]
 800112a:	23cd      	movs	r3, #205	; 0xcd
 800112c:	18fb      	adds	r3, r7, r3
 800112e:	781c      	ldrb	r4, [r3, #0]
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	331c      	adds	r3, #28
 8001134:	0018      	movs	r0, r3
 8001136:	f000 f96e 	bl	8001416 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 800113a:	0003      	movs	r3, r0
 800113c:	429c      	cmp	r4, r3
 800113e:	419b      	sbcs	r3, r3
 8001140:	425b      	negs	r3, r3
 8001142:	b2db      	uxtb	r3, r3
 8001144:	2b00      	cmp	r3, #0
 8001146:	d1a9      	bne.n	800109c <_ZN4Menu22showMenuItemsNumberingEv+0x1b8>
}
 8001148:	46c0      	nop			; (mov r8, r8)
 800114a:	46bd      	mov	sp, r7
 800114c:	b035      	add	sp, #212	; 0xd4
 800114e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001150:	0800870c 	.word	0x0800870c
 8001154:	08008710 	.word	0x08008710
 8001158:	08008714 	.word	0x08008714

0800115c <_ZN4Menu10showCursorEv>:

void Menu::showCursor() {
 800115c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800115e:	b091      	sub	sp, #68	; 0x44
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
	if (!cursorPos) {
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2228      	movs	r2, #40	; 0x28
 8001168:	5c9b      	ldrb	r3, [r3, r2]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d161      	bne.n	8001232 <_ZN4Menu10showCursorEv+0xd6>
		cursorPos = 1;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	2228      	movs	r2, #40	; 0x28
 8001172:	2101      	movs	r1, #1
 8001174:	5499      	strb	r1, [r3, r2]
		for (uint8_t i = 1; i < menuItems.size(); ++i) {
 8001176:	233f      	movs	r3, #63	; 0x3f
 8001178:	18fb      	adds	r3, r7, r3
 800117a:	2201      	movs	r2, #1
 800117c:	701a      	strb	r2, [r3, #0]
 800117e:	e02a      	b.n	80011d6 <_ZN4Menu10showCursorEv+0x7a>
			menuItems[i].text = " " + menuItems[i].text;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	331c      	adds	r3, #28
 8001184:	001a      	movs	r2, r3
 8001186:	253f      	movs	r5, #63	; 0x3f
 8001188:	197b      	adds	r3, r7, r5
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	0019      	movs	r1, r3
 800118e:	0010      	movs	r0, r2
 8001190:	f000 f987 	bl	80014a2 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8001194:	0003      	movs	r3, r0
 8001196:	001c      	movs	r4, r3
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	331c      	adds	r3, #28
 800119c:	001a      	movs	r2, r3
 800119e:	197b      	adds	r3, r7, r5
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	0019      	movs	r1, r3
 80011a4:	0010      	movs	r0, r2
 80011a6:	f000 f97c 	bl	80014a2 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 80011aa:	0003      	movs	r3, r0
 80011ac:	001a      	movs	r2, r3
 80011ae:	260c      	movs	r6, #12
 80011b0:	19bb      	adds	r3, r7, r6
 80011b2:	4922      	ldr	r1, [pc, #136]	; (800123c <_ZN4Menu10showCursorEv+0xe0>)
 80011b4:	0018      	movs	r0, r3
 80011b6:	f000 f9b6 	bl	8001526 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>
 80011ba:	19bb      	adds	r3, r7, r6
 80011bc:	0019      	movs	r1, r3
 80011be:	0020      	movs	r0, r4
 80011c0:	f006 ff45 	bl	800804e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 80011c4:	19bb      	adds	r3, r7, r6
 80011c6:	0018      	movs	r0, r3
 80011c8:	f006 ff35 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		for (uint8_t i = 1; i < menuItems.size(); ++i) {
 80011cc:	197b      	adds	r3, r7, r5
 80011ce:	197a      	adds	r2, r7, r5
 80011d0:	7812      	ldrb	r2, [r2, #0]
 80011d2:	3201      	adds	r2, #1
 80011d4:	701a      	strb	r2, [r3, #0]
 80011d6:	233f      	movs	r3, #63	; 0x3f
 80011d8:	18fb      	adds	r3, r7, r3
 80011da:	781c      	ldrb	r4, [r3, #0]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	331c      	adds	r3, #28
 80011e0:	0018      	movs	r0, r3
 80011e2:	f000 f918 	bl	8001416 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 80011e6:	0003      	movs	r3, r0
 80011e8:	429c      	cmp	r4, r3
 80011ea:	419b      	sbcs	r3, r3
 80011ec:	425b      	negs	r3, r3
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d1c5      	bne.n	8001180 <_ZN4Menu10showCursorEv+0x24>
		}
		menuItems[0].text = ">" + menuItems[0].text;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	331c      	adds	r3, #28
 80011f8:	2100      	movs	r1, #0
 80011fa:	0018      	movs	r0, r3
 80011fc:	f000 f951 	bl	80014a2 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8001200:	0003      	movs	r3, r0
 8001202:	001c      	movs	r4, r3
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	331c      	adds	r3, #28
 8001208:	2100      	movs	r1, #0
 800120a:	0018      	movs	r0, r3
 800120c:	f000 f949 	bl	80014a2 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8001210:	0003      	movs	r3, r0
 8001212:	001a      	movs	r2, r3
 8001214:	2524      	movs	r5, #36	; 0x24
 8001216:	197b      	adds	r3, r7, r5
 8001218:	4909      	ldr	r1, [pc, #36]	; (8001240 <_ZN4Menu10showCursorEv+0xe4>)
 800121a:	0018      	movs	r0, r3
 800121c:	f000 f983 	bl	8001526 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>
 8001220:	197b      	adds	r3, r7, r5
 8001222:	0019      	movs	r1, r3
 8001224:	0020      	movs	r0, r4
 8001226:	f006 ff12 	bl	800804e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 800122a:	197b      	adds	r3, r7, r5
 800122c:	0018      	movs	r0, r3
 800122e:	f006 ff02 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
	}
}
 8001232:	46c0      	nop			; (mov r8, r8)
 8001234:	46bd      	mov	sp, r7
 8001236:	b011      	add	sp, #68	; 0x44
 8001238:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800123a:	46c0      	nop			; (mov r8, r8)
 800123c:	08008710 	.word	0x08008710
 8001240:	08008714 	.word	0x08008714

08001244 <_ZN4Menu8MenuItemC1ERKS0_>:
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	6039      	str	r1, [r7, #0]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	683a      	ldr	r2, [r7, #0]
 8001252:	0011      	movs	r1, r2
 8001254:	0018      	movs	r0, r3
 8001256:	f006 ffdd 	bl	8008214 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	699a      	ldr	r2, [r3, #24]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	619a      	str	r2, [r3, #24]
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	69da      	ldr	r2, [r3, #28]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	61da      	str	r2, [r3, #28]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	0018      	movs	r0, r3
 800126e:	46bd      	mov	sp, r7
 8001270:	b002      	add	sp, #8
 8001272:	bd80      	pop	{r7, pc}

08001274 <_ZN4Menu11getMenuItemEh>:
	} else {
		menuShift += 4;
	}
}

Menu::MenuItem Menu::getMenuItem(uint8_t num) {
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0
 800127a:	60f8      	str	r0, [r7, #12]
 800127c:	60b9      	str	r1, [r7, #8]
 800127e:	1dfb      	adds	r3, r7, #7
 8001280:	701a      	strb	r2, [r3, #0]
	return menuItems[num];
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	331c      	adds	r3, #28
 8001286:	001a      	movs	r2, r3
 8001288:	1dfb      	adds	r3, r7, #7
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	0019      	movs	r1, r3
 800128e:	0010      	movs	r0, r2
 8001290:	f000 f907 	bl	80014a2 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8001294:	0002      	movs	r2, r0
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	0011      	movs	r1, r2
 800129a:	0018      	movs	r0, r3
 800129c:	f7ff ffd2 	bl	8001244 <_ZN4Menu8MenuItemC1ERKS0_>
}
 80012a0:	68f8      	ldr	r0, [r7, #12]
 80012a2:	46bd      	mov	sp, r7
 80012a4:	b004      	add	sp, #16
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <_ZN4Menu12getMenuShiftEv>:

uint8_t Menu::getMenuShift() {
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
	return menuShift;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2229      	movs	r2, #41	; 0x29
 80012b4:	5c9b      	ldrb	r3, [r3, r2]
}
 80012b6:	0018      	movs	r0, r3
 80012b8:	46bd      	mov	sp, r7
 80012ba:	b002      	add	sp, #8
 80012bc:	bd80      	pop	{r7, pc}

080012be <_ZN4Menu15getMenuItemsNumEv>:

uint8_t Menu::getMenuItemsNum() {
 80012be:	b580      	push	{r7, lr}
 80012c0:	b082      	sub	sp, #8
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	6078      	str	r0, [r7, #4]
	return menuItems.size();
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	331c      	adds	r3, #28
 80012ca:	0018      	movs	r0, r3
 80012cc:	f000 f8a3 	bl	8001416 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 80012d0:	0003      	movs	r3, r0
 80012d2:	b2db      	uxtb	r3, r3
}
 80012d4:	0018      	movs	r0, r3
 80012d6:	46bd      	mov	sp, r7
 80012d8:	b002      	add	sp, #8
 80012da:	bd80      	pop	{r7, pc}

080012dc <_ZNSt8__detail14__to_chars_lenIjEEjT_i>:
    __to_chars_len(_Tp __value, int __base = 10) noexcept
 80012dc:	b580      	push	{r7, lr}
 80012de:	b086      	sub	sp, #24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	6039      	str	r1, [r7, #0]
      unsigned __n = 1;
 80012e6:	2301      	movs	r3, #1
 80012e8:	617b      	str	r3, [r7, #20]
      const unsigned __b2 = __base  * __base;
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	435b      	muls	r3, r3
 80012ee:	613b      	str	r3, [r7, #16]
      const unsigned __b3 = __b2 * __base;
 80012f0:	683a      	ldr	r2, [r7, #0]
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	4353      	muls	r3, r2
 80012f6:	60fb      	str	r3, [r7, #12]
      const unsigned long __b4 = __b3 * __base;
 80012f8:	683a      	ldr	r2, [r7, #0]
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	4353      	muls	r3, r2
 80012fe:	60bb      	str	r3, [r7, #8]
	  if (__value < (unsigned)__base) return __n;
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	687a      	ldr	r2, [r7, #4]
 8001304:	429a      	cmp	r2, r3
 8001306:	d201      	bcs.n	800130c <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x30>
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	e01e      	b.n	800134a <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x6e>
	  if (__value < __b2) return __n + 1;
 800130c:	687a      	ldr	r2, [r7, #4]
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	429a      	cmp	r2, r3
 8001312:	d202      	bcs.n	800131a <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x3e>
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	3301      	adds	r3, #1
 8001318:	e017      	b.n	800134a <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x6e>
	  if (__value < __b3) return __n + 2;
 800131a:	687a      	ldr	r2, [r7, #4]
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	429a      	cmp	r2, r3
 8001320:	d202      	bcs.n	8001328 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x4c>
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	3302      	adds	r3, #2
 8001326:	e010      	b.n	800134a <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x6e>
	  if (__value < __b4) return __n + 3;
 8001328:	687a      	ldr	r2, [r7, #4]
 800132a:	68bb      	ldr	r3, [r7, #8]
 800132c:	429a      	cmp	r2, r3
 800132e:	d202      	bcs.n	8001336 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x5a>
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	3303      	adds	r3, #3
 8001334:	e009      	b.n	800134a <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x6e>
	  __value /= __b4;
 8001336:	68b9      	ldr	r1, [r7, #8]
 8001338:	6878      	ldr	r0, [r7, #4]
 800133a:	f7fe feed 	bl	8000118 <__udivsi3>
 800133e:	0003      	movs	r3, r0
 8001340:	607b      	str	r3, [r7, #4]
	  __n += 4;
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	3304      	adds	r3, #4
 8001346:	617b      	str	r3, [r7, #20]
	  if (__value < (unsigned)__base) return __n;
 8001348:	e7da      	b.n	8001300 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x24>
    }
 800134a:	0018      	movs	r0, r3
 800134c:	46bd      	mov	sp, r7
 800134e:	b006      	add	sp, #24
 8001350:	bd80      	pop	{r7, pc}
	...

08001354 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_>:
    __to_chars_10_impl(char* __first, unsigned __len, _Tp __val) noexcept
 8001354:	b580      	push	{r7, lr}
 8001356:	b088      	sub	sp, #32
 8001358:	af00      	add	r7, sp, #0
 800135a:	60f8      	str	r0, [r7, #12]
 800135c:	60b9      	str	r1, [r7, #8]
 800135e:	607a      	str	r2, [r7, #4]
      unsigned __pos = __len - 1;
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	3b01      	subs	r3, #1
 8001364:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 8001366:	e022      	b.n	80013ae <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x5a>
	  auto const __num = (__val % 100) * 2;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2164      	movs	r1, #100	; 0x64
 800136c:	0018      	movs	r0, r3
 800136e:	f7fe ff59 	bl	8000224 <__aeabi_uidivmod>
 8001372:	000b      	movs	r3, r1
 8001374:	005b      	lsls	r3, r3, #1
 8001376:	617b      	str	r3, [r7, #20]
	  __val /= 100;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2164      	movs	r1, #100	; 0x64
 800137c:	0018      	movs	r0, r3
 800137e:	f7fe fecb 	bl	8000118 <__udivsi3>
 8001382:	0003      	movs	r3, r0
 8001384:	607b      	str	r3, [r7, #4]
	  __first[__pos] = __digits[__num + 1];
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	1c5a      	adds	r2, r3, #1
 800138a:	68f9      	ldr	r1, [r7, #12]
 800138c:	69fb      	ldr	r3, [r7, #28]
 800138e:	18cb      	adds	r3, r1, r3
 8001390:	4917      	ldr	r1, [pc, #92]	; (80013f0 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x9c>)
 8001392:	5c8a      	ldrb	r2, [r1, r2]
 8001394:	701a      	strb	r2, [r3, #0]
	  __first[__pos - 1] = __digits[__num];
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	3b01      	subs	r3, #1
 800139a:	68fa      	ldr	r2, [r7, #12]
 800139c:	18d3      	adds	r3, r2, r3
 800139e:	4914      	ldr	r1, [pc, #80]	; (80013f0 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x9c>)
 80013a0:	697a      	ldr	r2, [r7, #20]
 80013a2:	188a      	adds	r2, r1, r2
 80013a4:	7812      	ldrb	r2, [r2, #0]
 80013a6:	701a      	strb	r2, [r3, #0]
	  __pos -= 2;
 80013a8:	69fb      	ldr	r3, [r7, #28]
 80013aa:	3b02      	subs	r3, #2
 80013ac:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2b63      	cmp	r3, #99	; 0x63
 80013b2:	d8d9      	bhi.n	8001368 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x14>
      if (__val >= 10)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2b09      	cmp	r3, #9
 80013b8:	d910      	bls.n	80013dc <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x88>
	  auto const __num = __val * 2;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	005b      	lsls	r3, r3, #1
 80013be:	61bb      	str	r3, [r7, #24]
	  __first[1] = __digits[__num + 1];
 80013c0:	69bb      	ldr	r3, [r7, #24]
 80013c2:	1c5a      	adds	r2, r3, #1
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	3301      	adds	r3, #1
 80013c8:	4909      	ldr	r1, [pc, #36]	; (80013f0 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x9c>)
 80013ca:	5c8a      	ldrb	r2, [r1, r2]
 80013cc:	701a      	strb	r2, [r3, #0]
	  __first[0] = __digits[__num];
 80013ce:	4a08      	ldr	r2, [pc, #32]	; (80013f0 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x9c>)
 80013d0:	69bb      	ldr	r3, [r7, #24]
 80013d2:	18d3      	adds	r3, r2, r3
 80013d4:	781a      	ldrb	r2, [r3, #0]
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	701a      	strb	r2, [r3, #0]
    }
 80013da:	e005      	b.n	80013e8 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x94>
	__first[0] = '0' + __val;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	3330      	adds	r3, #48	; 0x30
 80013e2:	b2da      	uxtb	r2, r3
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	701a      	strb	r2, [r3, #0]
    }
 80013e8:	46c0      	nop			; (mov r8, r8)
 80013ea:	46bd      	mov	sp, r7
 80013ec:	b008      	add	sp, #32
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	0800884c 	.word	0x0800884c

080013f4 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	0018      	movs	r0, r3
 8001400:	f000 f8d6 	bl	80015b0 <_ZNSaIN4Menu8MenuItemEEC1Ev>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	0018      	movs	r0, r3
 8001408:	f000 f8df 	bl	80015ca <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE17_Vector_impl_dataC1Ev>
	{ }
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	0018      	movs	r0, r3
 8001410:	46bd      	mov	sp, r7
 8001412:	b002      	add	sp, #8
 8001414:	bd80      	pop	{r7, pc}

08001416 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>:
#endif

      // [23.2.4.2] capacity
      /**  Returns the number of elements in the %vector.  */
      size_type
      size() const _GLIBCXX_NOEXCEPT
 8001416:	b580      	push	{r7, lr}
 8001418:	b082      	sub	sp, #8
 800141a:	af00      	add	r7, sp, #0
 800141c:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	685a      	ldr	r2, [r3, #4]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	1ad3      	subs	r3, r2, r3
 8001428:	115b      	asrs	r3, r3, #5
 800142a:	0018      	movs	r0, r3
 800142c:	46bd      	mov	sp, r7
 800142e:	b002      	add	sp, #8
 8001430:	bd80      	pop	{r7, pc}

08001432 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE6resizeEj>:
       *  number of elements.  If the number is smaller than the
       *  %vector's current size the %vector is truncated, otherwise
       *  default constructed elements are appended.
       */
      void
      resize(size_type __new_size)
 8001432:	b580      	push	{r7, lr}
 8001434:	b082      	sub	sp, #8
 8001436:	af00      	add	r7, sp, #0
 8001438:	6078      	str	r0, [r7, #4]
 800143a:	6039      	str	r1, [r7, #0]
      {
	if (__new_size > size())
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	0018      	movs	r0, r3
 8001440:	f7ff ffe9 	bl	8001416 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 8001444:	0002      	movs	r2, r0
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	429a      	cmp	r2, r3
 800144a:	419b      	sbcs	r3, r3
 800144c:	425b      	negs	r3, r3
 800144e:	b2db      	uxtb	r3, r3
 8001450:	2b00      	cmp	r3, #0
 8001452:	d00c      	beq.n	800146e <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE6resizeEj+0x3c>
	  _M_default_append(__new_size - size());
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	0018      	movs	r0, r3
 8001458:	f7ff ffdd 	bl	8001416 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 800145c:	0002      	movs	r2, r0
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	1a9a      	subs	r2, r3, r2
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	0011      	movs	r1, r2
 8001466:	0018      	movs	r0, r3
 8001468:	f000 f902 	bl	8001670 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE17_M_default_appendEj>
	else if (__new_size < size())
	  _M_erase_at_end(this->_M_impl._M_start + __new_size);
      }
 800146c:	e015      	b.n	800149a <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE6resizeEj+0x68>
	else if (__new_size < size())
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	0018      	movs	r0, r3
 8001472:	f7ff ffd0 	bl	8001416 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 8001476:	0002      	movs	r2, r0
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	4293      	cmp	r3, r2
 800147c:	419b      	sbcs	r3, r3
 800147e:	425b      	negs	r3, r3
 8001480:	b2db      	uxtb	r3, r3
 8001482:	2b00      	cmp	r3, #0
 8001484:	d009      	beq.n	800149a <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE6resizeEj+0x68>
	  _M_erase_at_end(this->_M_impl._M_start + __new_size);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	015b      	lsls	r3, r3, #5
 800148e:	18d2      	adds	r2, r2, r3
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	0011      	movs	r1, r2
 8001494:	0018      	movs	r0, r3
 8001496:	f000 f9a7 	bl	80017e8 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE15_M_erase_at_endEPS1_>
      }
 800149a:	46c0      	nop			; (mov r8, r8)
 800149c:	46bd      	mov	sp, r7
 800149e:	b002      	add	sp, #8
 80014a0:	bd80      	pop	{r7, pc}

080014a2 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>:
       *  Note that data access with this operator is unchecked and
       *  out_of_range lookups are not defined. (For checked lookups
       *  see at().)
       */
      reference
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 80014a2:	b580      	push	{r7, lr}
 80014a4:	b082      	sub	sp, #8
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	6078      	str	r0, [r7, #4]
 80014aa:	6039      	str	r1, [r7, #0]
      {
	__glibcxx_requires_subscript(__n);
	return *(this->_M_impl._M_start + __n);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	015b      	lsls	r3, r3, #5
 80014b4:	18d3      	adds	r3, r2, r3
      }
 80014b6:	0018      	movs	r0, r3
 80014b8:	46bd      	mov	sp, r7
 80014ba:	b002      	add	sp, #8
 80014bc:	bd80      	pop	{r7, pc}

080014be <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>:
    operator+(basic_string<_CharT, _Traits, _Alloc>&& __lhs,
 80014be:	b580      	push	{r7, lr}
 80014c0:	b084      	sub	sp, #16
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	60f8      	str	r0, [r7, #12]
 80014c6:	60b9      	str	r1, [r7, #8]
 80014c8:	607a      	str	r2, [r7, #4]
    { return std::move(__lhs.append(__rhs)); }
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	68bb      	ldr	r3, [r7, #8]
 80014ce:	0011      	movs	r1, r2
 80014d0:	0018      	movs	r0, r3
 80014d2:	f006 fe63 	bl	800819c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
 80014d6:	0003      	movs	r3, r0
 80014d8:	0018      	movs	r0, r3
 80014da:	f000 f9a6 	bl	800182a <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 80014de:	0002      	movs	r2, r0
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	0011      	movs	r1, r2
 80014e4:	0018      	movs	r0, r3
 80014e6:	f006 fd8c 	bl	8008002 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 80014ea:	68f8      	ldr	r0, [r7, #12]
 80014ec:	46bd      	mov	sp, r7
 80014ee:	b004      	add	sp, #16
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_RKS8_>:
    operator+(basic_string<_CharT, _Traits, _Alloc>&& __lhs,
 80014f2:	b580      	push	{r7, lr}
 80014f4:	b084      	sub	sp, #16
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	60f8      	str	r0, [r7, #12]
 80014fa:	60b9      	str	r1, [r7, #8]
 80014fc:	607a      	str	r2, [r7, #4]
    { return std::move(__lhs.append(__rhs)); }
 80014fe:	687a      	ldr	r2, [r7, #4]
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	0011      	movs	r1, r2
 8001504:	0018      	movs	r0, r3
 8001506:	f006 fe33 	bl	8008170 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
 800150a:	0003      	movs	r3, r0
 800150c:	0018      	movs	r0, r3
 800150e:	f000 f98c 	bl	800182a <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 8001512:	0002      	movs	r2, r0
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	0011      	movs	r1, r2
 8001518:	0018      	movs	r0, r3
 800151a:	f006 fd72 	bl	8008002 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 800151e:	68f8      	ldr	r0, [r7, #12]
 8001520:	46bd      	mov	sp, r7
 8001522:	b004      	add	sp, #16
 8001524:	bd80      	pop	{r7, pc}

08001526 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>:
    }
#endif  // !_GLIBCXX_USE_CXX11_ABI
   
  template<typename _CharT, typename _Traits, typename _Alloc>
    basic_string<_CharT, _Traits, _Alloc>
    operator+(const _CharT* __lhs,
 8001526:	b5b0      	push	{r4, r5, r7, lr}
 8001528:	b088      	sub	sp, #32
 800152a:	af00      	add	r7, sp, #0
 800152c:	60f8      	str	r0, [r7, #12]
 800152e:	60b9      	str	r1, [r7, #8]
 8001530:	607a      	str	r2, [r7, #4]
      typedef basic_string<_CharT, _Traits, _Alloc> __string_type;
      typedef typename __string_type::size_type	  __size_type;
      typedef typename __gnu_cxx::__alloc_traits<_Alloc>::template
	rebind<_CharT>::other _Char_alloc_type;
      typedef __gnu_cxx::__alloc_traits<_Char_alloc_type> _Alloc_traits;
      const __size_type __len = _Traits::length(__lhs);
 8001532:	68bb      	ldr	r3, [r7, #8]
 8001534:	0018      	movs	r0, r3
 8001536:	f7ff fbf1 	bl	8000d1c <_ZNSt11char_traitsIcE6lengthEPKc>
 800153a:	0003      	movs	r3, r0
 800153c:	61fb      	str	r3, [r7, #28]
      __string_type __str(_Alloc_traits::_S_select_on_copy(
 800153e:	2418      	movs	r4, #24
 8001540:	193b      	adds	r3, r7, r4
 8001542:	687a      	ldr	r2, [r7, #4]
 8001544:	0011      	movs	r1, r2
 8001546:	0018      	movs	r0, r3
 8001548:	f006 fe3e 	bl	80081c8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13get_allocatorEv>
 800154c:	2514      	movs	r5, #20
 800154e:	197b      	adds	r3, r7, r5
 8001550:	193a      	adds	r2, r7, r4
 8001552:	0011      	movs	r1, r2
 8001554:	0018      	movs	r0, r3
 8001556:	f000 f971 	bl	800183c <_ZN9__gnu_cxx14__alloc_traitsISaIcEcE17_S_select_on_copyERKS1_>
 800155a:	197a      	adds	r2, r7, r5
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	0011      	movs	r1, r2
 8001560:	0018      	movs	r0, r3
 8001562:	f006 fd3e 	bl	8007fe2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS3_>
 8001566:	197b      	adds	r3, r7, r5
 8001568:	0018      	movs	r0, r3
 800156a:	f006 fb5f 	bl	8007c2c <_ZNSaIcED1Ev>
 800156e:	193b      	adds	r3, r7, r4
 8001570:	0018      	movs	r0, r3
 8001572:	f006 fb5b 	bl	8007c2c <_ZNSaIcED1Ev>
          __rhs.get_allocator()));
      __str.reserve(__len + __rhs.size());
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	0018      	movs	r0, r3
 800157a:	f006 fd95 	bl	80080a8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 800157e:	0002      	movs	r2, r0
 8001580:	69fb      	ldr	r3, [r7, #28]
 8001582:	18d2      	adds	r2, r2, r3
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	0011      	movs	r1, r2
 8001588:	0018      	movs	r0, r3
 800158a:	f006 fd91 	bl	80080b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEj>
      __str.append(__lhs, __len);
 800158e:	69fa      	ldr	r2, [r7, #28]
 8001590:	68b9      	ldr	r1, [r7, #8]
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	0018      	movs	r0, r3
 8001596:	f006 fdf1 	bl	800817c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj>
      __str.append(__rhs);
 800159a:	687a      	ldr	r2, [r7, #4]
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	0011      	movs	r1, r2
 80015a0:	0018      	movs	r0, r3
 80015a2:	f006 fde5 	bl	8008170 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
      return __str;
 80015a6:	46c0      	nop			; (mov r8, r8)
    }
 80015a8:	68f8      	ldr	r0, [r7, #12]
 80015aa:	46bd      	mov	sp, r7
 80015ac:	b008      	add	sp, #32
 80015ae:	bdb0      	pop	{r4, r5, r7, pc}

080015b0 <_ZNSaIN4Menu8MenuItemEEC1Ev>:
#endif

      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 3035. std::allocator's constructors should be constexpr
      _GLIBCXX20_CONSTEXPR
      allocator() _GLIBCXX_NOTHROW { }
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	0018      	movs	r0, r3
 80015bc:	f000 f94d 	bl	800185a <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEEC1Ev>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	0018      	movs	r0, r3
 80015c4:	46bd      	mov	sp, r7
 80015c6:	b002      	add	sp, #8
 80015c8:	bd80      	pop	{r7, pc}

080015ca <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 80015ca:	b580      	push	{r7, lr}
 80015cc:	b082      	sub	sp, #8
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2200      	movs	r2, #0
 80015dc:	605a      	str	r2, [r3, #4]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2200      	movs	r2, #0
 80015e2:	609a      	str	r2, [r3, #8]
	{ }
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	0018      	movs	r0, r3
 80015e8:	46bd      	mov	sp, r7
 80015ea:	b002      	add	sp, #8
 80015ec:	bd80      	pop	{r7, pc}

080015ee <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE13_M_deallocateEPS1_j>:
      _M_deallocate(pointer __p, size_t __n)
 80015ee:	b580      	push	{r7, lr}
 80015f0:	b084      	sub	sp, #16
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	60f8      	str	r0, [r7, #12]
 80015f6:	60b9      	str	r1, [r7, #8]
 80015f8:	607a      	str	r2, [r7, #4]
	if (__p)
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d005      	beq.n	800160c <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE13_M_deallocateEPS1_j+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	687a      	ldr	r2, [r7, #4]
 8001604:	68b9      	ldr	r1, [r7, #8]
 8001606:	0018      	movs	r0, r3
 8001608:	f000 f930 	bl	800186c <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE10deallocateERS2_PS1_j>
      }
 800160c:	46c0      	nop			; (mov r8, r8)
 800160e:	46bd      	mov	sp, r7
 8001610:	b004      	add	sp, #16
 8001612:	bd80      	pop	{r7, pc}

08001614 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	0018      	movs	r0, r3
 8001620:	46bd      	mov	sp, r7
 8001622:	b002      	add	sp, #8
 8001624:	bd80      	pop	{r7, pc}

08001626 <_ZSt8_DestroyIPN4Menu8MenuItemES1_EvT_S3_RSaIT0_E>:
#endif
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8001626:	b580      	push	{r7, lr}
 8001628:	b084      	sub	sp, #16
 800162a:	af00      	add	r7, sp, #0
 800162c:	60f8      	str	r0, [r7, #12]
 800162e:	60b9      	str	r1, [r7, #8]
 8001630:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 8001632:	68ba      	ldr	r2, [r7, #8]
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	0011      	movs	r1, r2
 8001638:	0018      	movs	r0, r3
 800163a:	f000 f927 	bl	800188c <_ZSt8_DestroyIPN4Menu8MenuItemEEvT_S3_>
    }
 800163e:	46c0      	nop			; (mov r8, r8)
 8001640:	46bd      	mov	sp, r7
 8001642:	b004      	add	sp, #16
 8001644:	bd80      	pop	{r7, pc}

08001646 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE15_S_use_relocateEv>:
      _S_use_relocate()
 8001646:	b580      	push	{r7, lr}
 8001648:	b082      	sub	sp, #8
 800164a:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 800164c:	1c18      	adds	r0, r3, #0
 800164e:	f000 f805 	bl	800165c <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 8001652:	0003      	movs	r3, r0
      }
 8001654:	0018      	movs	r0, r3
 8001656:	46bd      	mov	sp, r7
 8001658:	b002      	add	sp, #8
 800165a:	bd80      	pop	{r7, pc}

0800165c <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	1d3b      	adds	r3, r7, #4
 8001664:	7018      	strb	r0, [r3, #0]
					  std::declval<_Tp_alloc_type&>()));
 8001666:	2301      	movs	r3, #1
      }
 8001668:	0018      	movs	r0, r3
 800166a:	46bd      	mov	sp, r7
 800166c:	b002      	add	sp, #8
 800166e:	bd80      	pop	{r7, pc}

08001670 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE17_M_default_appendEj>:
    }

#if __cplusplus >= 201103L
  template<typename _Tp, typename _Alloc>
    void
    vector<_Tp, _Alloc>::
 8001670:	b5b0      	push	{r4, r5, r7, lr}
 8001672:	b088      	sub	sp, #32
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	6039      	str	r1, [r7, #0]
    _M_default_append(size_type __n)
    {
      if (__n != 0)
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d100      	bne.n	8001682 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE17_M_default_appendEj+0x12>
 8001680:	e0ab      	b.n	80017da <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE17_M_default_appendEj+0x16a>
	{
	  const size_type __size = size();
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	0018      	movs	r0, r3
 8001686:	f7ff fec6 	bl	8001416 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 800168a:	0003      	movs	r3, r0
 800168c:	61fb      	str	r3, [r7, #28]
	  size_type __navail = size_type(this->_M_impl._M_end_of_storage
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	689a      	ldr	r2, [r3, #8]
					 - this->_M_impl._M_finish);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	1ad3      	subs	r3, r2, r3
 8001698:	115b      	asrs	r3, r3, #5
	  size_type __navail = size_type(this->_M_impl._M_end_of_storage
 800169a:	61bb      	str	r3, [r7, #24]

	  if (__size > max_size() || __navail > max_size() - __size)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	0018      	movs	r0, r3
 80016a0:	f000 f903 	bl	80018aa <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE8max_sizeEv>
 80016a4:	0002      	movs	r2, r0
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d803      	bhi.n	80016b4 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE17_M_default_appendEj+0x44>
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	0018      	movs	r0, r3
 80016b0:	f000 f8fb 	bl	80018aa <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE8max_sizeEv>
	    __builtin_unreachable();

	  if (__navail >= __n)
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	429a      	cmp	r2, r3
 80016ba:	d30f      	bcc.n	80016dc <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE17_M_default_appendEj+0x6c>
	    {
	      _GLIBCXX_ASAN_ANNOTATE_GROW(__n);
	      this->_M_impl._M_finish =
		std::__uninitialized_default_n_a(this->_M_impl._M_finish,
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	685c      	ldr	r4, [r3, #4]
						 __n, _M_get_Tp_allocator());
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	0018      	movs	r0, r3
 80016c4:	f7ff ffa6 	bl	8001614 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>
 80016c8:	0002      	movs	r2, r0
		std::__uninitialized_default_n_a(this->_M_impl._M_finish,
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	0019      	movs	r1, r3
 80016ce:	0020      	movs	r0, r4
 80016d0:	f000 f8fc 	bl	80018cc <_ZSt27__uninitialized_default_n_aIPN4Menu8MenuItemEjS1_ET_S3_T0_RSaIT1_E>
 80016d4:	0002      	movs	r2, r0
	      this->_M_impl._M_finish =
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	605a      	str	r2, [r3, #4]
	      this->_M_impl._M_start = __new_start;
	      this->_M_impl._M_finish = __new_start + __size + __n;
	      this->_M_impl._M_end_of_storage = __new_start + __len;
	    }
	}
    }
 80016da:	e07e      	b.n	80017da <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE17_M_default_appendEj+0x16a>
		_M_check_len(__n, "vector::_M_default_append");
 80016dc:	4a41      	ldr	r2, [pc, #260]	; (80017e4 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE17_M_default_appendEj+0x174>)
 80016de:	6839      	ldr	r1, [r7, #0]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	0018      	movs	r0, r3
 80016e4:	f000 f903 	bl	80018ee <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE12_M_check_lenEjPKc>
 80016e8:	0003      	movs	r3, r0
 80016ea:	617b      	str	r3, [r7, #20]
	      pointer __new_start(this->_M_allocate(__len));
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	697a      	ldr	r2, [r7, #20]
 80016f0:	0011      	movs	r1, r2
 80016f2:	0018      	movs	r0, r3
 80016f4:	f000 f949 	bl	800198a <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE11_M_allocateEj>
 80016f8:	0003      	movs	r3, r0
 80016fa:	613b      	str	r3, [r7, #16]
	      if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 80016fc:	f7ff ffa3 	bl	8001646 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE15_S_use_relocateEv>
 8001700:	1e03      	subs	r3, r0, #0
 8001702:	d01c      	beq.n	800173e <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE17_M_default_appendEj+0xce>
		      std::__uninitialized_default_n_a(__new_start + __size,
 8001704:	69fb      	ldr	r3, [r7, #28]
 8001706:	015b      	lsls	r3, r3, #5
 8001708:	693a      	ldr	r2, [r7, #16]
 800170a:	18d4      	adds	r4, r2, r3
			      __n, _M_get_Tp_allocator());
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	0018      	movs	r0, r3
 8001710:	f7ff ff80 	bl	8001614 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>
 8001714:	0002      	movs	r2, r0
		      std::__uninitialized_default_n_a(__new_start + __size,
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	0019      	movs	r1, r3
 800171a:	0020      	movs	r0, r4
 800171c:	f000 f8d6 	bl	80018cc <_ZSt27__uninitialized_default_n_aIPN4Menu8MenuItemEjS1_ET_S3_T0_RSaIT1_E>
		  _S_relocate(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681c      	ldr	r4, [r3, #0]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	685d      	ldr	r5, [r3, #4]
			      __new_start, _M_get_Tp_allocator());
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	0018      	movs	r0, r3
 800172c:	f7ff ff72 	bl	8001614 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>
 8001730:	0003      	movs	r3, r0
		  _S_relocate(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001732:	693a      	ldr	r2, [r7, #16]
 8001734:	0029      	movs	r1, r5
 8001736:	0020      	movs	r0, r4
 8001738:	f000 f93c 	bl	80019b4 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
 800173c:	e030      	b.n	80017a0 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE17_M_default_appendEj+0x130>
		  pointer __destroy_from = pointer();
 800173e:	2300      	movs	r3, #0
 8001740:	60fb      	str	r3, [r7, #12]
		      std::__uninitialized_default_n_a(__new_start + __size,
 8001742:	69fb      	ldr	r3, [r7, #28]
 8001744:	015b      	lsls	r3, r3, #5
 8001746:	693a      	ldr	r2, [r7, #16]
 8001748:	18d4      	adds	r4, r2, r3
			      __n, _M_get_Tp_allocator());
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	0018      	movs	r0, r3
 800174e:	f7ff ff61 	bl	8001614 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>
 8001752:	0002      	movs	r2, r0
		      std::__uninitialized_default_n_a(__new_start + __size,
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	0019      	movs	r1, r3
 8001758:	0020      	movs	r0, r4
 800175a:	f000 f8b7 	bl	80018cc <_ZSt27__uninitialized_default_n_aIPN4Menu8MenuItemEjS1_ET_S3_T0_RSaIT1_E>
		      __destroy_from = __new_start + __size;
 800175e:	69fb      	ldr	r3, [r7, #28]
 8001760:	015b      	lsls	r3, r3, #5
 8001762:	693a      	ldr	r2, [r7, #16]
 8001764:	18d3      	adds	r3, r2, r3
 8001766:	60fb      	str	r3, [r7, #12]
		      std::__uninitialized_move_if_noexcept_a(
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681c      	ldr	r4, [r3, #0]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	685d      	ldr	r5, [r3, #4]
			      __new_start, _M_get_Tp_allocator());
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	0018      	movs	r0, r3
 8001774:	f7ff ff4e 	bl	8001614 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>
 8001778:	0003      	movs	r3, r0
		      std::__uninitialized_move_if_noexcept_a(
 800177a:	693a      	ldr	r2, [r7, #16]
 800177c:	0029      	movs	r1, r5
 800177e:	0020      	movs	r0, r4
 8001780:	f000 f92d 	bl	80019de <_ZSt34__uninitialized_move_if_noexcept_aIPN4Menu8MenuItemES2_SaIS1_EET0_T_S5_S4_RT1_>
		  std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681c      	ldr	r4, [r3, #0]
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	685d      	ldr	r5, [r3, #4]
				_M_get_Tp_allocator());
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	0018      	movs	r0, r3
 8001790:	f7ff ff40 	bl	8001614 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>
 8001794:	0003      	movs	r3, r0
		  std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001796:	001a      	movs	r2, r3
 8001798:	0029      	movs	r1, r5
 800179a:	0020      	movs	r0, r4
 800179c:	f7ff ff43 	bl	8001626 <_ZSt8_DestroyIPN4Menu8MenuItemES1_EvT_S3_RSaIT0_E>
	      _M_deallocate(this->_M_impl._M_start,
 80017a0:	6878      	ldr	r0, [r7, #4]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6819      	ldr	r1, [r3, #0]
			    this->_M_impl._M_end_of_storage
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	689a      	ldr	r2, [r3, #8]
			    - this->_M_impl._M_start);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	115b      	asrs	r3, r3, #5
	      _M_deallocate(this->_M_impl._M_start,
 80017b2:	001a      	movs	r2, r3
 80017b4:	f7ff ff1b 	bl	80015ee <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE13_M_deallocateEPS1_j>
	      this->_M_impl._M_start = __new_start;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	693a      	ldr	r2, [r7, #16]
 80017bc:	601a      	str	r2, [r3, #0]
	      this->_M_impl._M_finish = __new_start + __size + __n;
 80017be:	69fa      	ldr	r2, [r7, #28]
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	18d3      	adds	r3, r2, r3
 80017c4:	015b      	lsls	r3, r3, #5
 80017c6:	693a      	ldr	r2, [r7, #16]
 80017c8:	18d2      	adds	r2, r2, r3
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	605a      	str	r2, [r3, #4]
	      this->_M_impl._M_end_of_storage = __new_start + __len;
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	015b      	lsls	r3, r3, #5
 80017d2:	693a      	ldr	r2, [r7, #16]
 80017d4:	18d2      	adds	r2, r2, r3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	609a      	str	r2, [r3, #8]
    }
 80017da:	46c0      	nop			; (mov r8, r8)
 80017dc:	46bd      	mov	sp, r7
 80017de:	b008      	add	sp, #32
 80017e0:	bdb0      	pop	{r4, r5, r7, pc}
 80017e2:	46c0      	nop			; (mov r8, r8)
 80017e4:	08008718 	.word	0x08008718

080017e8 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE15_M_erase_at_endEPS1_>:
      // Internal erase functions follow.

      // Called by erase(q1,q2), clear(), resize(), _M_fill_assign,
      // _M_assign_aux.
      void
      _M_erase_at_end(pointer __pos) _GLIBCXX_NOEXCEPT
 80017e8:	b590      	push	{r4, r7, lr}
 80017ea:	b085      	sub	sp, #20
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	6039      	str	r1, [r7, #0]
      {
	if (size_type __n = this->_M_impl._M_finish - __pos)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	685a      	ldr	r2, [r3, #4]
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	115b      	asrs	r3, r3, #5
 80017fc:	60fb      	str	r3, [r7, #12]
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d00e      	beq.n	8001822 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE15_M_erase_at_endEPS1_+0x3a>
	  {
	    std::_Destroy(__pos, this->_M_impl._M_finish,
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	685c      	ldr	r4, [r3, #4]
			  _M_get_Tp_allocator());
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	0018      	movs	r0, r3
 800180c:	f7ff ff02 	bl	8001614 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>
 8001810:	0002      	movs	r2, r0
	    std::_Destroy(__pos, this->_M_impl._M_finish,
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	0021      	movs	r1, r4
 8001816:	0018      	movs	r0, r3
 8001818:	f7ff ff05 	bl	8001626 <_ZSt8_DestroyIPN4Menu8MenuItemES1_EvT_S3_RSaIT0_E>
	    this->_M_impl._M_finish = __pos;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	683a      	ldr	r2, [r7, #0]
 8001820:	605a      	str	r2, [r3, #4]
	    _GLIBCXX_ASAN_ANNOTATE_SHRINK(__n);
	  }
      }
 8001822:	46c0      	nop			; (mov r8, r8)
 8001824:	46bd      	mov	sp, r7
 8001826:	b005      	add	sp, #20
 8001828:	bd90      	pop	{r4, r7, pc}

0800182a <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 800182a:	b580      	push	{r7, lr}
 800182c:	b082      	sub	sp, #8
 800182e:	af00      	add	r7, sp, #0
 8001830:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	0018      	movs	r0, r3
 8001836:	46bd      	mov	sp, r7
 8001838:	b002      	add	sp, #8
 800183a:	bd80      	pop	{r7, pc}

0800183c <_ZN9__gnu_cxx14__alloc_traitsISaIcEcE17_S_select_on_copyERKS1_>:
      std::__enable_if_t<__is_custom_pointer<_Ptr>::value>
      destroy(_Alloc& __a, _Ptr __p)
      noexcept(noexcept(_Base_type::destroy(__a, std::__to_address(__p))))
      { _Base_type::destroy(__a, std::__to_address(__p)); }

    static constexpr _Alloc _S_select_on_copy(const _Alloc& __a)
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
 8001844:	6039      	str	r1, [r7, #0]
    { return _Base_type::select_on_container_copy_construction(__a); }
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	683a      	ldr	r2, [r7, #0]
 800184a:	0011      	movs	r1, r2
 800184c:	0018      	movs	r0, r3
 800184e:	f000 f8e1 	bl	8001a14 <_ZNSt16allocator_traitsISaIcEE37select_on_container_copy_constructionERKS0_>
 8001852:	6878      	ldr	r0, [r7, #4]
 8001854:	46bd      	mov	sp, r7
 8001856:	b002      	add	sp, #8
 8001858:	bd80      	pop	{r7, pc}

0800185a <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEEC1Ev>:
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      _GLIBCXX20_CONSTEXPR
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800185a:	b580      	push	{r7, lr}
 800185c:	b082      	sub	sp, #8
 800185e:	af00      	add	r7, sp, #0
 8001860:	6078      	str	r0, [r7, #4]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	0018      	movs	r0, r3
 8001866:	46bd      	mov	sp, r7
 8001868:	b002      	add	sp, #8
 800186a:	bd80      	pop	{r7, pc}

0800186c <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE10deallocateERS2_PS1_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	60f8      	str	r0, [r7, #12]
 8001874:	60b9      	str	r1, [r7, #8]
 8001876:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8001878:	687a      	ldr	r2, [r7, #4]
 800187a:	68b9      	ldr	r1, [r7, #8]
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	0018      	movs	r0, r3
 8001880:	f000 f8d7 	bl	8001a32 <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE10deallocateEPS2_j>
 8001884:	46c0      	nop			; (mov r8, r8)
 8001886:	46bd      	mov	sp, r7
 8001888:	b004      	add	sp, #16
 800188a:	bd80      	pop	{r7, pc}

0800188c <_ZSt8_DestroyIPN4Menu8MenuItemEEvT_S3_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
#if __cplusplus > 201703L && defined __cpp_lib_is_constant_evaluated
      if (std::is_constant_evaluated())
	return _Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 8001896:	683a      	ldr	r2, [r7, #0]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	0011      	movs	r1, r2
 800189c:	0018      	movs	r0, r3
 800189e:	f000 f8d9 	bl	8001a54 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4Menu8MenuItemEEEvT_S5_>
    }
 80018a2:	46c0      	nop			; (mov r8, r8)
 80018a4:	46bd      	mov	sp, r7
 80018a6:	b002      	add	sp, #8
 80018a8:	bd80      	pop	{r7, pc}

080018aa <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 80018aa:	b580      	push	{r7, lr}
 80018ac:	b082      	sub	sp, #8
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	0018      	movs	r0, r3
 80018b6:	f000 f903 	bl	8001ac0 <_ZNKSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>
 80018ba:	0003      	movs	r3, r0
 80018bc:	0018      	movs	r0, r3
 80018be:	f000 f8e3 	bl	8001a88 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE11_S_max_sizeERKS2_>
 80018c2:	0003      	movs	r3, r0
 80018c4:	0018      	movs	r0, r3
 80018c6:	46bd      	mov	sp, r7
 80018c8:	b002      	add	sp, #8
 80018ca:	bd80      	pop	{r7, pc}

080018cc <_ZSt27__uninitialized_default_n_aIPN4Menu8MenuItemEjS1_ET_S3_T0_RSaIT1_E>:

  // __uninitialized_default_n_a specialization for std::allocator,
  // which ignores the allocator and value-initializes the elements.
  template<typename _ForwardIterator, typename _Size, typename _Tp>
    inline _ForwardIterator
    __uninitialized_default_n_a(_ForwardIterator __first, _Size __n, 
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b084      	sub	sp, #16
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	60f8      	str	r0, [r7, #12]
 80018d4:	60b9      	str	r1, [r7, #8]
 80018d6:	607a      	str	r2, [r7, #4]
				allocator<_Tp>&)
    { return std::__uninitialized_default_n(__first, __n); }
 80018d8:	68ba      	ldr	r2, [r7, #8]
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	0011      	movs	r1, r2
 80018de:	0018      	movs	r0, r3
 80018e0:	f000 f8f7 	bl	8001ad2 <_ZSt25__uninitialized_default_nIPN4Menu8MenuItemEjET_S3_T0_>
 80018e4:	0003      	movs	r3, r0
 80018e6:	0018      	movs	r0, r3
 80018e8:	46bd      	mov	sp, r7
 80018ea:	b004      	add	sp, #16
 80018ec:	bd80      	pop	{r7, pc}

080018ee <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE12_M_check_lenEjPKc>:
      _M_check_len(size_type __n, const char* __s) const
 80018ee:	b590      	push	{r4, r7, lr}
 80018f0:	b087      	sub	sp, #28
 80018f2:	af00      	add	r7, sp, #0
 80018f4:	60f8      	str	r0, [r7, #12]
 80018f6:	60b9      	str	r1, [r7, #8]
 80018f8:	607a      	str	r2, [r7, #4]
	if (max_size() - size() < __n)
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	0018      	movs	r0, r3
 80018fe:	f7ff ffd4 	bl	80018aa <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE8max_sizeEv>
 8001902:	0004      	movs	r4, r0
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	0018      	movs	r0, r3
 8001908:	f7ff fd85 	bl	8001416 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 800190c:	0003      	movs	r3, r0
 800190e:	1ae2      	subs	r2, r4, r3
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	429a      	cmp	r2, r3
 8001914:	419b      	sbcs	r3, r3
 8001916:	425b      	negs	r3, r3
 8001918:	b2db      	uxtb	r3, r3
 800191a:	2b00      	cmp	r3, #0
 800191c:	d003      	beq.n	8001926 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE12_M_check_lenEjPKc+0x38>
	  __throw_length_error(__N(__s));
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	0018      	movs	r0, r3
 8001922:	f006 f98d 	bl	8007c40 <_ZSt20__throw_length_errorPKc>
	const size_type __len = size() + (std::max)(size(), __n);
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	0018      	movs	r0, r3
 800192a:	f7ff fd74 	bl	8001416 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 800192e:	0004      	movs	r4, r0
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	0018      	movs	r0, r3
 8001934:	f7ff fd6f 	bl	8001416 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 8001938:	0003      	movs	r3, r0
 800193a:	613b      	str	r3, [r7, #16]
 800193c:	2308      	movs	r3, #8
 800193e:	18fa      	adds	r2, r7, r3
 8001940:	2310      	movs	r3, #16
 8001942:	18fb      	adds	r3, r7, r3
 8001944:	0011      	movs	r1, r2
 8001946:	0018      	movs	r0, r3
 8001948:	f7fe fd7a 	bl	8000440 <_ZSt3maxIjERKT_S2_S2_>
 800194c:	0003      	movs	r3, r0
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	18e3      	adds	r3, r4, r3
 8001952:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	0018      	movs	r0, r3
 8001958:	f7ff fd5d 	bl	8001416 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 800195c:	0002      	movs	r2, r0
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	4293      	cmp	r3, r2
 8001962:	d307      	bcc.n	8001974 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE12_M_check_lenEjPKc+0x86>
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	0018      	movs	r0, r3
 8001968:	f7ff ff9f 	bl	80018aa <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE8max_sizeEv>
 800196c:	0002      	movs	r2, r0
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	4293      	cmp	r3, r2
 8001972:	d905      	bls.n	8001980 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE12_M_check_lenEjPKc+0x92>
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	0018      	movs	r0, r3
 8001978:	f7ff ff97 	bl	80018aa <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE8max_sizeEv>
 800197c:	0003      	movs	r3, r0
 800197e:	e000      	b.n	8001982 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE12_M_check_lenEjPKc+0x94>
 8001980:	697b      	ldr	r3, [r7, #20]
      }
 8001982:	0018      	movs	r0, r3
 8001984:	46bd      	mov	sp, r7
 8001986:	b007      	add	sp, #28
 8001988:	bd90      	pop	{r4, r7, pc}

0800198a <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 800198a:	b580      	push	{r7, lr}
 800198c:	b082      	sub	sp, #8
 800198e:	af00      	add	r7, sp, #0
 8001990:	6078      	str	r0, [r7, #4]
 8001992:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d007      	beq.n	80019aa <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE11_M_allocateEj+0x20>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	683a      	ldr	r2, [r7, #0]
 800199e:	0011      	movs	r1, r2
 80019a0:	0018      	movs	r0, r3
 80019a2:	f000 f8aa 	bl	8001afa <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE8allocateERS2_j>
 80019a6:	0003      	movs	r3, r0
 80019a8:	e000      	b.n	80019ac <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE11_M_allocateEj+0x22>
 80019aa:	2300      	movs	r3, #0
      }
 80019ac:	0018      	movs	r0, r3
 80019ae:	46bd      	mov	sp, r7
 80019b0:	b002      	add	sp, #8
 80019b2:	bd80      	pop	{r7, pc}

080019b4 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 80019b4:	b5b0      	push	{r4, r5, r7, lr}
 80019b6:	b086      	sub	sp, #24
 80019b8:	af02      	add	r7, sp, #8
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	60b9      	str	r1, [r7, #8]
 80019be:	607a      	str	r2, [r7, #4]
 80019c0:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 80019c2:	683c      	ldr	r4, [r7, #0]
 80019c4:	687a      	ldr	r2, [r7, #4]
 80019c6:	68b9      	ldr	r1, [r7, #8]
 80019c8:	68f8      	ldr	r0, [r7, #12]
 80019ca:	466b      	mov	r3, sp
 80019cc:	701d      	strb	r5, [r3, #0]
 80019ce:	0023      	movs	r3, r4
 80019d0:	f000 f8a3 	bl	8001b1a <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>
 80019d4:	0003      	movs	r3, r0
      }
 80019d6:	0018      	movs	r0, r3
 80019d8:	46bd      	mov	sp, r7
 80019da:	b004      	add	sp, #16
 80019dc:	bdb0      	pop	{r4, r5, r7, pc}

080019de <_ZSt34__uninitialized_move_if_noexcept_aIPN4Menu8MenuItemES2_SaIS1_EET0_T_S5_S4_RT1_>:
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 80019de:	b590      	push	{r4, r7, lr}
 80019e0:	b085      	sub	sp, #20
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	60f8      	str	r0, [r7, #12]
 80019e6:	60b9      	str	r1, [r7, #8]
 80019e8:	607a      	str	r2, [r7, #4]
 80019ea:	603b      	str	r3, [r7, #0]
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	0018      	movs	r0, r3
 80019f0:	f000 f8a5 	bl	8001b3e <_ZSt32__make_move_if_noexcept_iteratorIN4Menu8MenuItemESt13move_iteratorIPS1_EET0_PT_>
 80019f4:	0004      	movs	r4, r0
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	0018      	movs	r0, r3
 80019fa:	f000 f8a0 	bl	8001b3e <_ZSt32__make_move_if_noexcept_iteratorIN4Menu8MenuItemESt13move_iteratorIPS1_EET0_PT_>
 80019fe:	0001      	movs	r1, r0
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	687a      	ldr	r2, [r7, #4]
 8001a04:	0020      	movs	r0, r4
 8001a06:	f000 f8aa 	bl	8001b5e <_ZSt22__uninitialized_copy_aISt13move_iteratorIPN4Menu8MenuItemEES3_S2_ET0_T_S6_S5_RSaIT1_E>
 8001a0a:	0003      	movs	r3, r0
    }
 8001a0c:	0018      	movs	r0, r3
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	b005      	add	sp, #20
 8001a12:	bd90      	pop	{r4, r7, pc}

08001a14 <_ZNSt16allocator_traitsISaIcEE37select_on_container_copy_constructionERKS0_>:
      select_on_container_copy_construction(const allocator_type& __rhs)
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	6039      	str	r1, [r7, #0]
      { return __rhs; }
 8001a1e:	683a      	ldr	r2, [r7, #0]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	0011      	movs	r1, r2
 8001a24:	0018      	movs	r0, r3
 8001a26:	f006 f900 	bl	8007c2a <_ZNSaIcEC1ERKS_>
 8001a2a:	6878      	ldr	r0, [r7, #4]
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	b002      	add	sp, #8
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE10deallocateEPS2_j>:
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __t __attribute__ ((__unused__)))
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b084      	sub	sp, #16
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	60f8      	str	r0, [r7, #12]
 8001a3a:	60b9      	str	r1, [r7, #8]
 8001a3c:	607a      	str	r2, [r7, #4]
# endif
			      std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	::operator delete(__p
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	015a      	lsls	r2, r3, #5
 8001a42:	68bb      	ldr	r3, [r7, #8]
 8001a44:	0011      	movs	r1, r2
 8001a46:	0018      	movs	r0, r3
 8001a48:	f006 f8d8 	bl	8007bfc <_ZdlPvj>
#if __cpp_sized_deallocation
			  , __t * sizeof(_Tp)
#endif
			 );
      }
 8001a4c:	46c0      	nop			; (mov r8, r8)
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	b004      	add	sp, #16
 8001a52:	bd80      	pop	{r7, pc}

08001a54 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4Menu8MenuItemEEEvT_S5_>:
	__destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
 8001a5c:	6039      	str	r1, [r7, #0]
	  for (; __first != __last; ++__first)
 8001a5e:	e00a      	b.n	8001a76 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4Menu8MenuItemEEEvT_S5_+0x22>
	    std::_Destroy(std::__addressof(*__first));
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	0018      	movs	r0, r3
 8001a64:	f000 f88d 	bl	8001b82 <_ZSt11__addressofIN4Menu8MenuItemEEPT_RS2_>
 8001a68:	0003      	movs	r3, r0
 8001a6a:	0018      	movs	r0, r3
 8001a6c:	f000 f892 	bl	8001b94 <_ZSt8_DestroyIN4Menu8MenuItemEEvPT_>
	  for (; __first != __last; ++__first)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	3320      	adds	r3, #32
 8001a74:	607b      	str	r3, [r7, #4]
 8001a76:	687a      	ldr	r2, [r7, #4]
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	429a      	cmp	r2, r3
 8001a7c:	d1f0      	bne.n	8001a60 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4Menu8MenuItemEEEvT_S5_+0xc>
	}
 8001a7e:	46c0      	nop			; (mov r8, r8)
 8001a80:	46c0      	nop			; (mov r8, r8)
 8001a82:	46bd      	mov	sp, r7
 8001a84:	b002      	add	sp, #8
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE11_S_max_sizeERKS2_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 8001a90:	4b0a      	ldr	r3, [pc, #40]	; (8001abc <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE11_S_max_sizeERKS2_+0x34>)
 8001a92:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	0018      	movs	r0, r3
 8001a98:	f000 f888 	bl	8001bac <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE8max_sizeERKS2_>
 8001a9c:	0003      	movs	r3, r0
 8001a9e:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 8001aa0:	2308      	movs	r3, #8
 8001aa2:	18fa      	adds	r2, r7, r3
 8001aa4:	230c      	movs	r3, #12
 8001aa6:	18fb      	adds	r3, r7, r3
 8001aa8:	0011      	movs	r1, r2
 8001aaa:	0018      	movs	r0, r3
 8001aac:	f7fe fcda 	bl	8000464 <_ZSt3minIjERKT_S2_S2_>
 8001ab0:	0003      	movs	r3, r0
 8001ab2:	681b      	ldr	r3, [r3, #0]
      }
 8001ab4:	0018      	movs	r0, r3
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	b004      	add	sp, #16
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	03ffffff 	.word	0x03ffffff

08001ac0 <_ZNKSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	0018      	movs	r0, r3
 8001acc:	46bd      	mov	sp, r7
 8001ace:	b002      	add	sp, #8
 8001ad0:	bd80      	pop	{r7, pc}

08001ad2 <_ZSt25__uninitialized_default_nIPN4Menu8MenuItemEjET_S3_T0_>:
    __uninitialized_default_n(_ForwardIterator __first, _Size __n)
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	b084      	sub	sp, #16
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	6078      	str	r0, [r7, #4]
 8001ada:	6039      	str	r1, [r7, #0]
      constexpr bool __can_fill
 8001adc:	230f      	movs	r3, #15
 8001ade:	18fb      	adds	r3, r7, r3
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	701a      	strb	r2, [r3, #0]
	__uninit_default_n(__first, __n);
 8001ae4:	683a      	ldr	r2, [r7, #0]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	0011      	movs	r1, r2
 8001aea:	0018      	movs	r0, r3
 8001aec:	f000 f86b 	bl	8001bc6 <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN4Menu8MenuItemEjEET_S5_T0_>
 8001af0:	0003      	movs	r3, r0
    }
 8001af2:	0018      	movs	r0, r3
 8001af4:	46bd      	mov	sp, r7
 8001af6:	b004      	add	sp, #16
 8001af8:	bd80      	pop	{r7, pc}

08001afa <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE8allocateERS2_j>:
      allocate(allocator_type& __a, size_type __n)
 8001afa:	b580      	push	{r7, lr}
 8001afc:	b082      	sub	sp, #8
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
 8001b02:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8001b04:	6839      	ldr	r1, [r7, #0]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2200      	movs	r2, #0
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	f000 f886 	bl	8001c1c <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE8allocateEjPKv>
 8001b10:	0003      	movs	r3, r0
 8001b12:	0018      	movs	r0, r3
 8001b14:	46bd      	mov	sp, r7
 8001b16:	b002      	add	sp, #8
 8001b18:	bd80      	pop	{r7, pc}

08001b1a <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 8001b1a:	b580      	push	{r7, lr}
 8001b1c:	b084      	sub	sp, #16
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	60f8      	str	r0, [r7, #12]
 8001b22:	60b9      	str	r1, [r7, #8]
 8001b24:	607a      	str	r2, [r7, #4]
 8001b26:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	68b9      	ldr	r1, [r7, #8]
 8001b2e:	68f8      	ldr	r0, [r7, #12]
 8001b30:	f000 f89c 	bl	8001c6c <_ZSt12__relocate_aIPN4Menu8MenuItemES2_SaIS1_EET0_T_S5_S4_RT1_>
 8001b34:	0003      	movs	r3, r0
      }
 8001b36:	0018      	movs	r0, r3
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	b004      	add	sp, #16
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <_ZSt32__make_move_if_noexcept_iteratorIN4Menu8MenuItemESt13move_iteratorIPS1_EET0_PT_>:
  // returning a constant iterator when we don't want to move.
  template<typename _Tp, typename _ReturnType
    = typename conditional<__move_if_noexcept_cond<_Tp>::value,
			   const _Tp*, move_iterator<_Tp*>>::type>
    inline _GLIBCXX17_CONSTEXPR _ReturnType
    __make_move_if_noexcept_iterator(_Tp* __i)
 8001b3e:	b580      	push	{r7, lr}
 8001b40:	b084      	sub	sp, #16
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 8001b46:	687a      	ldr	r2, [r7, #4]
 8001b48:	230c      	movs	r3, #12
 8001b4a:	18fb      	adds	r3, r7, r3
 8001b4c:	0011      	movs	r1, r2
 8001b4e:	0018      	movs	r0, r3
 8001b50:	f000 f8ac 	bl	8001cac <_ZNSt13move_iteratorIPN4Menu8MenuItemEEC1ES2_>
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	0018      	movs	r0, r3
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	b004      	add	sp, #16
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <_ZSt22__uninitialized_copy_aISt13move_iteratorIPN4Menu8MenuItemEES3_S2_ET0_T_S6_S5_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	b084      	sub	sp, #16
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	60f8      	str	r0, [r7, #12]
 8001b66:	60b9      	str	r1, [r7, #8]
 8001b68:	607a      	str	r2, [r7, #4]
 8001b6a:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 8001b6c:	687a      	ldr	r2, [r7, #4]
 8001b6e:	68b9      	ldr	r1, [r7, #8]
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	0018      	movs	r0, r3
 8001b74:	f000 f8ac 	bl	8001cd0 <_ZSt18uninitialized_copyISt13move_iteratorIPN4Menu8MenuItemEES3_ET0_T_S6_S5_>
 8001b78:	0003      	movs	r3, r0
 8001b7a:	0018      	movs	r0, r3
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	b004      	add	sp, #16
 8001b80:	bd80      	pop	{r7, pc}

08001b82 <_ZSt11__addressofIN4Menu8MenuItemEEPT_RS2_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8001b82:	b580      	push	{r7, lr}
 8001b84:	b082      	sub	sp, #8
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	0018      	movs	r0, r3
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	b002      	add	sp, #8
 8001b92:	bd80      	pop	{r7, pc}

08001b94 <_ZSt8_DestroyIN4Menu8MenuItemEEvPT_>:
    _Destroy(_Tp* __pointer)
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
      __pointer->~_Tp();
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	0018      	movs	r0, r3
 8001ba0:	f7fe febc 	bl	800091c <_ZN4Menu8MenuItemD1Ev>
    }
 8001ba4:	46c0      	nop			; (mov r8, r8)
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	b002      	add	sp, #8
 8001baa:	bd80      	pop	{r7, pc}

08001bac <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE8max_sizeERKS2_>:
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
	return __a.max_size();
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	0018      	movs	r0, r3
 8001bb8:	f000 f89f 	bl	8001cfa <_ZNK9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE8max_sizeEv>
 8001bbc:	0003      	movs	r3, r0
      }
 8001bbe:	0018      	movs	r0, r3
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	b002      	add	sp, #8
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN4Menu8MenuItemEjEET_S5_T0_>:
        __uninit_default_n(_ForwardIterator __first, _Size __n)
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	b084      	sub	sp, #16
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
 8001bce:	6039      	str	r1, [r7, #0]
	  _ForwardIterator __cur = __first;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	60fb      	str	r3, [r7, #12]
	      for (; __n > 0; --__n, (void) ++__cur)
 8001bd4:	e00d      	b.n	8001bf2 <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN4Menu8MenuItemEjEET_S5_T0_+0x2c>
		std::_Construct(std::__addressof(*__cur));
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	0018      	movs	r0, r3
 8001bda:	f7ff ffd2 	bl	8001b82 <_ZSt11__addressofIN4Menu8MenuItemEEPT_RS2_>
 8001bde:	0003      	movs	r3, r0
 8001be0:	0018      	movs	r0, r3
 8001be2:	f000 f8b9 	bl	8001d58 <_ZSt10_ConstructIN4Menu8MenuItemEJEEvPT_DpOT0_>
	      for (; __n > 0; --__n, (void) ++__cur)
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	3b01      	subs	r3, #1
 8001bea:	603b      	str	r3, [r7, #0]
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	3320      	adds	r3, #32
 8001bf0:	60fb      	str	r3, [r7, #12]
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d1ee      	bne.n	8001bd6 <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN4Menu8MenuItemEjEET_S5_T0_+0x10>
	      return __cur;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
	}
 8001bfa:	0018      	movs	r0, r3
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	b004      	add	sp, #16
 8001c00:	bd80      	pop	{r7, pc}
	...

08001c04 <_ZNK9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8001c0c:	4b02      	ldr	r3, [pc, #8]	; (8001c18 <_ZNK9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE11_M_max_sizeEv+0x14>)
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 8001c0e:	0018      	movs	r0, r3
 8001c10:	46bd      	mov	sp, r7
 8001c12:	b002      	add	sp, #8
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	46c0      	nop			; (mov r8, r8)
 8001c18:	03ffffff 	.word	0x03ffffff

08001c1c <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	60f8      	str	r0, [r7, #12]
 8001c24:	60b9      	str	r1, [r7, #8]
 8001c26:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	0018      	movs	r0, r3
 8001c2c:	f7ff ffea 	bl	8001c04 <_ZNK9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE11_M_max_sizeEv>
 8001c30:	0002      	movs	r2, r0
 8001c32:	68bb      	ldr	r3, [r7, #8]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	419b      	sbcs	r3, r3
 8001c38:	425b      	negs	r3, r3
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	1e5a      	subs	r2, r3, #1
 8001c3e:	4193      	sbcs	r3, r2
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d008      	beq.n	8001c58 <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE8allocateEjPKv+0x3c>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8001c46:	68ba      	ldr	r2, [r7, #8]
 8001c48:	2380      	movs	r3, #128	; 0x80
 8001c4a:	051b      	lsls	r3, r3, #20
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d301      	bcc.n	8001c54 <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE8allocateEjPKv+0x38>
	      std::__throw_bad_array_new_length();
 8001c50:	f005 fff0 	bl	8007c34 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8001c54:	f005 ffeb 	bl	8007c2e <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	015b      	lsls	r3, r3, #5
 8001c5c:	0018      	movs	r0, r3
 8001c5e:	f005 ffd1 	bl	8007c04 <_Znwj>
 8001c62:	0003      	movs	r3, r0
      }
 8001c64:	0018      	movs	r0, r3
 8001c66:	46bd      	mov	sp, r7
 8001c68:	b004      	add	sp, #16
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <_ZSt12__relocate_aIPN4Menu8MenuItemES2_SaIS1_EET0_T_S5_S4_RT1_>:
    }

  template <typename _InputIterator, typename _ForwardIterator,
	    typename _Allocator>
    inline _ForwardIterator
    __relocate_a(_InputIterator __first, _InputIterator __last,
 8001c6c:	b5b0      	push	{r4, r5, r7, lr}
 8001c6e:	b084      	sub	sp, #16
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	60f8      	str	r0, [r7, #12]
 8001c74:	60b9      	str	r1, [r7, #8]
 8001c76:	607a      	str	r2, [r7, #4]
 8001c78:	603b      	str	r3, [r7, #0]
		 _ForwardIterator __result, _Allocator& __alloc)
    noexcept(noexcept(__relocate_a_1(std::__niter_base(__first),
				     std::__niter_base(__last),
				     std::__niter_base(__result), __alloc)))
    {
      return __relocate_a_1(std::__niter_base(__first),
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	0018      	movs	r0, r3
 8001c7e:	f000 f882 	bl	8001d86 <_ZSt12__niter_baseIPN4Menu8MenuItemEET_S3_>
 8001c82:	0004      	movs	r4, r0
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	0018      	movs	r0, r3
 8001c88:	f000 f87d 	bl	8001d86 <_ZSt12__niter_baseIPN4Menu8MenuItemEET_S3_>
 8001c8c:	0005      	movs	r5, r0
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	0018      	movs	r0, r3
 8001c92:	f000 f878 	bl	8001d86 <_ZSt12__niter_baseIPN4Menu8MenuItemEET_S3_>
 8001c96:	0002      	movs	r2, r0
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	0029      	movs	r1, r5
 8001c9c:	0020      	movs	r0, r4
 8001c9e:	f000 f87b 	bl	8001d98 <_ZSt14__relocate_a_1IPN4Menu8MenuItemES2_SaIS1_EET0_T_S5_S4_RT1_>
 8001ca2:	0003      	movs	r3, r0
			    std::__niter_base(__last),
			    std::__niter_base(__result), __alloc);
    }
 8001ca4:	0018      	movs	r0, r3
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	b004      	add	sp, #16
 8001caa:	bdb0      	pop	{r4, r5, r7, pc}

08001cac <_ZNSt13move_iteratorIPN4Menu8MenuItemEEC1ES2_>:
      move_iterator(iterator_type __i)
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	6039      	str	r1, [r7, #0]
      : _M_current(std::move(__i)) { }
 8001cb6:	003b      	movs	r3, r7
 8001cb8:	0018      	movs	r0, r3
 8001cba:	f000 f895 	bl	8001de8 <_ZSt4moveIRPN4Menu8MenuItemEEONSt16remove_referenceIT_E4typeEOS5_>
 8001cbe:	0003      	movs	r3, r0
 8001cc0:	681a      	ldr	r2, [r3, #0]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	601a      	str	r2, [r3, #0]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	0018      	movs	r0, r3
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	b002      	add	sp, #8
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <_ZSt18uninitialized_copyISt13move_iteratorIPN4Menu8MenuItemEES3_ET0_T_S6_S5_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8001cdc:	2317      	movs	r3, #23
 8001cde:	18fb      	adds	r3, r7, r3
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	701a      	strb	r2, [r3, #0]
	__uninit_copy(__first, __last, __result);
 8001ce4:	687a      	ldr	r2, [r7, #4]
 8001ce6:	68b9      	ldr	r1, [r7, #8]
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	0018      	movs	r0, r3
 8001cec:	f000 f885 	bl	8001dfa <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4Menu8MenuItemEES5_EET0_T_S8_S7_>
 8001cf0:	0003      	movs	r3, r0
    }
 8001cf2:	0018      	movs	r0, r3
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	b006      	add	sp, #24
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <_ZNK9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8001cfa:	b580      	push	{r7, lr}
 8001cfc:	b082      	sub	sp, #8
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	6078      	str	r0, [r7, #4]
      { return _M_max_size(); }
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	0018      	movs	r0, r3
 8001d06:	f7ff ff7d 	bl	8001c04 <_ZNK9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE11_M_max_sizeEv>
 8001d0a:	0003      	movs	r3, r0
 8001d0c:	0018      	movs	r0, r3
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	b002      	add	sp, #8
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <_ZN4Menu8MenuItemC1Ev>:
 8001d14:	b5b0      	push	{r4, r5, r7, lr}
 8001d16:	b084      	sub	sp, #16
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
 8001d1c:	687c      	ldr	r4, [r7, #4]
 8001d1e:	250c      	movs	r5, #12
 8001d20:	197b      	adds	r3, r7, r5
 8001d22:	0018      	movs	r0, r3
 8001d24:	f005 ff80 	bl	8007c28 <_ZNSaIcEC1Ev>
 8001d28:	197a      	adds	r2, r7, r5
 8001d2a:	4b0a      	ldr	r3, [pc, #40]	; (8001d54 <_ZN4Menu8MenuItemC1Ev+0x40>)
 8001d2c:	0019      	movs	r1, r3
 8001d2e:	0020      	movs	r0, r4
 8001d30:	f006 faa2 	bl	8008278 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001d34:	197b      	adds	r3, r7, r5
 8001d36:	0018      	movs	r0, r3
 8001d38:	f005 ff78 	bl	8007c2c <_ZNSaIcED1Ev>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	619a      	str	r2, [r3, #24]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2200      	movs	r2, #0
 8001d46:	61da      	str	r2, [r3, #28]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	0018      	movs	r0, r3
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	b004      	add	sp, #16
 8001d50:	bdb0      	pop	{r4, r5, r7, pc}
 8001d52:	46c0      	nop			; (mov r8, r8)
 8001d54:	08008708 	.word	0x08008708

08001d58 <_ZSt10_ConstructIN4Menu8MenuItemEJEEvPT_DpOT0_>:
    _Construct(_Tp* __p, _Args&&... __args)
 8001d58:	b590      	push	{r4, r7, lr}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
      ::new((void*)__p) _Tp(std::forward<_Args>(__args)...);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	0019      	movs	r1, r3
 8001d64:	2020      	movs	r0, #32
 8001d66:	f7fe fb4d 	bl	8000404 <_ZnwjPv>
 8001d6a:	0004      	movs	r4, r0
 8001d6c:	0020      	movs	r0, r4
 8001d6e:	2320      	movs	r3, #32
 8001d70:	001a      	movs	r2, r3
 8001d72:	2100      	movs	r1, #0
 8001d74:	f006 fb81 	bl	800847a <memset>
 8001d78:	0020      	movs	r0, r4
 8001d7a:	f7ff ffcb 	bl	8001d14 <_ZN4Menu8MenuItemC1Ev>
    }
 8001d7e:	46c0      	nop			; (mov r8, r8)
 8001d80:	46bd      	mov	sp, r7
 8001d82:	b003      	add	sp, #12
 8001d84:	bd90      	pop	{r4, r7, pc}

08001d86 <_ZSt12__niter_baseIPN4Menu8MenuItemEET_S3_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the __normal_iterator wrapper. See copy, fill, ...
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __niter_base(_Iterator __it)
 8001d86:	b580      	push	{r7, lr}
 8001d88:	b082      	sub	sp, #8
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	6078      	str	r0, [r7, #4]
    _GLIBCXX_NOEXCEPT_IF(std::is_nothrow_copy_constructible<_Iterator>::value)
    { return __it; }
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	0018      	movs	r0, r3
 8001d92:	46bd      	mov	sp, r7
 8001d94:	b002      	add	sp, #8
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <_ZSt14__relocate_a_1IPN4Menu8MenuItemES2_SaIS1_EET0_T_S5_S4_RT1_>:
    __relocate_a_1(_InputIterator __first, _InputIterator __last,
 8001d98:	b590      	push	{r4, r7, lr}
 8001d9a:	b087      	sub	sp, #28
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	60f8      	str	r0, [r7, #12]
 8001da0:	60b9      	str	r1, [r7, #8]
 8001da2:	607a      	str	r2, [r7, #4]
 8001da4:	603b      	str	r3, [r7, #0]
      _ForwardIterator __cur = __result;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	617b      	str	r3, [r7, #20]
      for (; __first != __last; ++__first, (void)++__cur)
 8001daa:	e014      	b.n	8001dd6 <_ZSt14__relocate_a_1IPN4Menu8MenuItemES2_SaIS1_EET0_T_S5_S4_RT1_+0x3e>
	std::__relocate_object_a(std::__addressof(*__cur),
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	0018      	movs	r0, r3
 8001db0:	f7ff fee7 	bl	8001b82 <_ZSt11__addressofIN4Menu8MenuItemEEPT_RS2_>
 8001db4:	0004      	movs	r4, r0
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	0018      	movs	r0, r3
 8001dba:	f7ff fee2 	bl	8001b82 <_ZSt11__addressofIN4Menu8MenuItemEEPT_RS2_>
 8001dbe:	0001      	movs	r1, r0
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	001a      	movs	r2, r3
 8001dc4:	0020      	movs	r0, r4
 8001dc6:	f000 f846 	bl	8001e56 <_ZSt19__relocate_object_aIN4Menu8MenuItemES1_SaIS1_EEvPT_PT0_RT1_>
      for (; __first != __last; ++__first, (void)++__cur)
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	3320      	adds	r3, #32
 8001dce:	60fb      	str	r3, [r7, #12]
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	3320      	adds	r3, #32
 8001dd4:	617b      	str	r3, [r7, #20]
 8001dd6:	68fa      	ldr	r2, [r7, #12]
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	d1e6      	bne.n	8001dac <_ZSt14__relocate_a_1IPN4Menu8MenuItemES2_SaIS1_EET0_T_S5_S4_RT1_+0x14>
      return __cur;
 8001dde:	697b      	ldr	r3, [r7, #20]
    }
 8001de0:	0018      	movs	r0, r3
 8001de2:	46bd      	mov	sp, r7
 8001de4:	b007      	add	sp, #28
 8001de6:	bd90      	pop	{r4, r7, pc}

08001de8 <_ZSt4moveIRPN4Menu8MenuItemEEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	0018      	movs	r0, r3
 8001df4:	46bd      	mov	sp, r7
 8001df6:	b002      	add	sp, #8
 8001df8:	bd80      	pop	{r7, pc}

08001dfa <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4Menu8MenuItemEES5_EET0_T_S8_S7_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8001dfa:	b5b0      	push	{r4, r5, r7, lr}
 8001dfc:	b086      	sub	sp, #24
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	60f8      	str	r0, [r7, #12]
 8001e02:	60b9      	str	r1, [r7, #8]
 8001e04:	607a      	str	r2, [r7, #4]
	  _ForwardIterator __cur = __result;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	617b      	str	r3, [r7, #20]
	      for (; __first != __last; ++__first, (void)++__cur)
 8001e0a:	e015      	b.n	8001e38 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4Menu8MenuItemEES5_EET0_T_S8_S7_+0x3e>
		std::_Construct(std::__addressof(*__cur), *__first);
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	0018      	movs	r0, r3
 8001e10:	f7ff feb7 	bl	8001b82 <_ZSt11__addressofIN4Menu8MenuItemEEPT_RS2_>
 8001e14:	0004      	movs	r4, r0
 8001e16:	250c      	movs	r5, #12
 8001e18:	197b      	adds	r3, r7, r5
 8001e1a:	0018      	movs	r0, r3
 8001e1c:	f000 f85c 	bl	8001ed8 <_ZNKSt13move_iteratorIPN4Menu8MenuItemEEdeEv>
 8001e20:	0003      	movs	r3, r0
 8001e22:	0019      	movs	r1, r3
 8001e24:	0020      	movs	r0, r4
 8001e26:	f000 f879 	bl	8001f1c <_ZSt10_ConstructIN4Menu8MenuItemEJS1_EEvPT_DpOT0_>
	      for (; __first != __last; ++__first, (void)++__cur)
 8001e2a:	197b      	adds	r3, r7, r5
 8001e2c:	0018      	movs	r0, r3
 8001e2e:	f000 f844 	bl	8001eba <_ZNSt13move_iteratorIPN4Menu8MenuItemEEppEv>
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	3320      	adds	r3, #32
 8001e36:	617b      	str	r3, [r7, #20]
 8001e38:	2308      	movs	r3, #8
 8001e3a:	18fa      	adds	r2, r7, r3
 8001e3c:	230c      	movs	r3, #12
 8001e3e:	18fb      	adds	r3, r7, r3
 8001e40:	0011      	movs	r1, r2
 8001e42:	0018      	movs	r0, r3
 8001e44:	f000 f825 	bl	8001e92 <_ZStneIPN4Menu8MenuItemEEbRKSt13move_iteratorIT_ES7_>
 8001e48:	1e03      	subs	r3, r0, #0
 8001e4a:	d1df      	bne.n	8001e0c <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4Menu8MenuItemEES5_EET0_T_S8_S7_+0x12>
	      return __cur;
 8001e4c:	697b      	ldr	r3, [r7, #20]
	}
 8001e4e:	0018      	movs	r0, r3
 8001e50:	46bd      	mov	sp, r7
 8001e52:	b006      	add	sp, #24
 8001e54:	bdb0      	pop	{r4, r5, r7, pc}

08001e56 <_ZSt19__relocate_object_aIN4Menu8MenuItemES1_SaIS1_EEvPT_PT0_RT1_>:
    __relocate_object_a(_Tp* __restrict __dest, _Up* __restrict __orig,
 8001e56:	b580      	push	{r7, lr}
 8001e58:	b084      	sub	sp, #16
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	60f8      	str	r0, [r7, #12]
 8001e5e:	60b9      	str	r1, [r7, #8]
 8001e60:	607a      	str	r2, [r7, #4]
      __traits::construct(__alloc, __dest, std::move(*__orig));
 8001e62:	68bb      	ldr	r3, [r7, #8]
 8001e64:	0018      	movs	r0, r3
 8001e66:	f000 f871 	bl	8001f4c <_ZSt4moveIRN4Menu8MenuItemEEONSt16remove_referenceIT_E4typeEOS4_>
 8001e6a:	0002      	movs	r2, r0
 8001e6c:	68f9      	ldr	r1, [r7, #12]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	0018      	movs	r0, r3
 8001e72:	f000 f874 	bl	8001f5e <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
      __traits::destroy(__alloc, std::__addressof(*__orig));
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	0018      	movs	r0, r3
 8001e7a:	f7ff fe82 	bl	8001b82 <_ZSt11__addressofIN4Menu8MenuItemEEPT_RS2_>
 8001e7e:	0002      	movs	r2, r0
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	0011      	movs	r1, r2
 8001e84:	0018      	movs	r0, r3
 8001e86:	f000 f87e 	bl	8001f86 <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE7destroyIS1_EEvRS2_PT_>
    }
 8001e8a:	46c0      	nop			; (mov r8, r8)
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	b004      	add	sp, #16
 8001e90:	bd80      	pop	{r7, pc}

08001e92 <_ZStneIPN4Menu8MenuItemEEbRKSt13move_iteratorIT_ES7_>:
    operator!=(const move_iterator<_Iterator>& __x,
 8001e92:	b580      	push	{r7, lr}
 8001e94:	b082      	sub	sp, #8
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	6078      	str	r0, [r7, #4]
 8001e9a:	6039      	str	r1, [r7, #0]
    { return !(__x == __y); }
 8001e9c:	683a      	ldr	r2, [r7, #0]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	0011      	movs	r1, r2
 8001ea2:	0018      	movs	r0, r3
 8001ea4:	f000 f87e 	bl	8001fa4 <_ZSteqIPN4Menu8MenuItemEEbRKSt13move_iteratorIT_ES7_>
 8001ea8:	0003      	movs	r3, r0
 8001eaa:	001a      	movs	r2, r3
 8001eac:	2301      	movs	r3, #1
 8001eae:	4053      	eors	r3, r2
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	0018      	movs	r0, r3
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	b002      	add	sp, #8
 8001eb8:	bd80      	pop	{r7, pc}

08001eba <_ZNSt13move_iteratorIPN4Menu8MenuItemEEppEv>:
      operator++()
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	b082      	sub	sp, #8
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	6078      	str	r0, [r7, #4]
	++_M_current;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	3320      	adds	r3, #32
 8001ec8:	001a      	movs	r2, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	601a      	str	r2, [r3, #0]
	return *this;
 8001ece:	687b      	ldr	r3, [r7, #4]
      }
 8001ed0:	0018      	movs	r0, r3
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	b002      	add	sp, #8
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <_ZNKSt13move_iteratorIPN4Menu8MenuItemEEdeEv>:
      operator*() const
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
      { return static_cast<reference>(*_M_current); }
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	0018      	movs	r0, r3
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	b002      	add	sp, #8
 8001eea:	bd80      	pop	{r7, pc}

08001eec <_ZN4Menu8MenuItemC1EOS0_>:
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	6039      	str	r1, [r7, #0]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	683a      	ldr	r2, [r7, #0]
 8001efa:	0011      	movs	r1, r2
 8001efc:	0018      	movs	r0, r3
 8001efe:	f006 f880 	bl	8008002 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	699a      	ldr	r2, [r3, #24]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	619a      	str	r2, [r3, #24]
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	69da      	ldr	r2, [r3, #28]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	61da      	str	r2, [r3, #28]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	0018      	movs	r0, r3
 8001f16:	46bd      	mov	sp, r7
 8001f18:	b002      	add	sp, #8
 8001f1a:	bd80      	pop	{r7, pc}

08001f1c <_ZSt10_ConstructIN4Menu8MenuItemEJS1_EEvPT_DpOT0_>:
    _Construct(_Tp* __p, _Args&&... __args)
 8001f1c:	b590      	push	{r4, r7, lr}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	6039      	str	r1, [r7, #0]
      ::new((void*)__p) _Tp(std::forward<_Args>(__args)...);
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	0018      	movs	r0, r3
 8001f2a:	f000 f852 	bl	8001fd2 <_ZSt7forwardIN4Menu8MenuItemEEOT_RNSt16remove_referenceIS2_E4typeE>
 8001f2e:	0004      	movs	r4, r0
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	0019      	movs	r1, r3
 8001f34:	2020      	movs	r0, #32
 8001f36:	f7fe fa65 	bl	8000404 <_ZnwjPv>
 8001f3a:	0003      	movs	r3, r0
 8001f3c:	0021      	movs	r1, r4
 8001f3e:	0018      	movs	r0, r3
 8001f40:	f7ff ffd4 	bl	8001eec <_ZN4Menu8MenuItemC1EOS0_>
    }
 8001f44:	46c0      	nop			; (mov r8, r8)
 8001f46:	46bd      	mov	sp, r7
 8001f48:	b003      	add	sp, #12
 8001f4a:	bd90      	pop	{r4, r7, pc}

08001f4c <_ZSt4moveIRN4Menu8MenuItemEEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	0018      	movs	r0, r3
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	b002      	add	sp, #8
 8001f5c:	bd80      	pop	{r7, pc}

08001f5e <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>:
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
 8001f5e:	b580      	push	{r7, lr}
 8001f60:	b084      	sub	sp, #16
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	60f8      	str	r0, [r7, #12]
 8001f66:	60b9      	str	r1, [r7, #8]
 8001f68:	607a      	str	r2, [r7, #4]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	0018      	movs	r0, r3
 8001f6e:	f000 f830 	bl	8001fd2 <_ZSt7forwardIN4Menu8MenuItemEEOT_RNSt16remove_referenceIS2_E4typeE>
 8001f72:	0002      	movs	r2, r0
 8001f74:	68b9      	ldr	r1, [r7, #8]
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	0018      	movs	r0, r3
 8001f7a:	f000 f833 	bl	8001fe4 <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE9constructIS2_JS2_EEEvPT_DpOT0_>
	}
 8001f7e:	46c0      	nop			; (mov r8, r8)
 8001f80:	46bd      	mov	sp, r7
 8001f82:	b004      	add	sp, #16
 8001f84:	bd80      	pop	{r7, pc}

08001f86 <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE7destroyIS1_EEvRS2_PT_>:
	destroy(allocator_type& __a __attribute__((__unused__)), _Up* __p)
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b082      	sub	sp, #8
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	6078      	str	r0, [r7, #4]
 8001f8e:	6039      	str	r1, [r7, #0]
	  __a.destroy(__p);
 8001f90:	683a      	ldr	r2, [r7, #0]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	0011      	movs	r1, r2
 8001f96:	0018      	movs	r0, r3
 8001f98:	f000 f83d 	bl	8002016 <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE7destroyIS2_EEvPT_>
	}
 8001f9c:	46c0      	nop			; (mov r8, r8)
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	b002      	add	sp, #8
 8001fa2:	bd80      	pop	{r7, pc}

08001fa4 <_ZSteqIPN4Menu8MenuItemEEbRKSt13move_iteratorIT_ES7_>:
    operator==(const move_iterator<_Iterator>& __x,
 8001fa4:	b590      	push	{r4, r7, lr}
 8001fa6:	b083      	sub	sp, #12
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	6039      	str	r1, [r7, #0]
    { return __x.base() == __y.base(); }
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	0018      	movs	r0, r3
 8001fb2:	f000 f83d 	bl	8002030 <_ZNKSt13move_iteratorIPN4Menu8MenuItemEE4baseEv>
 8001fb6:	0004      	movs	r4, r0
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	0018      	movs	r0, r3
 8001fbc:	f000 f838 	bl	8002030 <_ZNKSt13move_iteratorIPN4Menu8MenuItemEE4baseEv>
 8001fc0:	0003      	movs	r3, r0
 8001fc2:	1ae3      	subs	r3, r4, r3
 8001fc4:	425a      	negs	r2, r3
 8001fc6:	4153      	adcs	r3, r2
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	0018      	movs	r0, r3
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	b003      	add	sp, #12
 8001fd0:	bd90      	pop	{r4, r7, pc}

08001fd2 <_ZSt7forwardIN4Menu8MenuItemEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8001fd2:	b580      	push	{r7, lr}
 8001fd4:	b082      	sub	sp, #8
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	0018      	movs	r0, r3
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	b002      	add	sp, #8
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE9constructIS2_JS2_EEEvPT_DpOT0_>:
	construct(_Up* __p, _Args&&... __args)
 8001fe4:	b590      	push	{r4, r7, lr}
 8001fe6:	b085      	sub	sp, #20
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	0018      	movs	r0, r3
 8001ff4:	f7ff ffed 	bl	8001fd2 <_ZSt7forwardIN4Menu8MenuItemEEOT_RNSt16remove_referenceIS2_E4typeE>
 8001ff8:	0004      	movs	r4, r0
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	0019      	movs	r1, r3
 8001ffe:	2020      	movs	r0, #32
 8002000:	f7fe fa00 	bl	8000404 <_ZnwjPv>
 8002004:	0003      	movs	r3, r0
 8002006:	0021      	movs	r1, r4
 8002008:	0018      	movs	r0, r3
 800200a:	f7ff ff6f 	bl	8001eec <_ZN4Menu8MenuItemC1EOS0_>
 800200e:	46c0      	nop			; (mov r8, r8)
 8002010:	46bd      	mov	sp, r7
 8002012:	b005      	add	sp, #20
 8002014:	bd90      	pop	{r4, r7, pc}

08002016 <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE7destroyIS2_EEvPT_>:
	destroy(_Up* __p)
 8002016:	b580      	push	{r7, lr}
 8002018:	b082      	sub	sp, #8
 800201a:	af00      	add	r7, sp, #0
 800201c:	6078      	str	r0, [r7, #4]
 800201e:	6039      	str	r1, [r7, #0]
	{ __p->~_Up(); }
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	0018      	movs	r0, r3
 8002024:	f7fe fc7a 	bl	800091c <_ZN4Menu8MenuItemD1Ev>
 8002028:	46c0      	nop			; (mov r8, r8)
 800202a:	46bd      	mov	sp, r7
 800202c:	b002      	add	sp, #8
 800202e:	bd80      	pop	{r7, pc}

08002030 <_ZNKSt13move_iteratorIPN4Menu8MenuItemEE4baseEv>:
      base() const
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	0018      	movs	r0, r3
 800203e:	46bd      	mov	sp, r7
 8002040:	b002      	add	sp, #8
 8002042:	bd80      	pop	{r7, pc}

08002044 <_ZN4MenuD1Ev>:
class Menu {
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	331c      	adds	r3, #28
 8002050:	0018      	movs	r0, r3
 8002052:	f000 fcc2 	bl	80029da <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EED1Ev>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	3304      	adds	r3, #4
 800205a:	0018      	movs	r0, r3
 800205c:	f005 ffeb 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	0018      	movs	r0, r3
 8002064:	46bd      	mov	sp, r7
 8002066:	b002      	add	sp, #8
 8002068:	bd80      	pop	{r7, pc}

0800206a <_ZN4MenuC1ERKS_>:
 800206a:	b580      	push	{r7, lr}
 800206c:	b082      	sub	sp, #8
 800206e:	af00      	add	r7, sp, #0
 8002070:	6078      	str	r0, [r7, #4]
 8002072:	6039      	str	r1, [r7, #0]
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	1d1a      	adds	r2, r3, #4
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	3304      	adds	r3, #4
 8002084:	0019      	movs	r1, r3
 8002086:	0010      	movs	r0, r2
 8002088:	f006 f8c4 	bl	8008214 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	331c      	adds	r3, #28
 8002090:	001a      	movs	r2, r3
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	331c      	adds	r3, #28
 8002096:	0019      	movs	r1, r3
 8002098:	0010      	movs	r0, r2
 800209a:	f000 fcb9 	bl	8002a10 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEC1ERKS3_>
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	2228      	movs	r2, #40	; 0x28
 80020a2:	5c99      	ldrb	r1, [r3, r2]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2228      	movs	r2, #40	; 0x28
 80020a8:	5499      	strb	r1, [r3, r2]
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	2229      	movs	r2, #41	; 0x29
 80020ae:	5c99      	ldrb	r1, [r3, r2]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2229      	movs	r2, #41	; 0x29
 80020b4:	5499      	strb	r1, [r3, r2]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	0018      	movs	r0, r3
 80020ba:	46bd      	mov	sp, r7
 80020bc:	b002      	add	sp, #8
 80020be:	bd80      	pop	{r7, pc}

080020c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020c2:	4cfe      	ldr	r4, [pc, #1016]	; (80024bc <main+0x3fc>)
 80020c4:	44a5      	add	sp, r4
 80020c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020c8:	f001 f928 	bl	800331c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020cc:	f000 fa2a 	bl	8002524 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020d0:	f000 fbd8 	bl	8002884 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80020d4:	f000 fbb0 	bl	8002838 <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 80020d8:	f000 fa9a 	bl	8002610 <_ZL12MX_I2C1_Initv>
  MX_USART2_UART_Init();
 80020dc:	f000 fb78 	bl	80027d0 <_ZL19MX_USART2_UART_Initv>
  MX_RTC_Init();
 80020e0:	f000 fae2 	bl	80026a8 <_ZL11MX_RTC_Initv>
  MX_TIM6_Init();
 80020e4:	f000 fb4e 	bl	8002784 <_ZL12MX_TIM6_Initv>
  /* USER CODE BEGIN 2 */
	LCD WH2004(&hi2c1, 0x4E);
 80020e8:	49f5      	ldr	r1, [pc, #980]	; (80024c0 <main+0x400>)
 80020ea:	2630      	movs	r6, #48	; 0x30
 80020ec:	19bb      	adds	r3, r7, r6
 80020ee:	224e      	movs	r2, #78	; 0x4e
 80020f0:	0018      	movs	r0, r3
 80020f2:	f7fe f9f8 	bl	80004e6 <_ZN3LCDC1EP19__I2C_HandleTypeDefh>
	Menu MainMenu(&MainMenu);
 80020f6:	1d3a      	adds	r2, r7, #4
 80020f8:	1d3b      	adds	r3, r7, #4
 80020fa:	0011      	movs	r1, r2
 80020fc:	0018      	movs	r0, r3
 80020fe:	f7fe fe73 	bl	8000de8 <_ZN4MenuC1EPS_>
	MainMenu.addMenuItem("Ï0", 0, &MainMenu);
 8002102:	2450      	movs	r4, #80	; 0x50
 8002104:	193b      	adds	r3, r7, r4
 8002106:	0018      	movs	r0, r3
 8002108:	f005 fd8e 	bl	8007c28 <_ZNSaIcEC1Ev>
 800210c:	193a      	adds	r2, r7, r4
 800210e:	49ed      	ldr	r1, [pc, #948]	; (80024c4 <main+0x404>)
 8002110:	2538      	movs	r5, #56	; 0x38
 8002112:	197b      	adds	r3, r7, r5
 8002114:	0018      	movs	r0, r3
 8002116:	f006 f8af 	bl	8008278 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800211a:	1d3b      	adds	r3, r7, #4
 800211c:	1979      	adds	r1, r7, r5
 800211e:	1d38      	adds	r0, r7, #4
 8002120:	2200      	movs	r2, #0
 8002122:	f7fe fe8f 	bl	8000e44 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 8002126:	197b      	adds	r3, r7, r5
 8002128:	0018      	movs	r0, r3
 800212a:	f005 ff84 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800212e:	193b      	adds	r3, r7, r4
 8002130:	0018      	movs	r0, r3
 8002132:	f005 fd7b 	bl	8007c2c <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï1", 1, &MainMenu);
 8002136:	246c      	movs	r4, #108	; 0x6c
 8002138:	193b      	adds	r3, r7, r4
 800213a:	0018      	movs	r0, r3
 800213c:	f005 fd74 	bl	8007c28 <_ZNSaIcEC1Ev>
 8002140:	193a      	adds	r2, r7, r4
 8002142:	49e1      	ldr	r1, [pc, #900]	; (80024c8 <main+0x408>)
 8002144:	2554      	movs	r5, #84	; 0x54
 8002146:	197b      	adds	r3, r7, r5
 8002148:	0018      	movs	r0, r3
 800214a:	f006 f895 	bl	8008278 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800214e:	1d3b      	adds	r3, r7, #4
 8002150:	1979      	adds	r1, r7, r5
 8002152:	1d38      	adds	r0, r7, #4
 8002154:	2201      	movs	r2, #1
 8002156:	f7fe fe75 	bl	8000e44 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 800215a:	197b      	adds	r3, r7, r5
 800215c:	0018      	movs	r0, r3
 800215e:	f005 ff6a 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002162:	193b      	adds	r3, r7, r4
 8002164:	0018      	movs	r0, r3
 8002166:	f005 fd61 	bl	8007c2c <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï2", 2, &MainMenu);
 800216a:	2488      	movs	r4, #136	; 0x88
 800216c:	193b      	adds	r3, r7, r4
 800216e:	0018      	movs	r0, r3
 8002170:	f005 fd5a 	bl	8007c28 <_ZNSaIcEC1Ev>
 8002174:	193a      	adds	r2, r7, r4
 8002176:	49d5      	ldr	r1, [pc, #852]	; (80024cc <main+0x40c>)
 8002178:	2570      	movs	r5, #112	; 0x70
 800217a:	197b      	adds	r3, r7, r5
 800217c:	0018      	movs	r0, r3
 800217e:	f006 f87b 	bl	8008278 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002182:	1d3b      	adds	r3, r7, #4
 8002184:	1979      	adds	r1, r7, r5
 8002186:	1d38      	adds	r0, r7, #4
 8002188:	2202      	movs	r2, #2
 800218a:	f7fe fe5b 	bl	8000e44 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 800218e:	197b      	adds	r3, r7, r5
 8002190:	0018      	movs	r0, r3
 8002192:	f005 ff50 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002196:	193b      	adds	r3, r7, r4
 8002198:	0018      	movs	r0, r3
 800219a:	f005 fd47 	bl	8007c2c <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï3", 3, &MainMenu);
 800219e:	24a4      	movs	r4, #164	; 0xa4
 80021a0:	193b      	adds	r3, r7, r4
 80021a2:	0018      	movs	r0, r3
 80021a4:	f005 fd40 	bl	8007c28 <_ZNSaIcEC1Ev>
 80021a8:	193a      	adds	r2, r7, r4
 80021aa:	49c9      	ldr	r1, [pc, #804]	; (80024d0 <main+0x410>)
 80021ac:	258c      	movs	r5, #140	; 0x8c
 80021ae:	197b      	adds	r3, r7, r5
 80021b0:	0018      	movs	r0, r3
 80021b2:	f006 f861 	bl	8008278 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80021b6:	1d3b      	adds	r3, r7, #4
 80021b8:	1979      	adds	r1, r7, r5
 80021ba:	1d38      	adds	r0, r7, #4
 80021bc:	2203      	movs	r2, #3
 80021be:	f7fe fe41 	bl	8000e44 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 80021c2:	197b      	adds	r3, r7, r5
 80021c4:	0018      	movs	r0, r3
 80021c6:	f005 ff36 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80021ca:	193b      	adds	r3, r7, r4
 80021cc:	0018      	movs	r0, r3
 80021ce:	f005 fd2d 	bl	8007c2c <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï4", 4, &MainMenu);
 80021d2:	24c0      	movs	r4, #192	; 0xc0
 80021d4:	193b      	adds	r3, r7, r4
 80021d6:	0018      	movs	r0, r3
 80021d8:	f005 fd26 	bl	8007c28 <_ZNSaIcEC1Ev>
 80021dc:	193a      	adds	r2, r7, r4
 80021de:	49bd      	ldr	r1, [pc, #756]	; (80024d4 <main+0x414>)
 80021e0:	25a8      	movs	r5, #168	; 0xa8
 80021e2:	197b      	adds	r3, r7, r5
 80021e4:	0018      	movs	r0, r3
 80021e6:	f006 f847 	bl	8008278 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80021ea:	1d3b      	adds	r3, r7, #4
 80021ec:	1979      	adds	r1, r7, r5
 80021ee:	1d38      	adds	r0, r7, #4
 80021f0:	2204      	movs	r2, #4
 80021f2:	f7fe fe27 	bl	8000e44 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 80021f6:	197b      	adds	r3, r7, r5
 80021f8:	0018      	movs	r0, r3
 80021fa:	f005 ff1c 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80021fe:	193b      	adds	r3, r7, r4
 8002200:	0018      	movs	r0, r3
 8002202:	f005 fd13 	bl	8007c2c <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï5", 5, &MainMenu);
 8002206:	24dc      	movs	r4, #220	; 0xdc
 8002208:	193b      	adds	r3, r7, r4
 800220a:	0018      	movs	r0, r3
 800220c:	f005 fd0c 	bl	8007c28 <_ZNSaIcEC1Ev>
 8002210:	193a      	adds	r2, r7, r4
 8002212:	49b1      	ldr	r1, [pc, #708]	; (80024d8 <main+0x418>)
 8002214:	25c4      	movs	r5, #196	; 0xc4
 8002216:	197b      	adds	r3, r7, r5
 8002218:	0018      	movs	r0, r3
 800221a:	f006 f82d 	bl	8008278 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800221e:	1d3b      	adds	r3, r7, #4
 8002220:	1979      	adds	r1, r7, r5
 8002222:	1d38      	adds	r0, r7, #4
 8002224:	2205      	movs	r2, #5
 8002226:	f7fe fe0d 	bl	8000e44 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 800222a:	197b      	adds	r3, r7, r5
 800222c:	0018      	movs	r0, r3
 800222e:	f005 ff02 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002232:	193b      	adds	r3, r7, r4
 8002234:	0018      	movs	r0, r3
 8002236:	f005 fcf9 	bl	8007c2c <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï6", 6, &MainMenu);
 800223a:	24f8      	movs	r4, #248	; 0xf8
 800223c:	193b      	adds	r3, r7, r4
 800223e:	0018      	movs	r0, r3
 8002240:	f005 fcf2 	bl	8007c28 <_ZNSaIcEC1Ev>
 8002244:	193a      	adds	r2, r7, r4
 8002246:	49a5      	ldr	r1, [pc, #660]	; (80024dc <main+0x41c>)
 8002248:	25e0      	movs	r5, #224	; 0xe0
 800224a:	197b      	adds	r3, r7, r5
 800224c:	0018      	movs	r0, r3
 800224e:	f006 f813 	bl	8008278 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002252:	1d3b      	adds	r3, r7, #4
 8002254:	1979      	adds	r1, r7, r5
 8002256:	1d38      	adds	r0, r7, #4
 8002258:	2206      	movs	r2, #6
 800225a:	f7fe fdf3 	bl	8000e44 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 800225e:	197b      	adds	r3, r7, r5
 8002260:	0018      	movs	r0, r3
 8002262:	f005 fee8 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002266:	193b      	adds	r3, r7, r4
 8002268:	0018      	movs	r0, r3
 800226a:	f005 fcdf 	bl	8007c2c <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï7", 7, &MainMenu);
 800226e:	248a      	movs	r4, #138	; 0x8a
 8002270:	0064      	lsls	r4, r4, #1
 8002272:	193b      	adds	r3, r7, r4
 8002274:	0018      	movs	r0, r3
 8002276:	f005 fcd7 	bl	8007c28 <_ZNSaIcEC1Ev>
 800227a:	193a      	adds	r2, r7, r4
 800227c:	4998      	ldr	r1, [pc, #608]	; (80024e0 <main+0x420>)
 800227e:	25fc      	movs	r5, #252	; 0xfc
 8002280:	197b      	adds	r3, r7, r5
 8002282:	0018      	movs	r0, r3
 8002284:	f005 fff8 	bl	8008278 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002288:	1d3b      	adds	r3, r7, #4
 800228a:	1979      	adds	r1, r7, r5
 800228c:	1d38      	adds	r0, r7, #4
 800228e:	2207      	movs	r2, #7
 8002290:	f7fe fdd8 	bl	8000e44 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 8002294:	197b      	adds	r3, r7, r5
 8002296:	0018      	movs	r0, r3
 8002298:	f005 fecd 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800229c:	193b      	adds	r3, r7, r4
 800229e:	0018      	movs	r0, r3
 80022a0:	f005 fcc4 	bl	8007c2c <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï8", 8, &MainMenu);
 80022a4:	2498      	movs	r4, #152	; 0x98
 80022a6:	0064      	lsls	r4, r4, #1
 80022a8:	193b      	adds	r3, r7, r4
 80022aa:	0018      	movs	r0, r3
 80022ac:	f005 fcbc 	bl	8007c28 <_ZNSaIcEC1Ev>
 80022b0:	193a      	adds	r2, r7, r4
 80022b2:	498c      	ldr	r1, [pc, #560]	; (80024e4 <main+0x424>)
 80022b4:	258c      	movs	r5, #140	; 0x8c
 80022b6:	006d      	lsls	r5, r5, #1
 80022b8:	197b      	adds	r3, r7, r5
 80022ba:	0018      	movs	r0, r3
 80022bc:	f005 ffdc 	bl	8008278 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80022c0:	1d3b      	adds	r3, r7, #4
 80022c2:	1979      	adds	r1, r7, r5
 80022c4:	1d38      	adds	r0, r7, #4
 80022c6:	2208      	movs	r2, #8
 80022c8:	f7fe fdbc 	bl	8000e44 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 80022cc:	197b      	adds	r3, r7, r5
 80022ce:	0018      	movs	r0, r3
 80022d0:	f005 feb1 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80022d4:	193b      	adds	r3, r7, r4
 80022d6:	0018      	movs	r0, r3
 80022d8:	f005 fca8 	bl	8007c2c <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï9", 9, &MainMenu);
 80022dc:	24a6      	movs	r4, #166	; 0xa6
 80022de:	0064      	lsls	r4, r4, #1
 80022e0:	193b      	adds	r3, r7, r4
 80022e2:	0018      	movs	r0, r3
 80022e4:	f005 fca0 	bl	8007c28 <_ZNSaIcEC1Ev>
 80022e8:	193a      	adds	r2, r7, r4
 80022ea:	497f      	ldr	r1, [pc, #508]	; (80024e8 <main+0x428>)
 80022ec:	259a      	movs	r5, #154	; 0x9a
 80022ee:	006d      	lsls	r5, r5, #1
 80022f0:	197b      	adds	r3, r7, r5
 80022f2:	0018      	movs	r0, r3
 80022f4:	f005 ffc0 	bl	8008278 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80022f8:	1d3b      	adds	r3, r7, #4
 80022fa:	1979      	adds	r1, r7, r5
 80022fc:	1d38      	adds	r0, r7, #4
 80022fe:	2209      	movs	r2, #9
 8002300:	f7fe fda0 	bl	8000e44 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 8002304:	197b      	adds	r3, r7, r5
 8002306:	0018      	movs	r0, r3
 8002308:	f005 fe95 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800230c:	193b      	adds	r3, r7, r4
 800230e:	0018      	movs	r0, r3
 8002310:	f005 fc8c 	bl	8007c2c <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï111", 10, &MainMenu);
 8002314:	24b4      	movs	r4, #180	; 0xb4
 8002316:	0064      	lsls	r4, r4, #1
 8002318:	193b      	adds	r3, r7, r4
 800231a:	0018      	movs	r0, r3
 800231c:	f005 fc84 	bl	8007c28 <_ZNSaIcEC1Ev>
 8002320:	193a      	adds	r2, r7, r4
 8002322:	4972      	ldr	r1, [pc, #456]	; (80024ec <main+0x42c>)
 8002324:	25a8      	movs	r5, #168	; 0xa8
 8002326:	006d      	lsls	r5, r5, #1
 8002328:	197b      	adds	r3, r7, r5
 800232a:	0018      	movs	r0, r3
 800232c:	f005 ffa4 	bl	8008278 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002330:	1d3b      	adds	r3, r7, #4
 8002332:	1979      	adds	r1, r7, r5
 8002334:	1d38      	adds	r0, r7, #4
 8002336:	220a      	movs	r2, #10
 8002338:	f7fe fd84 	bl	8000e44 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 800233c:	197b      	adds	r3, r7, r5
 800233e:	0018      	movs	r0, r3
 8002340:	f005 fe79 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002344:	193b      	adds	r3, r7, r4
 8002346:	0018      	movs	r0, r3
 8002348:	f005 fc70 	bl	8007c2c <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï222", 11, &MainMenu);
 800234c:	24c2      	movs	r4, #194	; 0xc2
 800234e:	0064      	lsls	r4, r4, #1
 8002350:	193b      	adds	r3, r7, r4
 8002352:	0018      	movs	r0, r3
 8002354:	f005 fc68 	bl	8007c28 <_ZNSaIcEC1Ev>
 8002358:	193a      	adds	r2, r7, r4
 800235a:	4965      	ldr	r1, [pc, #404]	; (80024f0 <main+0x430>)
 800235c:	25b6      	movs	r5, #182	; 0xb6
 800235e:	006d      	lsls	r5, r5, #1
 8002360:	197b      	adds	r3, r7, r5
 8002362:	0018      	movs	r0, r3
 8002364:	f005 ff88 	bl	8008278 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002368:	1d3b      	adds	r3, r7, #4
 800236a:	1979      	adds	r1, r7, r5
 800236c:	1d38      	adds	r0, r7, #4
 800236e:	220b      	movs	r2, #11
 8002370:	f7fe fd68 	bl	8000e44 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 8002374:	197b      	adds	r3, r7, r5
 8002376:	0018      	movs	r0, r3
 8002378:	f005 fe5d 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800237c:	193b      	adds	r3, r7, r4
 800237e:	0018      	movs	r0, r3
 8002380:	f005 fc54 	bl	8007c2c <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï12", 12, &MainMenu);
 8002384:	24d0      	movs	r4, #208	; 0xd0
 8002386:	0064      	lsls	r4, r4, #1
 8002388:	193b      	adds	r3, r7, r4
 800238a:	0018      	movs	r0, r3
 800238c:	f005 fc4c 	bl	8007c28 <_ZNSaIcEC1Ev>
 8002390:	193a      	adds	r2, r7, r4
 8002392:	4958      	ldr	r1, [pc, #352]	; (80024f4 <main+0x434>)
 8002394:	25c4      	movs	r5, #196	; 0xc4
 8002396:	006d      	lsls	r5, r5, #1
 8002398:	197b      	adds	r3, r7, r5
 800239a:	0018      	movs	r0, r3
 800239c:	f005 ff6c 	bl	8008278 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80023a0:	1d3b      	adds	r3, r7, #4
 80023a2:	1979      	adds	r1, r7, r5
 80023a4:	1d38      	adds	r0, r7, #4
 80023a6:	220c      	movs	r2, #12
 80023a8:	f7fe fd4c 	bl	8000e44 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 80023ac:	197b      	adds	r3, r7, r5
 80023ae:	0018      	movs	r0, r3
 80023b0:	f005 fe41 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80023b4:	193b      	adds	r3, r7, r4
 80023b6:	0018      	movs	r0, r3
 80023b8:	f005 fc38 	bl	8007c2c <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï13", 13, &MainMenu);
 80023bc:	24de      	movs	r4, #222	; 0xde
 80023be:	0064      	lsls	r4, r4, #1
 80023c0:	193b      	adds	r3, r7, r4
 80023c2:	0018      	movs	r0, r3
 80023c4:	f005 fc30 	bl	8007c28 <_ZNSaIcEC1Ev>
 80023c8:	193a      	adds	r2, r7, r4
 80023ca:	494b      	ldr	r1, [pc, #300]	; (80024f8 <main+0x438>)
 80023cc:	25d2      	movs	r5, #210	; 0xd2
 80023ce:	006d      	lsls	r5, r5, #1
 80023d0:	197b      	adds	r3, r7, r5
 80023d2:	0018      	movs	r0, r3
 80023d4:	f005 ff50 	bl	8008278 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80023d8:	1d3b      	adds	r3, r7, #4
 80023da:	1979      	adds	r1, r7, r5
 80023dc:	1d38      	adds	r0, r7, #4
 80023de:	220d      	movs	r2, #13
 80023e0:	f7fe fd30 	bl	8000e44 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 80023e4:	197b      	adds	r3, r7, r5
 80023e6:	0018      	movs	r0, r3
 80023e8:	f005 fe25 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80023ec:	193b      	adds	r3, r7, r4
 80023ee:	0018      	movs	r0, r3
 80023f0:	f005 fc1c 	bl	8007c2c <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï14", 14, &MainMenu);
 80023f4:	24ec      	movs	r4, #236	; 0xec
 80023f6:	0064      	lsls	r4, r4, #1
 80023f8:	193b      	adds	r3, r7, r4
 80023fa:	0018      	movs	r0, r3
 80023fc:	f005 fc14 	bl	8007c28 <_ZNSaIcEC1Ev>
 8002400:	193a      	adds	r2, r7, r4
 8002402:	493e      	ldr	r1, [pc, #248]	; (80024fc <main+0x43c>)
 8002404:	25e0      	movs	r5, #224	; 0xe0
 8002406:	006d      	lsls	r5, r5, #1
 8002408:	197b      	adds	r3, r7, r5
 800240a:	0018      	movs	r0, r3
 800240c:	f005 ff34 	bl	8008278 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002410:	1d3b      	adds	r3, r7, #4
 8002412:	1979      	adds	r1, r7, r5
 8002414:	1d38      	adds	r0, r7, #4
 8002416:	220e      	movs	r2, #14
 8002418:	f7fe fd14 	bl	8000e44 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 800241c:	197b      	adds	r3, r7, r5
 800241e:	0018      	movs	r0, r3
 8002420:	f005 fe09 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002424:	193b      	adds	r3, r7, r4
 8002426:	0018      	movs	r0, r3
 8002428:	f005 fc00 	bl	8007c2c <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï15", 15, &MainMenu);
 800242c:	24fa      	movs	r4, #250	; 0xfa
 800242e:	0064      	lsls	r4, r4, #1
 8002430:	193b      	adds	r3, r7, r4
 8002432:	0018      	movs	r0, r3
 8002434:	f005 fbf8 	bl	8007c28 <_ZNSaIcEC1Ev>
 8002438:	193a      	adds	r2, r7, r4
 800243a:	4931      	ldr	r1, [pc, #196]	; (8002500 <main+0x440>)
 800243c:	25ee      	movs	r5, #238	; 0xee
 800243e:	006d      	lsls	r5, r5, #1
 8002440:	197b      	adds	r3, r7, r5
 8002442:	0018      	movs	r0, r3
 8002444:	f005 ff18 	bl	8008278 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002448:	1d3b      	adds	r3, r7, #4
 800244a:	1979      	adds	r1, r7, r5
 800244c:	1d38      	adds	r0, r7, #4
 800244e:	220f      	movs	r2, #15
 8002450:	f7fe fcf8 	bl	8000e44 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 8002454:	197b      	adds	r3, r7, r5
 8002456:	0018      	movs	r0, r3
 8002458:	f005 fded 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800245c:	193b      	adds	r3, r7, r4
 800245e:	0018      	movs	r0, r3
 8002460:	f005 fbe4 	bl	8007c2c <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï16", 16, &MainMenu);
 8002464:	2484      	movs	r4, #132	; 0x84
 8002466:	00a4      	lsls	r4, r4, #2
 8002468:	193b      	adds	r3, r7, r4
 800246a:	0018      	movs	r0, r3
 800246c:	f005 fbdc 	bl	8007c28 <_ZNSaIcEC1Ev>
 8002470:	193a      	adds	r2, r7, r4
 8002472:	4924      	ldr	r1, [pc, #144]	; (8002504 <main+0x444>)
 8002474:	25fc      	movs	r5, #252	; 0xfc
 8002476:	006d      	lsls	r5, r5, #1
 8002478:	197b      	adds	r3, r7, r5
 800247a:	0018      	movs	r0, r3
 800247c:	f005 fefc 	bl	8008278 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002480:	1d3b      	adds	r3, r7, #4
 8002482:	1979      	adds	r1, r7, r5
 8002484:	1d38      	adds	r0, r7, #4
 8002486:	2210      	movs	r2, #16
 8002488:	f7fe fcdc 	bl	8000e44 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 800248c:	197b      	adds	r3, r7, r5
 800248e:	0018      	movs	r0, r3
 8002490:	f005 fdd1 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002494:	193b      	adds	r3, r7, r4
 8002496:	0018      	movs	r0, r3
 8002498:	f005 fbc8 	bl	8007c2c <_ZNSaIcED1Ev>

	MainMenu.showCursor();
 800249c:	1d3b      	adds	r3, r7, #4
 800249e:	0018      	movs	r0, r3
 80024a0:	f7fe fe5c 	bl	800115c <_ZN4Menu10showCursorEv>
	MainMenu.showMenuItemsNumbering();
 80024a4:	1d3b      	adds	r3, r7, #4
 80024a6:	0018      	movs	r0, r3
 80024a8:	f7fe fd1c 	bl	8000ee4 <_ZN4Menu22showMenuItemsNumberingEv>

	WH2004.showMenu(MainMenu, 2);
 80024ac:	1d3a      	adds	r2, r7, #4
 80024ae:	2485      	movs	r4, #133	; 0x85
 80024b0:	00a4      	lsls	r4, r4, #2
 80024b2:	193b      	adds	r3, r7, r4
 80024b4:	0011      	movs	r1, r2
 80024b6:	0018      	movs	r0, r3
 80024b8:	e026      	b.n	8002508 <main+0x448>
 80024ba:	46c0      	nop			; (mov r8, r8)
 80024bc:	fffffdbc 	.word	0xfffffdbc
 80024c0:	2000007c 	.word	0x2000007c
 80024c4:	08008734 	.word	0x08008734
 80024c8:	08008738 	.word	0x08008738
 80024cc:	0800873c 	.word	0x0800873c
 80024d0:	08008740 	.word	0x08008740
 80024d4:	08008744 	.word	0x08008744
 80024d8:	08008748 	.word	0x08008748
 80024dc:	0800874c 	.word	0x0800874c
 80024e0:	08008750 	.word	0x08008750
 80024e4:	08008754 	.word	0x08008754
 80024e8:	08008758 	.word	0x08008758
 80024ec:	0800875c 	.word	0x0800875c
 80024f0:	08008764 	.word	0x08008764
 80024f4:	0800876c 	.word	0x0800876c
 80024f8:	08008770 	.word	0x08008770
 80024fc:	08008774 	.word	0x08008774
 8002500:	08008778 	.word	0x08008778
 8002504:	0800877c 	.word	0x0800877c
 8002508:	f7ff fdaf 	bl	800206a <_ZN4MenuC1ERKS_>
 800250c:	1939      	adds	r1, r7, r4
 800250e:	19bb      	adds	r3, r7, r6
 8002510:	2202      	movs	r2, #2
 8002512:	0018      	movs	r0, r3
 8002514:	f7fe fa0f 	bl	8000936 <_ZN3LCD8showMenuE4Menuh>
 8002518:	193b      	adds	r3, r7, r4
 800251a:	0018      	movs	r0, r3
 800251c:	f7ff fd92 	bl	8002044 <_ZN4MenuD1Ev>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002520:	e7fe      	b.n	8002520 <main+0x460>
 8002522:	46c0      	nop			; (mov r8, r8)

08002524 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002524:	b590      	push	{r4, r7, lr}
 8002526:	b095      	sub	sp, #84	; 0x54
 8002528:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800252a:	2420      	movs	r4, #32
 800252c:	193b      	adds	r3, r7, r4
 800252e:	0018      	movs	r0, r3
 8002530:	2330      	movs	r3, #48	; 0x30
 8002532:	001a      	movs	r2, r3
 8002534:	2100      	movs	r1, #0
 8002536:	f005 ffa0 	bl	800847a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800253a:	2310      	movs	r3, #16
 800253c:	18fb      	adds	r3, r7, r3
 800253e:	0018      	movs	r0, r3
 8002540:	2310      	movs	r3, #16
 8002542:	001a      	movs	r2, r3
 8002544:	2100      	movs	r1, #0
 8002546:	f005 ff98 	bl	800847a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800254a:	003b      	movs	r3, r7
 800254c:	0018      	movs	r0, r3
 800254e:	2310      	movs	r3, #16
 8002550:	001a      	movs	r2, r3
 8002552:	2100      	movs	r1, #0
 8002554:	f005 ff91 	bl	800847a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002558:	0021      	movs	r1, r4
 800255a:	187b      	adds	r3, r7, r1
 800255c:	220a      	movs	r2, #10
 800255e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002560:	187b      	adds	r3, r7, r1
 8002562:	2201      	movs	r2, #1
 8002564:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002566:	187b      	adds	r3, r7, r1
 8002568:	2210      	movs	r2, #16
 800256a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800256c:	187b      	adds	r3, r7, r1
 800256e:	2201      	movs	r2, #1
 8002570:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002572:	187b      	adds	r3, r7, r1
 8002574:	2202      	movs	r2, #2
 8002576:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002578:	187b      	adds	r3, r7, r1
 800257a:	2200      	movs	r2, #0
 800257c:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800257e:	187b      	adds	r3, r7, r1
 8002580:	22a0      	movs	r2, #160	; 0xa0
 8002582:	0392      	lsls	r2, r2, #14
 8002584:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8002586:	187b      	adds	r3, r7, r1
 8002588:	2200      	movs	r2, #0
 800258a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800258c:	187b      	adds	r3, r7, r1
 800258e:	0018      	movs	r0, r3
 8002590:	f003 fa94 	bl	8005abc <HAL_RCC_OscConfig>
 8002594:	0003      	movs	r3, r0
 8002596:	1e5a      	subs	r2, r3, #1
 8002598:	4193      	sbcs	r3, r2
 800259a:	b2db      	uxtb	r3, r3
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <_Z18SystemClock_Configv+0x80>
  {
    Error_Handler();
 80025a0:	f000 fa16 	bl	80029d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025a4:	2110      	movs	r1, #16
 80025a6:	187b      	adds	r3, r7, r1
 80025a8:	2207      	movs	r2, #7
 80025aa:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80025ac:	187b      	adds	r3, r7, r1
 80025ae:	2202      	movs	r2, #2
 80025b0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80025b2:	187b      	adds	r3, r7, r1
 80025b4:	2200      	movs	r2, #0
 80025b6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80025b8:	187b      	adds	r3, r7, r1
 80025ba:	2200      	movs	r2, #0
 80025bc:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80025be:	187b      	adds	r3, r7, r1
 80025c0:	2101      	movs	r1, #1
 80025c2:	0018      	movs	r0, r3
 80025c4:	f003 fd94 	bl	80060f0 <HAL_RCC_ClockConfig>
 80025c8:	0003      	movs	r3, r0
 80025ca:	1e5a      	subs	r2, r3, #1
 80025cc:	4193      	sbcs	r3, r2
 80025ce:	b2db      	uxtb	r3, r3
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d001      	beq.n	80025d8 <_Z18SystemClock_Configv+0xb4>
  {
    Error_Handler();
 80025d4:	f000 f9fc 	bl	80029d0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_RTC;
 80025d8:	003b      	movs	r3, r7
 80025da:	4a0c      	ldr	r2, [pc, #48]	; (800260c <_Z18SystemClock_Configv+0xe8>)
 80025dc:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80025de:	003b      	movs	r3, r7
 80025e0:	2200      	movs	r2, #0
 80025e2:	60da      	str	r2, [r3, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80025e4:	003b      	movs	r3, r7
 80025e6:	2280      	movs	r2, #128	; 0x80
 80025e8:	0092      	lsls	r2, r2, #2
 80025ea:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025ec:	003b      	movs	r3, r7
 80025ee:	0018      	movs	r0, r3
 80025f0:	f003 fec2 	bl	8006378 <HAL_RCCEx_PeriphCLKConfig>
 80025f4:	0003      	movs	r3, r0
 80025f6:	1e5a      	subs	r2, r3, #1
 80025f8:	4193      	sbcs	r3, r2
 80025fa:	b2db      	uxtb	r3, r3
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d001      	beq.n	8002604 <_Z18SystemClock_Configv+0xe0>
  {
    Error_Handler();
 8002600:	f000 f9e6 	bl	80029d0 <Error_Handler>
  }
}
 8002604:	46c0      	nop			; (mov r8, r8)
 8002606:	46bd      	mov	sp, r7
 8002608:	b015      	add	sp, #84	; 0x54
 800260a:	bd90      	pop	{r4, r7, pc}
 800260c:	00010020 	.word	0x00010020

08002610 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002614:	4b21      	ldr	r3, [pc, #132]	; (800269c <_ZL12MX_I2C1_Initv+0x8c>)
 8002616:	4a22      	ldr	r2, [pc, #136]	; (80026a0 <_ZL12MX_I2C1_Initv+0x90>)
 8002618:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 800261a:	4b20      	ldr	r3, [pc, #128]	; (800269c <_ZL12MX_I2C1_Initv+0x8c>)
 800261c:	4a21      	ldr	r2, [pc, #132]	; (80026a4 <_ZL12MX_I2C1_Initv+0x94>)
 800261e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002620:	4b1e      	ldr	r3, [pc, #120]	; (800269c <_ZL12MX_I2C1_Initv+0x8c>)
 8002622:	2200      	movs	r2, #0
 8002624:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002626:	4b1d      	ldr	r3, [pc, #116]	; (800269c <_ZL12MX_I2C1_Initv+0x8c>)
 8002628:	2201      	movs	r2, #1
 800262a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800262c:	4b1b      	ldr	r3, [pc, #108]	; (800269c <_ZL12MX_I2C1_Initv+0x8c>)
 800262e:	2200      	movs	r2, #0
 8002630:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002632:	4b1a      	ldr	r3, [pc, #104]	; (800269c <_ZL12MX_I2C1_Initv+0x8c>)
 8002634:	2200      	movs	r2, #0
 8002636:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002638:	4b18      	ldr	r3, [pc, #96]	; (800269c <_ZL12MX_I2C1_Initv+0x8c>)
 800263a:	2200      	movs	r2, #0
 800263c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800263e:	4b17      	ldr	r3, [pc, #92]	; (800269c <_ZL12MX_I2C1_Initv+0x8c>)
 8002640:	2200      	movs	r2, #0
 8002642:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002644:	4b15      	ldr	r3, [pc, #84]	; (800269c <_ZL12MX_I2C1_Initv+0x8c>)
 8002646:	2200      	movs	r2, #0
 8002648:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800264a:	4b14      	ldr	r3, [pc, #80]	; (800269c <_ZL12MX_I2C1_Initv+0x8c>)
 800264c:	0018      	movs	r0, r3
 800264e:	f001 fb7b 	bl	8003d48 <HAL_I2C_Init>
 8002652:	0003      	movs	r3, r0
 8002654:	1e5a      	subs	r2, r3, #1
 8002656:	4193      	sbcs	r3, r2
 8002658:	b2db      	uxtb	r3, r3
 800265a:	2b00      	cmp	r3, #0
 800265c:	d001      	beq.n	8002662 <_ZL12MX_I2C1_Initv+0x52>
  {
    Error_Handler();
 800265e:	f000 f9b7 	bl	80029d0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002662:	4b0e      	ldr	r3, [pc, #56]	; (800269c <_ZL12MX_I2C1_Initv+0x8c>)
 8002664:	2100      	movs	r1, #0
 8002666:	0018      	movs	r0, r3
 8002668:	f003 f990 	bl	800598c <HAL_I2CEx_ConfigAnalogFilter>
 800266c:	0003      	movs	r3, r0
 800266e:	1e5a      	subs	r2, r3, #1
 8002670:	4193      	sbcs	r3, r2
 8002672:	b2db      	uxtb	r3, r3
 8002674:	2b00      	cmp	r3, #0
 8002676:	d001      	beq.n	800267c <_ZL12MX_I2C1_Initv+0x6c>
  {
    Error_Handler();
 8002678:	f000 f9aa 	bl	80029d0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800267c:	4b07      	ldr	r3, [pc, #28]	; (800269c <_ZL12MX_I2C1_Initv+0x8c>)
 800267e:	2100      	movs	r1, #0
 8002680:	0018      	movs	r0, r3
 8002682:	f003 f9cf 	bl	8005a24 <HAL_I2CEx_ConfigDigitalFilter>
 8002686:	0003      	movs	r3, r0
 8002688:	1e5a      	subs	r2, r3, #1
 800268a:	4193      	sbcs	r3, r2
 800268c:	b2db      	uxtb	r3, r3
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <_ZL12MX_I2C1_Initv+0x86>
  {
    Error_Handler();
 8002692:	f000 f99d 	bl	80029d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002696:	46c0      	nop			; (mov r8, r8)
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}
 800269c:	2000007c 	.word	0x2000007c
 80026a0:	40005400 	.word	0x40005400
 80026a4:	0000020b 	.word	0x0000020b

080026a8 <_ZL11MX_RTC_Initv>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b086      	sub	sp, #24
 80026ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80026ae:	1d3b      	adds	r3, r7, #4
 80026b0:	0018      	movs	r0, r3
 80026b2:	2314      	movs	r3, #20
 80026b4:	001a      	movs	r2, r3
 80026b6:	2100      	movs	r1, #0
 80026b8:	f005 fedf 	bl	800847a <memset>
  RTC_DateTypeDef sDate = {0};
 80026bc:	003b      	movs	r3, r7
 80026be:	2200      	movs	r2, #0
 80026c0:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80026c2:	4b2e      	ldr	r3, [pc, #184]	; (800277c <_ZL11MX_RTC_Initv+0xd4>)
 80026c4:	4a2e      	ldr	r2, [pc, #184]	; (8002780 <_ZL11MX_RTC_Initv+0xd8>)
 80026c6:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80026c8:	4b2c      	ldr	r3, [pc, #176]	; (800277c <_ZL11MX_RTC_Initv+0xd4>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80026ce:	4b2b      	ldr	r3, [pc, #172]	; (800277c <_ZL11MX_RTC_Initv+0xd4>)
 80026d0:	227f      	movs	r2, #127	; 0x7f
 80026d2:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 311;
 80026d4:	4b29      	ldr	r3, [pc, #164]	; (800277c <_ZL11MX_RTC_Initv+0xd4>)
 80026d6:	2238      	movs	r2, #56	; 0x38
 80026d8:	32ff      	adds	r2, #255	; 0xff
 80026da:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80026dc:	4b27      	ldr	r3, [pc, #156]	; (800277c <_ZL11MX_RTC_Initv+0xd4>)
 80026de:	2200      	movs	r2, #0
 80026e0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80026e2:	4b26      	ldr	r3, [pc, #152]	; (800277c <_ZL11MX_RTC_Initv+0xd4>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80026e8:	4b24      	ldr	r3, [pc, #144]	; (800277c <_ZL11MX_RTC_Initv+0xd4>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80026ee:	4b23      	ldr	r3, [pc, #140]	; (800277c <_ZL11MX_RTC_Initv+0xd4>)
 80026f0:	0018      	movs	r0, r3
 80026f2:	f003 ff0f 	bl	8006514 <HAL_RTC_Init>
 80026f6:	0003      	movs	r3, r0
 80026f8:	1e5a      	subs	r2, r3, #1
 80026fa:	4193      	sbcs	r3, r2
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <_ZL11MX_RTC_Initv+0x5e>
  {
    Error_Handler();
 8002702:	f000 f965 	bl	80029d0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x16;
 8002706:	1d3b      	adds	r3, r7, #4
 8002708:	2216      	movs	r2, #22
 800270a:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x10;
 800270c:	1d3b      	adds	r3, r7, #4
 800270e:	2210      	movs	r2, #16
 8002710:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8002712:	1d3b      	adds	r3, r7, #4
 8002714:	2200      	movs	r2, #0
 8002716:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002718:	1d3b      	adds	r3, r7, #4
 800271a:	2200      	movs	r2, #0
 800271c:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800271e:	1d3b      	adds	r3, r7, #4
 8002720:	2200      	movs	r2, #0
 8002722:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002724:	1d39      	adds	r1, r7, #4
 8002726:	4b15      	ldr	r3, [pc, #84]	; (800277c <_ZL11MX_RTC_Initv+0xd4>)
 8002728:	2201      	movs	r2, #1
 800272a:	0018      	movs	r0, r3
 800272c:	f003 ff8a 	bl	8006644 <HAL_RTC_SetTime>
 8002730:	0003      	movs	r3, r0
 8002732:	1e5a      	subs	r2, r3, #1
 8002734:	4193      	sbcs	r3, r2
 8002736:	b2db      	uxtb	r3, r3
 8002738:	2b00      	cmp	r3, #0
 800273a:	d001      	beq.n	8002740 <_ZL11MX_RTC_Initv+0x98>
  {
    Error_Handler();
 800273c:	f000 f948 	bl	80029d0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_THURSDAY;
 8002740:	003b      	movs	r3, r7
 8002742:	2204      	movs	r2, #4
 8002744:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_MARCH;
 8002746:	003b      	movs	r3, r7
 8002748:	2203      	movs	r2, #3
 800274a:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x30;
 800274c:	003b      	movs	r3, r7
 800274e:	2230      	movs	r2, #48	; 0x30
 8002750:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x23;
 8002752:	003b      	movs	r3, r7
 8002754:	2223      	movs	r2, #35	; 0x23
 8002756:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002758:	0039      	movs	r1, r7
 800275a:	4b08      	ldr	r3, [pc, #32]	; (800277c <_ZL11MX_RTC_Initv+0xd4>)
 800275c:	2201      	movs	r2, #1
 800275e:	0018      	movs	r0, r3
 8002760:	f004 f816 	bl	8006790 <HAL_RTC_SetDate>
 8002764:	0003      	movs	r3, r0
 8002766:	1e5a      	subs	r2, r3, #1
 8002768:	4193      	sbcs	r3, r2
 800276a:	b2db      	uxtb	r3, r3
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <_ZL11MX_RTC_Initv+0xcc>
  {
    Error_Handler();
 8002770:	f000 f92e 	bl	80029d0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002774:	46c0      	nop			; (mov r8, r8)
 8002776:	46bd      	mov	sp, r7
 8002778:	b006      	add	sp, #24
 800277a:	bd80      	pop	{r7, pc}
 800277c:	20000158 	.word	0x20000158
 8002780:	40002800 	.word	0x40002800

08002784 <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	af00      	add	r7, sp, #0
  /* USER CODE END TIM6_Init 0 */

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002788:	4b0e      	ldr	r3, [pc, #56]	; (80027c4 <_ZL12MX_TIM6_Initv+0x40>)
 800278a:	4a0f      	ldr	r2, [pc, #60]	; (80027c8 <_ZL12MX_TIM6_Initv+0x44>)
 800278c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 48000 - 1;
 800278e:	4b0d      	ldr	r3, [pc, #52]	; (80027c4 <_ZL12MX_TIM6_Initv+0x40>)
 8002790:	4a0e      	ldr	r2, [pc, #56]	; (80027cc <_ZL12MX_TIM6_Initv+0x48>)
 8002792:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002794:	4b0b      	ldr	r3, [pc, #44]	; (80027c4 <_ZL12MX_TIM6_Initv+0x40>)
 8002796:	2200      	movs	r2, #0
 8002798:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10 - 1;
 800279a:	4b0a      	ldr	r3, [pc, #40]	; (80027c4 <_ZL12MX_TIM6_Initv+0x40>)
 800279c:	2209      	movs	r2, #9
 800279e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027a0:	4b08      	ldr	r3, [pc, #32]	; (80027c4 <_ZL12MX_TIM6_Initv+0x40>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80027a6:	4b07      	ldr	r3, [pc, #28]	; (80027c4 <_ZL12MX_TIM6_Initv+0x40>)
 80027a8:	0018      	movs	r0, r3
 80027aa:	f004 f936 	bl	8006a1a <HAL_TIM_Base_Init>
 80027ae:	0003      	movs	r3, r0
 80027b0:	1e5a      	subs	r2, r3, #1
 80027b2:	4193      	sbcs	r3, r2
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <_ZL12MX_TIM6_Initv+0x3a>
  {
    Error_Handler();
 80027ba:	f000 f909 	bl	80029d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80027be:	46c0      	nop			; (mov r8, r8)
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	20000178 	.word	0x20000178
 80027c8:	40001000 	.word	0x40001000
 80027cc:	0000bb7f 	.word	0x0000bb7f

080027d0 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80027d4:	4b16      	ldr	r3, [pc, #88]	; (8002830 <_ZL19MX_USART2_UART_Initv+0x60>)
 80027d6:	4a17      	ldr	r2, [pc, #92]	; (8002834 <_ZL19MX_USART2_UART_Initv+0x64>)
 80027d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80027da:	4b15      	ldr	r3, [pc, #84]	; (8002830 <_ZL19MX_USART2_UART_Initv+0x60>)
 80027dc:	2296      	movs	r2, #150	; 0x96
 80027de:	0212      	lsls	r2, r2, #8
 80027e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80027e2:	4b13      	ldr	r3, [pc, #76]	; (8002830 <_ZL19MX_USART2_UART_Initv+0x60>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80027e8:	4b11      	ldr	r3, [pc, #68]	; (8002830 <_ZL19MX_USART2_UART_Initv+0x60>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80027ee:	4b10      	ldr	r3, [pc, #64]	; (8002830 <_ZL19MX_USART2_UART_Initv+0x60>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80027f4:	4b0e      	ldr	r3, [pc, #56]	; (8002830 <_ZL19MX_USART2_UART_Initv+0x60>)
 80027f6:	220c      	movs	r2, #12
 80027f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027fa:	4b0d      	ldr	r3, [pc, #52]	; (8002830 <_ZL19MX_USART2_UART_Initv+0x60>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002800:	4b0b      	ldr	r3, [pc, #44]	; (8002830 <_ZL19MX_USART2_UART_Initv+0x60>)
 8002802:	2200      	movs	r2, #0
 8002804:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002806:	4b0a      	ldr	r3, [pc, #40]	; (8002830 <_ZL19MX_USART2_UART_Initv+0x60>)
 8002808:	2200      	movs	r2, #0
 800280a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800280c:	4b08      	ldr	r3, [pc, #32]	; (8002830 <_ZL19MX_USART2_UART_Initv+0x60>)
 800280e:	2200      	movs	r2, #0
 8002810:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002812:	4b07      	ldr	r3, [pc, #28]	; (8002830 <_ZL19MX_USART2_UART_Initv+0x60>)
 8002814:	0018      	movs	r0, r3
 8002816:	f004 fb0d 	bl	8006e34 <HAL_UART_Init>
 800281a:	0003      	movs	r3, r0
 800281c:	1e5a      	subs	r2, r3, #1
 800281e:	4193      	sbcs	r3, r2
 8002820:	b2db      	uxtb	r3, r3
 8002822:	2b00      	cmp	r3, #0
 8002824:	d001      	beq.n	800282a <_ZL19MX_USART2_UART_Initv+0x5a>
  {
    Error_Handler();
 8002826:	f000 f8d3 	bl	80029d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800282a:	46c0      	nop			; (mov r8, r8)
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	200001c0 	.word	0x200001c0
 8002834:	40004400 	.word	0x40004400

08002838 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800283e:	4b10      	ldr	r3, [pc, #64]	; (8002880 <_ZL11MX_DMA_Initv+0x48>)
 8002840:	695a      	ldr	r2, [r3, #20]
 8002842:	4b0f      	ldr	r3, [pc, #60]	; (8002880 <_ZL11MX_DMA_Initv+0x48>)
 8002844:	2101      	movs	r1, #1
 8002846:	430a      	orrs	r2, r1
 8002848:	615a      	str	r2, [r3, #20]
 800284a:	4b0d      	ldr	r3, [pc, #52]	; (8002880 <_ZL11MX_DMA_Initv+0x48>)
 800284c:	695b      	ldr	r3, [r3, #20]
 800284e:	2201      	movs	r2, #1
 8002850:	4013      	ands	r3, r2
 8002852:	607b      	str	r3, [r7, #4]
 8002854:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8002856:	2200      	movs	r2, #0
 8002858:	2100      	movs	r1, #0
 800285a:	200a      	movs	r0, #10
 800285c:	f000 fe92 	bl	8003584 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8002860:	200a      	movs	r0, #10
 8002862:	f000 fea4 	bl	80035ae <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8002866:	2200      	movs	r2, #0
 8002868:	2100      	movs	r1, #0
 800286a:	200b      	movs	r0, #11
 800286c:	f000 fe8a 	bl	8003584 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8002870:	200b      	movs	r0, #11
 8002872:	f000 fe9c 	bl	80035ae <HAL_NVIC_EnableIRQ>

}
 8002876:	46c0      	nop			; (mov r8, r8)
 8002878:	46bd      	mov	sp, r7
 800287a:	b002      	add	sp, #8
 800287c:	bd80      	pop	{r7, pc}
 800287e:	46c0      	nop			; (mov r8, r8)
 8002880:	40021000 	.word	0x40021000

08002884 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002884:	b590      	push	{r4, r7, lr}
 8002886:	b089      	sub	sp, #36	; 0x24
 8002888:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800288a:	240c      	movs	r4, #12
 800288c:	193b      	adds	r3, r7, r4
 800288e:	0018      	movs	r0, r3
 8002890:	2314      	movs	r3, #20
 8002892:	001a      	movs	r2, r3
 8002894:	2100      	movs	r1, #0
 8002896:	f005 fdf0 	bl	800847a <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800289a:	4b49      	ldr	r3, [pc, #292]	; (80029c0 <_ZL12MX_GPIO_Initv+0x13c>)
 800289c:	695a      	ldr	r2, [r3, #20]
 800289e:	4b48      	ldr	r3, [pc, #288]	; (80029c0 <_ZL12MX_GPIO_Initv+0x13c>)
 80028a0:	2180      	movs	r1, #128	; 0x80
 80028a2:	0289      	lsls	r1, r1, #10
 80028a4:	430a      	orrs	r2, r1
 80028a6:	615a      	str	r2, [r3, #20]
 80028a8:	4b45      	ldr	r3, [pc, #276]	; (80029c0 <_ZL12MX_GPIO_Initv+0x13c>)
 80028aa:	695a      	ldr	r2, [r3, #20]
 80028ac:	2380      	movs	r3, #128	; 0x80
 80028ae:	029b      	lsls	r3, r3, #10
 80028b0:	4013      	ands	r3, r2
 80028b2:	60bb      	str	r3, [r7, #8]
 80028b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028b6:	4b42      	ldr	r3, [pc, #264]	; (80029c0 <_ZL12MX_GPIO_Initv+0x13c>)
 80028b8:	695a      	ldr	r2, [r3, #20]
 80028ba:	4b41      	ldr	r3, [pc, #260]	; (80029c0 <_ZL12MX_GPIO_Initv+0x13c>)
 80028bc:	2180      	movs	r1, #128	; 0x80
 80028be:	02c9      	lsls	r1, r1, #11
 80028c0:	430a      	orrs	r2, r1
 80028c2:	615a      	str	r2, [r3, #20]
 80028c4:	4b3e      	ldr	r3, [pc, #248]	; (80029c0 <_ZL12MX_GPIO_Initv+0x13c>)
 80028c6:	695a      	ldr	r2, [r3, #20]
 80028c8:	2380      	movs	r3, #128	; 0x80
 80028ca:	02db      	lsls	r3, r3, #11
 80028cc:	4013      	ands	r3, r2
 80028ce:	607b      	str	r3, [r7, #4]
 80028d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028d2:	4b3b      	ldr	r3, [pc, #236]	; (80029c0 <_ZL12MX_GPIO_Initv+0x13c>)
 80028d4:	695a      	ldr	r2, [r3, #20]
 80028d6:	4b3a      	ldr	r3, [pc, #232]	; (80029c0 <_ZL12MX_GPIO_Initv+0x13c>)
 80028d8:	2180      	movs	r1, #128	; 0x80
 80028da:	0309      	lsls	r1, r1, #12
 80028dc:	430a      	orrs	r2, r1
 80028de:	615a      	str	r2, [r3, #20]
 80028e0:	4b37      	ldr	r3, [pc, #220]	; (80029c0 <_ZL12MX_GPIO_Initv+0x13c>)
 80028e2:	695a      	ldr	r2, [r3, #20]
 80028e4:	2380      	movs	r3, #128	; 0x80
 80028e6:	031b      	lsls	r3, r3, #12
 80028e8:	4013      	ands	r3, r2
 80028ea:	603b      	str	r3, [r7, #0]
 80028ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80028ee:	23f0      	movs	r3, #240	; 0xf0
 80028f0:	021b      	lsls	r3, r3, #8
 80028f2:	4834      	ldr	r0, [pc, #208]	; (80029c4 <_ZL12MX_GPIO_Initv+0x140>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	0019      	movs	r1, r3
 80028f8:	f001 fa08 	bl	8003d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80028fc:	23f0      	movs	r3, #240	; 0xf0
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	4831      	ldr	r0, [pc, #196]	; (80029c8 <_ZL12MX_GPIO_Initv+0x144>)
 8002902:	2200      	movs	r2, #0
 8002904:	0019      	movs	r1, r3
 8002906:	f001 fa01 	bl	8003d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 800290a:	23d8      	movs	r3, #216	; 0xd8
 800290c:	0159      	lsls	r1, r3, #5
 800290e:	2390      	movs	r3, #144	; 0x90
 8002910:	05db      	lsls	r3, r3, #23
 8002912:	2200      	movs	r2, #0
 8002914:	0018      	movs	r0, r3
 8002916:	f001 f9f9 	bl	8003d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA4 PA5 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_10;
 800291a:	193b      	adds	r3, r7, r4
 800291c:	4a2b      	ldr	r2, [pc, #172]	; (80029cc <_ZL12MX_GPIO_Initv+0x148>)
 800291e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002920:	193b      	adds	r3, r7, r4
 8002922:	2200      	movs	r2, #0
 8002924:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002926:	193b      	adds	r3, r7, r4
 8002928:	2202      	movs	r2, #2
 800292a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800292c:	193a      	adds	r2, r7, r4
 800292e:	2390      	movs	r3, #144	; 0x90
 8002930:	05db      	lsls	r3, r3, #23
 8002932:	0011      	movs	r1, r2
 8002934:	0018      	movs	r0, r3
 8002936:	f001 f879 	bl	8003a2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800293a:	0021      	movs	r1, r4
 800293c:	187b      	adds	r3, r7, r1
 800293e:	22f0      	movs	r2, #240	; 0xf0
 8002940:	0212      	lsls	r2, r2, #8
 8002942:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002944:	000c      	movs	r4, r1
 8002946:	193b      	adds	r3, r7, r4
 8002948:	2201      	movs	r2, #1
 800294a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294c:	193b      	adds	r3, r7, r4
 800294e:	2200      	movs	r2, #0
 8002950:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002952:	193b      	adds	r3, r7, r4
 8002954:	2200      	movs	r2, #0
 8002956:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002958:	193b      	adds	r3, r7, r4
 800295a:	4a1a      	ldr	r2, [pc, #104]	; (80029c4 <_ZL12MX_GPIO_Initv+0x140>)
 800295c:	0019      	movs	r1, r3
 800295e:	0010      	movs	r0, r2
 8002960:	f001 f864 	bl	8003a2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002964:	0021      	movs	r1, r4
 8002966:	187b      	adds	r3, r7, r1
 8002968:	22f0      	movs	r2, #240	; 0xf0
 800296a:	0092      	lsls	r2, r2, #2
 800296c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800296e:	000c      	movs	r4, r1
 8002970:	193b      	adds	r3, r7, r4
 8002972:	2201      	movs	r2, #1
 8002974:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002976:	193b      	adds	r3, r7, r4
 8002978:	2200      	movs	r2, #0
 800297a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800297c:	193b      	adds	r3, r7, r4
 800297e:	2200      	movs	r2, #0
 8002980:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002982:	193b      	adds	r3, r7, r4
 8002984:	4a10      	ldr	r2, [pc, #64]	; (80029c8 <_ZL12MX_GPIO_Initv+0x144>)
 8002986:	0019      	movs	r1, r3
 8002988:	0010      	movs	r0, r2
 800298a:	f001 f84f 	bl	8003a2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 800298e:	0021      	movs	r1, r4
 8002990:	187b      	adds	r3, r7, r1
 8002992:	22d8      	movs	r2, #216	; 0xd8
 8002994:	0152      	lsls	r2, r2, #5
 8002996:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002998:	187b      	adds	r3, r7, r1
 800299a:	2201      	movs	r2, #1
 800299c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800299e:	187b      	adds	r3, r7, r1
 80029a0:	2200      	movs	r2, #0
 80029a2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029a4:	187b      	adds	r3, r7, r1
 80029a6:	2200      	movs	r2, #0
 80029a8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029aa:	187a      	adds	r2, r7, r1
 80029ac:	2390      	movs	r3, #144	; 0x90
 80029ae:	05db      	lsls	r3, r3, #23
 80029b0:	0011      	movs	r1, r2
 80029b2:	0018      	movs	r0, r3
 80029b4:	f001 f83a 	bl	8003a2c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80029b8:	46c0      	nop			; (mov r8, r8)
 80029ba:	46bd      	mov	sp, r7
 80029bc:	b009      	add	sp, #36	; 0x24
 80029be:	bd90      	pop	{r4, r7, pc}
 80029c0:	40021000 	.word	0x40021000
 80029c4:	48000400 	.word	0x48000400
 80029c8:	48000800 	.word	0x48000800
 80029cc:	00000431 	.word	0x00000431

080029d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029d4:	b672      	cpsid	i
}
 80029d6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80029d8:	e7fe      	b.n	80029d8 <Error_Handler+0x8>

080029da <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 80029da:	b5b0      	push	{r4, r5, r7, lr}
 80029dc:	b082      	sub	sp, #8
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681c      	ldr	r4, [r3, #0]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	0018      	movs	r0, r3
 80029ee:	f7fe fe11 	bl	8001614 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>
 80029f2:	0003      	movs	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80029f4:	001a      	movs	r2, r3
 80029f6:	0029      	movs	r1, r5
 80029f8:	0020      	movs	r0, r4
 80029fa:	f7fe fe14 	bl	8001626 <_ZSt8_DestroyIPN4Menu8MenuItemES1_EvT_S3_RSaIT0_E>
      }
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	0018      	movs	r0, r3
 8002a02:	f000 f850 	bl	8002aa6 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EED1Ev>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	0018      	movs	r0, r3
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	b002      	add	sp, #8
 8002a0e:	bdb0      	pop	{r4, r5, r7, pc}

08002a10 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEC1ERKS3_>:
      vector(const vector& __x)
 8002a10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a12:	b085      	sub	sp, #20
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	6039      	str	r1, [r7, #0]
	_Alloc_traits::_S_select_on_copy(__x._M_get_Tp_allocator()))
 8002a1a:	687c      	ldr	r4, [r7, #4]
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	0018      	movs	r0, r3
 8002a20:	f7fe fcf9 	bl	8001416 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 8002a24:	0005      	movs	r5, r0
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	0018      	movs	r0, r3
 8002a2a:	f7ff f849 	bl	8001ac0 <_ZNKSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>
 8002a2e:	0002      	movs	r2, r0
 8002a30:	260c      	movs	r6, #12
 8002a32:	19bb      	adds	r3, r7, r6
 8002a34:	0011      	movs	r1, r2
 8002a36:	0018      	movs	r0, r3
 8002a38:	f000 f84f 	bl	8002ada <_ZN9__gnu_cxx14__alloc_traitsISaIN4Menu8MenuItemEES2_E17_S_select_on_copyERKS3_>
 8002a3c:	19bb      	adds	r3, r7, r6
 8002a3e:	001a      	movs	r2, r3
 8002a40:	0029      	movs	r1, r5
 8002a42:	0020      	movs	r0, r4
 8002a44:	f000 f865 	bl	8002b12 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EEC1EjRKS2_>
 8002a48:	19bb      	adds	r3, r7, r6
 8002a4a:	0018      	movs	r0, r3
 8002a4c:	f000 f854 	bl	8002af8 <_ZNSaIN4Menu8MenuItemEED1Ev>
	  std::__uninitialized_copy_a(__x.begin(), __x.end(),
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	0018      	movs	r0, r3
 8002a54:	f000 f874 	bl	8002b40 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE5beginEv>
 8002a58:	0005      	movs	r5, r0
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	0018      	movs	r0, r3
 8002a5e:	f000 f87f 	bl	8002b60 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE3endEv>
 8002a62:	0006      	movs	r6, r0
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681c      	ldr	r4, [r3, #0]
				      _M_get_Tp_allocator());
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	0018      	movs	r0, r3
 8002a6c:	f7fe fdd2 	bl	8001614 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>
 8002a70:	0003      	movs	r3, r0
	  std::__uninitialized_copy_a(__x.begin(), __x.end(),
 8002a72:	0022      	movs	r2, r4
 8002a74:	0031      	movs	r1, r6
 8002a76:	0028      	movs	r0, r5
 8002a78:	f000 f883 	bl	8002b82 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS3_SaIS3_EEEEPS3_S3_ET0_T_SC_SB_RSaIT1_E>
 8002a7c:	0002      	movs	r2, r0
	this->_M_impl._M_finish =
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	605a      	str	r2, [r3, #4]
      }
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	0018      	movs	r0, r3
 8002a86:	46bd      	mov	sp, r7
 8002a88:	b005      	add	sp, #20
 8002a8a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002a8c <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	0018      	movs	r0, r3
 8002a98:	f000 f82e 	bl	8002af8 <_ZNSaIN4Menu8MenuItemEED1Ev>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	0018      	movs	r0, r3
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	b002      	add	sp, #8
 8002aa4:	bd80      	pop	{r7, pc}

08002aa6 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8002aa6:	b580      	push	{r7, lr}
 8002aa8:	b082      	sub	sp, #8
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	689a      	ldr	r2, [r3, #8]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	1ad3      	subs	r3, r2, r3
 8002abc:	115b      	asrs	r3, r3, #5
	_M_deallocate(_M_impl._M_start,
 8002abe:	001a      	movs	r2, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	0018      	movs	r0, r3
 8002ac4:	f7fe fd93 	bl	80015ee <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE13_M_deallocateEPS1_j>
      }
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	0018      	movs	r0, r3
 8002acc:	f7ff ffde 	bl	8002a8c <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE12_Vector_implD1Ev>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	0018      	movs	r0, r3
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	b002      	add	sp, #8
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <_ZN9__gnu_cxx14__alloc_traitsISaIN4Menu8MenuItemEES2_E17_S_select_on_copyERKS3_>:
    static constexpr _Alloc _S_select_on_copy(const _Alloc& __a)
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b082      	sub	sp, #8
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
 8002ae2:	6039      	str	r1, [r7, #0]
    { return _Base_type::select_on_container_copy_construction(__a); }
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	683a      	ldr	r2, [r7, #0]
 8002ae8:	0011      	movs	r1, r2
 8002aea:	0018      	movs	r0, r3
 8002aec:	f000 f85b 	bl	8002ba6 <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE37select_on_container_copy_constructionERKS2_>
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	46bd      	mov	sp, r7
 8002af4:	b002      	add	sp, #8
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <_ZNSaIN4Menu8MenuItemEED1Ev>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b082      	sub	sp, #8
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	0018      	movs	r0, r3
 8002b04:	f000 f86e 	bl	8002be4 <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEED1Ev>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	0018      	movs	r0, r3
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	b002      	add	sp, #8
 8002b10:	bd80      	pop	{r7, pc}

08002b12 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EEC1EjRKS2_>:
      _Vector_base(size_t __n, const allocator_type& __a)
 8002b12:	b580      	push	{r7, lr}
 8002b14:	b084      	sub	sp, #16
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	60f8      	str	r0, [r7, #12]
 8002b1a:	60b9      	str	r1, [r7, #8]
 8002b1c:	607a      	str	r2, [r7, #4]
      : _M_impl(__a)
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	0011      	movs	r1, r2
 8002b24:	0018      	movs	r0, r3
 8002b26:	f000 f866 	bl	8002bf6 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE12_Vector_implC1ERKS2_>
      { _M_create_storage(__n); }
 8002b2a:	68ba      	ldr	r2, [r7, #8]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	0011      	movs	r1, r2
 8002b30:	0018      	movs	r0, r3
 8002b32:	f000 f874 	bl	8002c1e <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE17_M_create_storageEj>
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	0018      	movs	r0, r3
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	b004      	add	sp, #16
 8002b3e:	bd80      	pop	{r7, pc}

08002b40 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE5beginEv>:
      begin() const _GLIBCXX_NOEXCEPT
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_start); }
 8002b48:	687a      	ldr	r2, [r7, #4]
 8002b4a:	230c      	movs	r3, #12
 8002b4c:	18fb      	adds	r3, r7, r3
 8002b4e:	0011      	movs	r1, r2
 8002b50:	0018      	movs	r0, r3
 8002b52:	f000 f881 	bl	8002c58 <_ZN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEEC1ERKS4_>
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	0018      	movs	r0, r3
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	b004      	add	sp, #16
 8002b5e:	bd80      	pop	{r7, pc}

08002b60 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE3endEv>:
      end() const _GLIBCXX_NOEXCEPT
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_finish); }
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	1d1a      	adds	r2, r3, #4
 8002b6c:	230c      	movs	r3, #12
 8002b6e:	18fb      	adds	r3, r7, r3
 8002b70:	0011      	movs	r1, r2
 8002b72:	0018      	movs	r0, r3
 8002b74:	f000 f870 	bl	8002c58 <_ZN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEEC1ERKS4_>
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	0018      	movs	r0, r3
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	b004      	add	sp, #16
 8002b80:	bd80      	pop	{r7, pc}

08002b82 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS3_SaIS3_EEEEPS3_S3_ET0_T_SC_SB_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8002b82:	b580      	push	{r7, lr}
 8002b84:	b084      	sub	sp, #16
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	60f8      	str	r0, [r7, #12]
 8002b8a:	60b9      	str	r1, [r7, #8]
 8002b8c:	607a      	str	r2, [r7, #4]
 8002b8e:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	68b9      	ldr	r1, [r7, #8]
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	0018      	movs	r0, r3
 8002b98:	f000 f86c 	bl	8002c74 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS3_SaIS3_EEEEPS3_ET0_T_SC_SB_>
 8002b9c:	0003      	movs	r3, r0
 8002b9e:	0018      	movs	r0, r3
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	b004      	add	sp, #16
 8002ba4:	bd80      	pop	{r7, pc}

08002ba6 <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE37select_on_container_copy_constructionERKS2_>:
      select_on_container_copy_construction(const allocator_type& __rhs)
 8002ba6:	b580      	push	{r7, lr}
 8002ba8:	b082      	sub	sp, #8
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	6078      	str	r0, [r7, #4]
 8002bae:	6039      	str	r1, [r7, #0]
      { return __rhs; }
 8002bb0:	683a      	ldr	r2, [r7, #0]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	0011      	movs	r1, r2
 8002bb6:	0018      	movs	r0, r3
 8002bb8:	f000 f804 	bl	8002bc4 <_ZNSaIN4Menu8MenuItemEEC1ERKS1_>
 8002bbc:	6878      	ldr	r0, [r7, #4]
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	b002      	add	sp, #8
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <_ZNSaIN4Menu8MenuItemEEC1ERKS1_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 8002bce:	683a      	ldr	r2, [r7, #0]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	0011      	movs	r1, r2
 8002bd4:	0018      	movs	r0, r3
 8002bd6:	f000 f862 	bl	8002c9e <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEEC1ERKS3_>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	0018      	movs	r0, r3
 8002bde:	46bd      	mov	sp, r7
 8002be0:	b002      	add	sp, #8
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b082      	sub	sp, #8
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	0018      	movs	r0, r3
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	b002      	add	sp, #8
 8002bf4:	bd80      	pop	{r7, pc}

08002bf6 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE12_Vector_implC1ERKS2_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 8002bf6:	b580      	push	{r7, lr}
 8002bf8:	b082      	sub	sp, #8
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	6078      	str	r0, [r7, #4]
 8002bfe:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a)
 8002c00:	683a      	ldr	r2, [r7, #0]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	0011      	movs	r1, r2
 8002c06:	0018      	movs	r0, r3
 8002c08:	f7ff ffdc 	bl	8002bc4 <_ZNSaIN4Menu8MenuItemEEC1ERKS1_>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	0018      	movs	r0, r3
 8002c10:	f7fe fcdb 	bl	80015ca <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE17_Vector_impl_dataC1Ev>
	{ }
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	0018      	movs	r0, r3
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	b002      	add	sp, #8
 8002c1c:	bd80      	pop	{r7, pc}

08002c1e <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE17_M_create_storageEj>:
      _M_create_storage(size_t __n)
 8002c1e:	b580      	push	{r7, lr}
 8002c20:	b082      	sub	sp, #8
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	6078      	str	r0, [r7, #4]
 8002c26:	6039      	str	r1, [r7, #0]
	this->_M_impl._M_start = this->_M_allocate(__n);
 8002c28:	683a      	ldr	r2, [r7, #0]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	0011      	movs	r1, r2
 8002c2e:	0018      	movs	r0, r3
 8002c30:	f7fe feab 	bl	800198a <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE11_M_allocateEj>
 8002c34:	0002      	movs	r2, r0
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	601a      	str	r2, [r3, #0]
	this->_M_impl._M_finish = this->_M_impl._M_start;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	605a      	str	r2, [r3, #4]
	this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	015b      	lsls	r3, r3, #5
 8002c4a:	18d2      	adds	r2, r2, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	609a      	str	r2, [r3, #8]
      }
 8002c50:	46c0      	nop			; (mov r8, r8)
 8002c52:	46bd      	mov	sp, r7
 8002c54:	b002      	add	sp, #8
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <_ZN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEEC1ERKS4_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	601a      	str	r2, [r3, #0]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	0018      	movs	r0, r3
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	b002      	add	sp, #8
 8002c72:	bd80      	pop	{r7, pc}

08002c74 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS3_SaIS3_EEEEPS3_ET0_T_SC_SB_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b086      	sub	sp, #24
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	60f8      	str	r0, [r7, #12]
 8002c7c:	60b9      	str	r1, [r7, #8]
 8002c7e:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8002c80:	2317      	movs	r3, #23
 8002c82:	18fb      	adds	r3, r7, r3
 8002c84:	2201      	movs	r2, #1
 8002c86:	701a      	strb	r2, [r3, #0]
	__uninit_copy(__first, __last, __result);
 8002c88:	687a      	ldr	r2, [r7, #4]
 8002c8a:	68b9      	ldr	r1, [r7, #8]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	0018      	movs	r0, r3
 8002c90:	f000 f80f 	bl	8002cb2 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS5_SaIS5_EEEEPS5_EET0_T_SE_SD_>
 8002c94:	0003      	movs	r3, r0
    }
 8002c96:	0018      	movs	r0, r3
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	b006      	add	sp, #24
 8002c9c:	bd80      	pop	{r7, pc}

08002c9e <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEEC1ERKS3_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	b082      	sub	sp, #8
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
 8002ca6:	6039      	str	r1, [r7, #0]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	0018      	movs	r0, r3
 8002cac:	46bd      	mov	sp, r7
 8002cae:	b002      	add	sp, #8
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS5_SaIS5_EEEEPS5_EET0_T_SE_SD_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8002cb2:	b5b0      	push	{r4, r5, r7, lr}
 8002cb4:	b086      	sub	sp, #24
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	60f8      	str	r0, [r7, #12]
 8002cba:	60b9      	str	r1, [r7, #8]
 8002cbc:	607a      	str	r2, [r7, #4]
	  _ForwardIterator __cur = __result;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	617b      	str	r3, [r7, #20]
	      for (; __first != __last; ++__first, (void)++__cur)
 8002cc2:	e015      	b.n	8002cf0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS5_SaIS5_EEEEPS5_EET0_T_SE_SD_+0x3e>
		std::_Construct(std::__addressof(*__cur), *__first);
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	0018      	movs	r0, r3
 8002cc8:	f7fe ff5b 	bl	8001b82 <_ZSt11__addressofIN4Menu8MenuItemEEPT_RS2_>
 8002ccc:	0004      	movs	r4, r0
 8002cce:	250c      	movs	r5, #12
 8002cd0:	197b      	adds	r3, r7, r5
 8002cd2:	0018      	movs	r0, r3
 8002cd4:	f000 f843 	bl	8002d5e <_ZNK9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEEdeEv>
 8002cd8:	0003      	movs	r3, r0
 8002cda:	0019      	movs	r1, r3
 8002cdc:	0020      	movs	r0, r4
 8002cde:	f000 f848 	bl	8002d72 <_ZSt10_ConstructIN4Menu8MenuItemEJRKS1_EEvPT_DpOT0_>
	      for (; __first != __last; ++__first, (void)++__cur)
 8002ce2:	197b      	adds	r3, r7, r5
 8002ce4:	0018      	movs	r0, r3
 8002ce6:	f000 f82b 	bl	8002d40 <_ZN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEEppEv>
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	3320      	adds	r3, #32
 8002cee:	617b      	str	r3, [r7, #20]
 8002cf0:	2308      	movs	r3, #8
 8002cf2:	18fa      	adds	r2, r7, r3
 8002cf4:	230c      	movs	r3, #12
 8002cf6:	18fb      	adds	r3, r7, r3
 8002cf8:	0011      	movs	r1, r2
 8002cfa:	0018      	movs	r0, r3
 8002cfc:	f000 f807 	bl	8002d0e <_ZN9__gnu_cxxneIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_>
 8002d00:	1e03      	subs	r3, r0, #0
 8002d02:	d1df      	bne.n	8002cc4 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS5_SaIS5_EEEEPS5_EET0_T_SE_SD_+0x12>
	      return __cur;
 8002d04:	697b      	ldr	r3, [r7, #20]
	}
 8002d06:	0018      	movs	r0, r3
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	b006      	add	sp, #24
 8002d0c:	bdb0      	pop	{r4, r5, r7, pc}

08002d0e <_ZN9__gnu_cxxneIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_>:
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 8002d0e:	b590      	push	{r4, r7, lr}
 8002d10:	b083      	sub	sp, #12
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	6078      	str	r0, [r7, #4]
 8002d16:	6039      	str	r1, [r7, #0]
    { return __lhs.base() != __rhs.base(); }
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	0018      	movs	r0, r3
 8002d1c:	f000 f841 	bl	8002da2 <_ZNK9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEE4baseEv>
 8002d20:	0003      	movs	r3, r0
 8002d22:	681c      	ldr	r4, [r3, #0]
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	0018      	movs	r0, r3
 8002d28:	f000 f83b 	bl	8002da2 <_ZNK9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEE4baseEv>
 8002d2c:	0003      	movs	r3, r0
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	1ae3      	subs	r3, r4, r3
 8002d32:	1e5a      	subs	r2, r3, #1
 8002d34:	4193      	sbcs	r3, r2
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	0018      	movs	r0, r3
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	b003      	add	sp, #12
 8002d3e:	bd90      	pop	{r4, r7, pc}

08002d40 <_ZN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
	++_M_current;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	3320      	adds	r3, #32
 8002d4e:	001a      	movs	r2, r3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	601a      	str	r2, [r3, #0]
	return *this;
 8002d54:	687b      	ldr	r3, [r7, #4]
      }
 8002d56:	0018      	movs	r0, r3
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	b002      	add	sp, #8
 8002d5c:	bd80      	pop	{r7, pc}

08002d5e <_ZNK9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 8002d5e:	b580      	push	{r7, lr}
 8002d60:	b082      	sub	sp, #8
 8002d62:	af00      	add	r7, sp, #0
 8002d64:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	0018      	movs	r0, r3
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	b002      	add	sp, #8
 8002d70:	bd80      	pop	{r7, pc}

08002d72 <_ZSt10_ConstructIN4Menu8MenuItemEJRKS1_EEvPT_DpOT0_>:
    _Construct(_Tp* __p, _Args&&... __args)
 8002d72:	b590      	push	{r4, r7, lr}
 8002d74:	b083      	sub	sp, #12
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	6078      	str	r0, [r7, #4]
 8002d7a:	6039      	str	r1, [r7, #0]
      ::new((void*)__p) _Tp(std::forward<_Args>(__args)...);
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	0018      	movs	r0, r3
 8002d80:	f000 f818 	bl	8002db4 <_ZSt7forwardIRKN4Menu8MenuItemEEOT_RNSt16remove_referenceIS4_E4typeE>
 8002d84:	0004      	movs	r4, r0
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	0019      	movs	r1, r3
 8002d8a:	2020      	movs	r0, #32
 8002d8c:	f7fd fb3a 	bl	8000404 <_ZnwjPv>
 8002d90:	0003      	movs	r3, r0
 8002d92:	0021      	movs	r1, r4
 8002d94:	0018      	movs	r0, r3
 8002d96:	f7fe fa55 	bl	8001244 <_ZN4Menu8MenuItemC1ERKS0_>
    }
 8002d9a:	46c0      	nop			; (mov r8, r8)
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	b003      	add	sp, #12
 8002da0:	bd90      	pop	{r4, r7, pc}

08002da2 <_ZNK9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8002da2:	b580      	push	{r7, lr}
 8002da4:	b082      	sub	sp, #8
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	0018      	movs	r0, r3
 8002dae:	46bd      	mov	sp, r7
 8002db0:	b002      	add	sp, #8
 8002db2:	bd80      	pop	{r7, pc}

08002db4 <_ZSt7forwardIRKN4Menu8MenuItemEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	0018      	movs	r0, r3
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	b002      	add	sp, #8
 8002dc4:	bd80      	pop	{r7, pc}
	...

08002dc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b082      	sub	sp, #8
 8002dcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dce:	4b0f      	ldr	r3, [pc, #60]	; (8002e0c <HAL_MspInit+0x44>)
 8002dd0:	699a      	ldr	r2, [r3, #24]
 8002dd2:	4b0e      	ldr	r3, [pc, #56]	; (8002e0c <HAL_MspInit+0x44>)
 8002dd4:	2101      	movs	r1, #1
 8002dd6:	430a      	orrs	r2, r1
 8002dd8:	619a      	str	r2, [r3, #24]
 8002dda:	4b0c      	ldr	r3, [pc, #48]	; (8002e0c <HAL_MspInit+0x44>)
 8002ddc:	699b      	ldr	r3, [r3, #24]
 8002dde:	2201      	movs	r2, #1
 8002de0:	4013      	ands	r3, r2
 8002de2:	607b      	str	r3, [r7, #4]
 8002de4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002de6:	4b09      	ldr	r3, [pc, #36]	; (8002e0c <HAL_MspInit+0x44>)
 8002de8:	69da      	ldr	r2, [r3, #28]
 8002dea:	4b08      	ldr	r3, [pc, #32]	; (8002e0c <HAL_MspInit+0x44>)
 8002dec:	2180      	movs	r1, #128	; 0x80
 8002dee:	0549      	lsls	r1, r1, #21
 8002df0:	430a      	orrs	r2, r1
 8002df2:	61da      	str	r2, [r3, #28]
 8002df4:	4b05      	ldr	r3, [pc, #20]	; (8002e0c <HAL_MspInit+0x44>)
 8002df6:	69da      	ldr	r2, [r3, #28]
 8002df8:	2380      	movs	r3, #128	; 0x80
 8002dfa:	055b      	lsls	r3, r3, #21
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	603b      	str	r3, [r7, #0]
 8002e00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e02:	46c0      	nop			; (mov r8, r8)
 8002e04:	46bd      	mov	sp, r7
 8002e06:	b002      	add	sp, #8
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	46c0      	nop			; (mov r8, r8)
 8002e0c:	40021000 	.word	0x40021000

08002e10 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002e10:	b590      	push	{r4, r7, lr}
 8002e12:	b08b      	sub	sp, #44	; 0x2c
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e18:	2414      	movs	r4, #20
 8002e1a:	193b      	adds	r3, r7, r4
 8002e1c:	0018      	movs	r0, r3
 8002e1e:	2314      	movs	r3, #20
 8002e20:	001a      	movs	r2, r3
 8002e22:	2100      	movs	r1, #0
 8002e24:	f005 fb29 	bl	800847a <memset>
  if(hi2c->Instance==I2C1)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a46      	ldr	r2, [pc, #280]	; (8002f48 <HAL_I2C_MspInit+0x138>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d000      	beq.n	8002e34 <HAL_I2C_MspInit+0x24>
 8002e32:	e085      	b.n	8002f40 <HAL_I2C_MspInit+0x130>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e34:	4b45      	ldr	r3, [pc, #276]	; (8002f4c <HAL_I2C_MspInit+0x13c>)
 8002e36:	695a      	ldr	r2, [r3, #20]
 8002e38:	4b44      	ldr	r3, [pc, #272]	; (8002f4c <HAL_I2C_MspInit+0x13c>)
 8002e3a:	2180      	movs	r1, #128	; 0x80
 8002e3c:	02c9      	lsls	r1, r1, #11
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	615a      	str	r2, [r3, #20]
 8002e42:	4b42      	ldr	r3, [pc, #264]	; (8002f4c <HAL_I2C_MspInit+0x13c>)
 8002e44:	695a      	ldr	r2, [r3, #20]
 8002e46:	2380      	movs	r3, #128	; 0x80
 8002e48:	02db      	lsls	r3, r3, #11
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	613b      	str	r3, [r7, #16]
 8002e4e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002e50:	0021      	movs	r1, r4
 8002e52:	187b      	adds	r3, r7, r1
 8002e54:	22c0      	movs	r2, #192	; 0xc0
 8002e56:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e58:	187b      	adds	r3, r7, r1
 8002e5a:	2212      	movs	r2, #18
 8002e5c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e5e:	187b      	adds	r3, r7, r1
 8002e60:	2200      	movs	r2, #0
 8002e62:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e64:	187b      	adds	r3, r7, r1
 8002e66:	2203      	movs	r2, #3
 8002e68:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002e6a:	187b      	adds	r3, r7, r1
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e70:	187b      	adds	r3, r7, r1
 8002e72:	4a37      	ldr	r2, [pc, #220]	; (8002f50 <HAL_I2C_MspInit+0x140>)
 8002e74:	0019      	movs	r1, r3
 8002e76:	0010      	movs	r0, r2
 8002e78:	f000 fdd8 	bl	8003a2c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002e7c:	4b33      	ldr	r3, [pc, #204]	; (8002f4c <HAL_I2C_MspInit+0x13c>)
 8002e7e:	69da      	ldr	r2, [r3, #28]
 8002e80:	4b32      	ldr	r3, [pc, #200]	; (8002f4c <HAL_I2C_MspInit+0x13c>)
 8002e82:	2180      	movs	r1, #128	; 0x80
 8002e84:	0389      	lsls	r1, r1, #14
 8002e86:	430a      	orrs	r2, r1
 8002e88:	61da      	str	r2, [r3, #28]
 8002e8a:	4b30      	ldr	r3, [pc, #192]	; (8002f4c <HAL_I2C_MspInit+0x13c>)
 8002e8c:	69da      	ldr	r2, [r3, #28]
 8002e8e:	2380      	movs	r3, #128	; 0x80
 8002e90:	039b      	lsls	r3, r3, #14
 8002e92:	4013      	ands	r3, r2
 8002e94:	60fb      	str	r3, [r7, #12]
 8002e96:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 8002e98:	4b2e      	ldr	r3, [pc, #184]	; (8002f54 <HAL_I2C_MspInit+0x144>)
 8002e9a:	4a2f      	ldr	r2, [pc, #188]	; (8002f58 <HAL_I2C_MspInit+0x148>)
 8002e9c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e9e:	4b2d      	ldr	r3, [pc, #180]	; (8002f54 <HAL_I2C_MspInit+0x144>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ea4:	4b2b      	ldr	r3, [pc, #172]	; (8002f54 <HAL_I2C_MspInit+0x144>)
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002eaa:	4b2a      	ldr	r3, [pc, #168]	; (8002f54 <HAL_I2C_MspInit+0x144>)
 8002eac:	2280      	movs	r2, #128	; 0x80
 8002eae:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002eb0:	4b28      	ldr	r3, [pc, #160]	; (8002f54 <HAL_I2C_MspInit+0x144>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002eb6:	4b27      	ldr	r3, [pc, #156]	; (8002f54 <HAL_I2C_MspInit+0x144>)
 8002eb8:	2200      	movs	r2, #0
 8002eba:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002ebc:	4b25      	ldr	r3, [pc, #148]	; (8002f54 <HAL_I2C_MspInit+0x144>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002ec2:	4b24      	ldr	r3, [pc, #144]	; (8002f54 <HAL_I2C_MspInit+0x144>)
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002ec8:	4b22      	ldr	r3, [pc, #136]	; (8002f54 <HAL_I2C_MspInit+0x144>)
 8002eca:	0018      	movs	r0, r3
 8002ecc:	f000 fb8c 	bl	80035e8 <HAL_DMA_Init>
 8002ed0:	1e03      	subs	r3, r0, #0
 8002ed2:	d001      	beq.n	8002ed8 <HAL_I2C_MspInit+0xc8>
    {
      Error_Handler();
 8002ed4:	f7ff fd7c 	bl	80029d0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	4a1e      	ldr	r2, [pc, #120]	; (8002f54 <HAL_I2C_MspInit+0x144>)
 8002edc:	63da      	str	r2, [r3, #60]	; 0x3c
 8002ede:	4b1d      	ldr	r3, [pc, #116]	; (8002f54 <HAL_I2C_MspInit+0x144>)
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	625a      	str	r2, [r3, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8002ee4:	4b1d      	ldr	r3, [pc, #116]	; (8002f5c <HAL_I2C_MspInit+0x14c>)
 8002ee6:	4a1e      	ldr	r2, [pc, #120]	; (8002f60 <HAL_I2C_MspInit+0x150>)
 8002ee8:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002eea:	4b1c      	ldr	r3, [pc, #112]	; (8002f5c <HAL_I2C_MspInit+0x14c>)
 8002eec:	2210      	movs	r2, #16
 8002eee:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ef0:	4b1a      	ldr	r3, [pc, #104]	; (8002f5c <HAL_I2C_MspInit+0x14c>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ef6:	4b19      	ldr	r3, [pc, #100]	; (8002f5c <HAL_I2C_MspInit+0x14c>)
 8002ef8:	2280      	movs	r2, #128	; 0x80
 8002efa:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002efc:	4b17      	ldr	r3, [pc, #92]	; (8002f5c <HAL_I2C_MspInit+0x14c>)
 8002efe:	2200      	movs	r2, #0
 8002f00:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f02:	4b16      	ldr	r3, [pc, #88]	; (8002f5c <HAL_I2C_MspInit+0x14c>)
 8002f04:	2200      	movs	r2, #0
 8002f06:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002f08:	4b14      	ldr	r3, [pc, #80]	; (8002f5c <HAL_I2C_MspInit+0x14c>)
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002f0e:	4b13      	ldr	r3, [pc, #76]	; (8002f5c <HAL_I2C_MspInit+0x14c>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002f14:	4b11      	ldr	r3, [pc, #68]	; (8002f5c <HAL_I2C_MspInit+0x14c>)
 8002f16:	0018      	movs	r0, r3
 8002f18:	f000 fb66 	bl	80035e8 <HAL_DMA_Init>
 8002f1c:	1e03      	subs	r3, r0, #0
 8002f1e:	d001      	beq.n	8002f24 <HAL_I2C_MspInit+0x114>
    {
      Error_Handler();
 8002f20:	f7ff fd56 	bl	80029d0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	4a0d      	ldr	r2, [pc, #52]	; (8002f5c <HAL_I2C_MspInit+0x14c>)
 8002f28:	639a      	str	r2, [r3, #56]	; 0x38
 8002f2a:	4b0c      	ldr	r3, [pc, #48]	; (8002f5c <HAL_I2C_MspInit+0x14c>)
 8002f2c:	687a      	ldr	r2, [r7, #4]
 8002f2e:	625a      	str	r2, [r3, #36]	; 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8002f30:	2200      	movs	r2, #0
 8002f32:	2100      	movs	r1, #0
 8002f34:	2017      	movs	r0, #23
 8002f36:	f000 fb25 	bl	8003584 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8002f3a:	2017      	movs	r0, #23
 8002f3c:	f000 fb37 	bl	80035ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002f40:	46c0      	nop			; (mov r8, r8)
 8002f42:	46bd      	mov	sp, r7
 8002f44:	b00b      	add	sp, #44	; 0x2c
 8002f46:	bd90      	pop	{r4, r7, pc}
 8002f48:	40005400 	.word	0x40005400
 8002f4c:	40021000 	.word	0x40021000
 8002f50:	48000400 	.word	0x48000400
 8002f54:	200000d0 	.word	0x200000d0
 8002f58:	40020030 	.word	0x40020030
 8002f5c:	20000114 	.word	0x20000114
 8002f60:	4002001c 	.word	0x4002001c

08002f64 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a06      	ldr	r2, [pc, #24]	; (8002f8c <HAL_RTC_MspInit+0x28>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d106      	bne.n	8002f84 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002f76:	4b06      	ldr	r3, [pc, #24]	; (8002f90 <HAL_RTC_MspInit+0x2c>)
 8002f78:	6a1a      	ldr	r2, [r3, #32]
 8002f7a:	4b05      	ldr	r3, [pc, #20]	; (8002f90 <HAL_RTC_MspInit+0x2c>)
 8002f7c:	2180      	movs	r1, #128	; 0x80
 8002f7e:	0209      	lsls	r1, r1, #8
 8002f80:	430a      	orrs	r2, r1
 8002f82:	621a      	str	r2, [r3, #32]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002f84:	46c0      	nop			; (mov r8, r8)
 8002f86:	46bd      	mov	sp, r7
 8002f88:	b002      	add	sp, #8
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	40002800 	.word	0x40002800
 8002f90:	40021000 	.word	0x40021000

08002f94 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a0d      	ldr	r2, [pc, #52]	; (8002fd8 <HAL_TIM_Base_MspInit+0x44>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d113      	bne.n	8002fce <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002fa6:	4b0d      	ldr	r3, [pc, #52]	; (8002fdc <HAL_TIM_Base_MspInit+0x48>)
 8002fa8:	69da      	ldr	r2, [r3, #28]
 8002faa:	4b0c      	ldr	r3, [pc, #48]	; (8002fdc <HAL_TIM_Base_MspInit+0x48>)
 8002fac:	2110      	movs	r1, #16
 8002fae:	430a      	orrs	r2, r1
 8002fb0:	61da      	str	r2, [r3, #28]
 8002fb2:	4b0a      	ldr	r3, [pc, #40]	; (8002fdc <HAL_TIM_Base_MspInit+0x48>)
 8002fb4:	69db      	ldr	r3, [r3, #28]
 8002fb6:	2210      	movs	r2, #16
 8002fb8:	4013      	ands	r3, r2
 8002fba:	60fb      	str	r3, [r7, #12]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	2100      	movs	r1, #0
 8002fc2:	2011      	movs	r0, #17
 8002fc4:	f000 fade 	bl	8003584 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8002fc8:	2011      	movs	r0, #17
 8002fca:	f000 faf0 	bl	80035ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002fce:	46c0      	nop			; (mov r8, r8)
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	b004      	add	sp, #16
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	46c0      	nop			; (mov r8, r8)
 8002fd8:	40001000 	.word	0x40001000
 8002fdc:	40021000 	.word	0x40021000

08002fe0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002fe0:	b590      	push	{r4, r7, lr}
 8002fe2:	b08b      	sub	sp, #44	; 0x2c
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fe8:	2414      	movs	r4, #20
 8002fea:	193b      	adds	r3, r7, r4
 8002fec:	0018      	movs	r0, r3
 8002fee:	2314      	movs	r3, #20
 8002ff0:	001a      	movs	r2, r3
 8002ff2:	2100      	movs	r1, #0
 8002ff4:	f005 fa41 	bl	800847a <memset>
  if(huart->Instance==USART2)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a47      	ldr	r2, [pc, #284]	; (800311c <HAL_UART_MspInit+0x13c>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d000      	beq.n	8003004 <HAL_UART_MspInit+0x24>
 8003002:	e086      	b.n	8003112 <HAL_UART_MspInit+0x132>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003004:	4b46      	ldr	r3, [pc, #280]	; (8003120 <HAL_UART_MspInit+0x140>)
 8003006:	69da      	ldr	r2, [r3, #28]
 8003008:	4b45      	ldr	r3, [pc, #276]	; (8003120 <HAL_UART_MspInit+0x140>)
 800300a:	2180      	movs	r1, #128	; 0x80
 800300c:	0289      	lsls	r1, r1, #10
 800300e:	430a      	orrs	r2, r1
 8003010:	61da      	str	r2, [r3, #28]
 8003012:	4b43      	ldr	r3, [pc, #268]	; (8003120 <HAL_UART_MspInit+0x140>)
 8003014:	69da      	ldr	r2, [r3, #28]
 8003016:	2380      	movs	r3, #128	; 0x80
 8003018:	029b      	lsls	r3, r3, #10
 800301a:	4013      	ands	r3, r2
 800301c:	613b      	str	r3, [r7, #16]
 800301e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003020:	4b3f      	ldr	r3, [pc, #252]	; (8003120 <HAL_UART_MspInit+0x140>)
 8003022:	695a      	ldr	r2, [r3, #20]
 8003024:	4b3e      	ldr	r3, [pc, #248]	; (8003120 <HAL_UART_MspInit+0x140>)
 8003026:	2180      	movs	r1, #128	; 0x80
 8003028:	0289      	lsls	r1, r1, #10
 800302a:	430a      	orrs	r2, r1
 800302c:	615a      	str	r2, [r3, #20]
 800302e:	4b3c      	ldr	r3, [pc, #240]	; (8003120 <HAL_UART_MspInit+0x140>)
 8003030:	695a      	ldr	r2, [r3, #20]
 8003032:	2380      	movs	r3, #128	; 0x80
 8003034:	029b      	lsls	r3, r3, #10
 8003036:	4013      	ands	r3, r2
 8003038:	60fb      	str	r3, [r7, #12]
 800303a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800303c:	0021      	movs	r1, r4
 800303e:	187b      	adds	r3, r7, r1
 8003040:	220c      	movs	r2, #12
 8003042:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003044:	187b      	adds	r3, r7, r1
 8003046:	2202      	movs	r2, #2
 8003048:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800304a:	187b      	adds	r3, r7, r1
 800304c:	2200      	movs	r2, #0
 800304e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003050:	187b      	adds	r3, r7, r1
 8003052:	2203      	movs	r2, #3
 8003054:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003056:	187b      	adds	r3, r7, r1
 8003058:	2201      	movs	r2, #1
 800305a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800305c:	187a      	adds	r2, r7, r1
 800305e:	2390      	movs	r3, #144	; 0x90
 8003060:	05db      	lsls	r3, r3, #23
 8003062:	0011      	movs	r1, r2
 8003064:	0018      	movs	r0, r3
 8003066:	f000 fce1 	bl	8003a2c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 800306a:	4b2e      	ldr	r3, [pc, #184]	; (8003124 <HAL_UART_MspInit+0x144>)
 800306c:	4a2e      	ldr	r2, [pc, #184]	; (8003128 <HAL_UART_MspInit+0x148>)
 800306e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003070:	4b2c      	ldr	r3, [pc, #176]	; (8003124 <HAL_UART_MspInit+0x144>)
 8003072:	2200      	movs	r2, #0
 8003074:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003076:	4b2b      	ldr	r3, [pc, #172]	; (8003124 <HAL_UART_MspInit+0x144>)
 8003078:	2200      	movs	r2, #0
 800307a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800307c:	4b29      	ldr	r3, [pc, #164]	; (8003124 <HAL_UART_MspInit+0x144>)
 800307e:	2280      	movs	r2, #128	; 0x80
 8003080:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003082:	4b28      	ldr	r3, [pc, #160]	; (8003124 <HAL_UART_MspInit+0x144>)
 8003084:	2200      	movs	r2, #0
 8003086:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003088:	4b26      	ldr	r3, [pc, #152]	; (8003124 <HAL_UART_MspInit+0x144>)
 800308a:	2200      	movs	r2, #0
 800308c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800308e:	4b25      	ldr	r3, [pc, #148]	; (8003124 <HAL_UART_MspInit+0x144>)
 8003090:	2200      	movs	r2, #0
 8003092:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003094:	4b23      	ldr	r3, [pc, #140]	; (8003124 <HAL_UART_MspInit+0x144>)
 8003096:	2200      	movs	r2, #0
 8003098:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800309a:	4b22      	ldr	r3, [pc, #136]	; (8003124 <HAL_UART_MspInit+0x144>)
 800309c:	0018      	movs	r0, r3
 800309e:	f000 faa3 	bl	80035e8 <HAL_DMA_Init>
 80030a2:	1e03      	subs	r3, r0, #0
 80030a4:	d001      	beq.n	80030aa <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80030a6:	f7ff fc93 	bl	80029d0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a1d      	ldr	r2, [pc, #116]	; (8003124 <HAL_UART_MspInit+0x144>)
 80030ae:	675a      	str	r2, [r3, #116]	; 0x74
 80030b0:	4b1c      	ldr	r3, [pc, #112]	; (8003124 <HAL_UART_MspInit+0x144>)
 80030b2:	687a      	ldr	r2, [r7, #4]
 80030b4:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 80030b6:	4b1d      	ldr	r3, [pc, #116]	; (800312c <HAL_UART_MspInit+0x14c>)
 80030b8:	4a1d      	ldr	r2, [pc, #116]	; (8003130 <HAL_UART_MspInit+0x150>)
 80030ba:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80030bc:	4b1b      	ldr	r3, [pc, #108]	; (800312c <HAL_UART_MspInit+0x14c>)
 80030be:	2210      	movs	r2, #16
 80030c0:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80030c2:	4b1a      	ldr	r3, [pc, #104]	; (800312c <HAL_UART_MspInit+0x14c>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80030c8:	4b18      	ldr	r3, [pc, #96]	; (800312c <HAL_UART_MspInit+0x14c>)
 80030ca:	2280      	movs	r2, #128	; 0x80
 80030cc:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80030ce:	4b17      	ldr	r3, [pc, #92]	; (800312c <HAL_UART_MspInit+0x14c>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80030d4:	4b15      	ldr	r3, [pc, #84]	; (800312c <HAL_UART_MspInit+0x14c>)
 80030d6:	2200      	movs	r2, #0
 80030d8:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80030da:	4b14      	ldr	r3, [pc, #80]	; (800312c <HAL_UART_MspInit+0x14c>)
 80030dc:	2200      	movs	r2, #0
 80030de:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80030e0:	4b12      	ldr	r3, [pc, #72]	; (800312c <HAL_UART_MspInit+0x14c>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80030e6:	4b11      	ldr	r3, [pc, #68]	; (800312c <HAL_UART_MspInit+0x14c>)
 80030e8:	0018      	movs	r0, r3
 80030ea:	f000 fa7d 	bl	80035e8 <HAL_DMA_Init>
 80030ee:	1e03      	subs	r3, r0, #0
 80030f0:	d001      	beq.n	80030f6 <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 80030f2:	f7ff fc6d 	bl	80029d0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a0c      	ldr	r2, [pc, #48]	; (800312c <HAL_UART_MspInit+0x14c>)
 80030fa:	671a      	str	r2, [r3, #112]	; 0x70
 80030fc:	4b0b      	ldr	r3, [pc, #44]	; (800312c <HAL_UART_MspInit+0x14c>)
 80030fe:	687a      	ldr	r2, [r7, #4]
 8003100:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003102:	2200      	movs	r2, #0
 8003104:	2100      	movs	r1, #0
 8003106:	201c      	movs	r0, #28
 8003108:	f000 fa3c 	bl	8003584 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800310c:	201c      	movs	r0, #28
 800310e:	f000 fa4e 	bl	80035ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003112:	46c0      	nop			; (mov r8, r8)
 8003114:	46bd      	mov	sp, r7
 8003116:	b00b      	add	sp, #44	; 0x2c
 8003118:	bd90      	pop	{r4, r7, pc}
 800311a:	46c0      	nop			; (mov r8, r8)
 800311c:	40004400 	.word	0x40004400
 8003120:	40021000 	.word	0x40021000
 8003124:	20000248 	.word	0x20000248
 8003128:	40020058 	.word	0x40020058
 800312c:	2000028c 	.word	0x2000028c
 8003130:	40020044 	.word	0x40020044

08003134 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003138:	e7fe      	b.n	8003138 <NMI_Handler+0x4>

0800313a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800313a:	b580      	push	{r7, lr}
 800313c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800313e:	e7fe      	b.n	800313e <HardFault_Handler+0x4>

08003140 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003144:	46c0      	nop			; (mov r8, r8)
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}

0800314a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800314a:	b580      	push	{r7, lr}
 800314c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800314e:	46c0      	nop			; (mov r8, r8)
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}

08003154 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003158:	f000 f928 	bl	80033ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800315c:	46c0      	nop			; (mov r8, r8)
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
	...

08003164 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8003168:	4b05      	ldr	r3, [pc, #20]	; (8003180 <DMA1_Channel2_3_IRQHandler+0x1c>)
 800316a:	0018      	movs	r0, r3
 800316c:	f000 fb67 	bl	800383e <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8003170:	4b04      	ldr	r3, [pc, #16]	; (8003184 <DMA1_Channel2_3_IRQHandler+0x20>)
 8003172:	0018      	movs	r0, r3
 8003174:	f000 fb63 	bl	800383e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8003178:	46c0      	nop			; (mov r8, r8)
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	46c0      	nop			; (mov r8, r8)
 8003180:	20000114 	.word	0x20000114
 8003184:	200000d0 	.word	0x200000d0

08003188 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800318c:	4b05      	ldr	r3, [pc, #20]	; (80031a4 <DMA1_Channel4_5_IRQHandler+0x1c>)
 800318e:	0018      	movs	r0, r3
 8003190:	f000 fb55 	bl	800383e <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003194:	4b04      	ldr	r3, [pc, #16]	; (80031a8 <DMA1_Channel4_5_IRQHandler+0x20>)
 8003196:	0018      	movs	r0, r3
 8003198:	f000 fb51 	bl	800383e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 800319c:	46c0      	nop			; (mov r8, r8)
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	46c0      	nop			; (mov r8, r8)
 80031a4:	2000028c 	.word	0x2000028c
 80031a8:	20000248 	.word	0x20000248

080031ac <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80031b0:	4b03      	ldr	r3, [pc, #12]	; (80031c0 <TIM6_IRQHandler+0x14>)
 80031b2:	0018      	movs	r0, r3
 80031b4:	f003 fc81 	bl	8006aba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80031b8:	46c0      	nop			; (mov r8, r8)
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	46c0      	nop			; (mov r8, r8)
 80031c0:	20000178 	.word	0x20000178

080031c4 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 global interrupt.
  */
void I2C1_IRQHandler(void)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 80031c8:	4b09      	ldr	r3, [pc, #36]	; (80031f0 <I2C1_IRQHandler+0x2c>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	699a      	ldr	r2, [r3, #24]
 80031ce:	23e0      	movs	r3, #224	; 0xe0
 80031d0:	00db      	lsls	r3, r3, #3
 80031d2:	4013      	ands	r3, r2
 80031d4:	d004      	beq.n	80031e0 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 80031d6:	4b06      	ldr	r3, [pc, #24]	; (80031f0 <I2C1_IRQHandler+0x2c>)
 80031d8:	0018      	movs	r0, r3
 80031da:	f000 ff6b 	bl	80040b4 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 80031de:	e003      	b.n	80031e8 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 80031e0:	4b03      	ldr	r3, [pc, #12]	; (80031f0 <I2C1_IRQHandler+0x2c>)
 80031e2:	0018      	movs	r0, r3
 80031e4:	f000 ff4c 	bl	8004080 <HAL_I2C_EV_IRQHandler>
}
 80031e8:	46c0      	nop			; (mov r8, r8)
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	46c0      	nop			; (mov r8, r8)
 80031f0:	2000007c 	.word	0x2000007c

080031f4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80031f8:	4b03      	ldr	r3, [pc, #12]	; (8003208 <USART2_IRQHandler+0x14>)
 80031fa:	0018      	movs	r0, r3
 80031fc:	f003 fe6e 	bl	8006edc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003200:	46c0      	nop			; (mov r8, r8)
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	46c0      	nop			; (mov r8, r8)
 8003208:	200001c0 	.word	0x200001c0

0800320c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	af00      	add	r7, sp, #0
	return 1;
 8003210:	2301      	movs	r3, #1
}
 8003212:	0018      	movs	r0, r3
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}

08003218 <_kill>:

int _kill(int pid, int sig)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
 8003220:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003222:	f005 f99d 	bl	8008560 <__errno>
 8003226:	0003      	movs	r3, r0
 8003228:	2216      	movs	r2, #22
 800322a:	601a      	str	r2, [r3, #0]
	return -1;
 800322c:	2301      	movs	r3, #1
 800322e:	425b      	negs	r3, r3
}
 8003230:	0018      	movs	r0, r3
 8003232:	46bd      	mov	sp, r7
 8003234:	b002      	add	sp, #8
 8003236:	bd80      	pop	{r7, pc}

08003238 <_exit>:

void _exit (int status)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003240:	2301      	movs	r3, #1
 8003242:	425a      	negs	r2, r3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	0011      	movs	r1, r2
 8003248:	0018      	movs	r0, r3
 800324a:	f7ff ffe5 	bl	8003218 <_kill>
	while (1) {}		/* Make sure we hang here */
 800324e:	e7fe      	b.n	800324e <_exit+0x16>

08003250 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b086      	sub	sp, #24
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003258:	4a14      	ldr	r2, [pc, #80]	; (80032ac <_sbrk+0x5c>)
 800325a:	4b15      	ldr	r3, [pc, #84]	; (80032b0 <_sbrk+0x60>)
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003264:	4b13      	ldr	r3, [pc, #76]	; (80032b4 <_sbrk+0x64>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d102      	bne.n	8003272 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800326c:	4b11      	ldr	r3, [pc, #68]	; (80032b4 <_sbrk+0x64>)
 800326e:	4a12      	ldr	r2, [pc, #72]	; (80032b8 <_sbrk+0x68>)
 8003270:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003272:	4b10      	ldr	r3, [pc, #64]	; (80032b4 <_sbrk+0x64>)
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	18d3      	adds	r3, r2, r3
 800327a:	693a      	ldr	r2, [r7, #16]
 800327c:	429a      	cmp	r2, r3
 800327e:	d207      	bcs.n	8003290 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003280:	f005 f96e 	bl	8008560 <__errno>
 8003284:	0003      	movs	r3, r0
 8003286:	220c      	movs	r2, #12
 8003288:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800328a:	2301      	movs	r3, #1
 800328c:	425b      	negs	r3, r3
 800328e:	e009      	b.n	80032a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003290:	4b08      	ldr	r3, [pc, #32]	; (80032b4 <_sbrk+0x64>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003296:	4b07      	ldr	r3, [pc, #28]	; (80032b4 <_sbrk+0x64>)
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	18d2      	adds	r2, r2, r3
 800329e:	4b05      	ldr	r3, [pc, #20]	; (80032b4 <_sbrk+0x64>)
 80032a0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80032a2:	68fb      	ldr	r3, [r7, #12]
}
 80032a4:	0018      	movs	r0, r3
 80032a6:	46bd      	mov	sp, r7
 80032a8:	b006      	add	sp, #24
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	20002000 	.word	0x20002000
 80032b0:	00000400 	.word	0x00000400
 80032b4:	200002d0 	.word	0x200002d0
 80032b8:	20000428 	.word	0x20000428

080032bc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80032c0:	46c0      	nop			; (mov r8, r8)
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
	...

080032c8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80032c8:	480d      	ldr	r0, [pc, #52]	; (8003300 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80032ca:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80032cc:	f7ff fff6 	bl	80032bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80032d0:	480c      	ldr	r0, [pc, #48]	; (8003304 <LoopForever+0x6>)
  ldr r1, =_edata
 80032d2:	490d      	ldr	r1, [pc, #52]	; (8003308 <LoopForever+0xa>)
  ldr r2, =_sidata
 80032d4:	4a0d      	ldr	r2, [pc, #52]	; (800330c <LoopForever+0xe>)
  movs r3, #0
 80032d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80032d8:	e002      	b.n	80032e0 <LoopCopyDataInit>

080032da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80032da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80032dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80032de:	3304      	adds	r3, #4

080032e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032e4:	d3f9      	bcc.n	80032da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032e6:	4a0a      	ldr	r2, [pc, #40]	; (8003310 <LoopForever+0x12>)
  ldr r4, =_ebss
 80032e8:	4c0a      	ldr	r4, [pc, #40]	; (8003314 <LoopForever+0x16>)
  movs r3, #0
 80032ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032ec:	e001      	b.n	80032f2 <LoopFillZerobss>

080032ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032f0:	3204      	adds	r2, #4

080032f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032f4:	d3fb      	bcc.n	80032ee <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80032f6:	f005 f939 	bl	800856c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80032fa:	f7fe fee1 	bl	80020c0 <main>

080032fe <LoopForever>:

LoopForever:
    b LoopForever
 80032fe:	e7fe      	b.n	80032fe <LoopForever>
  ldr   r0, =_estack
 8003300:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003304:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003308:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800330c:	08008a70 	.word	0x08008a70
  ldr r2, =_sbss
 8003310:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8003314:	20000424 	.word	0x20000424

08003318 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003318:	e7fe      	b.n	8003318 <ADC1_IRQHandler>
	...

0800331c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003320:	4b07      	ldr	r3, [pc, #28]	; (8003340 <HAL_Init+0x24>)
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	4b06      	ldr	r3, [pc, #24]	; (8003340 <HAL_Init+0x24>)
 8003326:	2110      	movs	r1, #16
 8003328:	430a      	orrs	r2, r1
 800332a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800332c:	2000      	movs	r0, #0
 800332e:	f000 f809 	bl	8003344 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003332:	f7ff fd49 	bl	8002dc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003336:	2300      	movs	r3, #0
}
 8003338:	0018      	movs	r0, r3
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	46c0      	nop			; (mov r8, r8)
 8003340:	40022000 	.word	0x40022000

08003344 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003344:	b590      	push	{r4, r7, lr}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800334c:	4b14      	ldr	r3, [pc, #80]	; (80033a0 <HAL_InitTick+0x5c>)
 800334e:	681c      	ldr	r4, [r3, #0]
 8003350:	4b14      	ldr	r3, [pc, #80]	; (80033a4 <HAL_InitTick+0x60>)
 8003352:	781b      	ldrb	r3, [r3, #0]
 8003354:	0019      	movs	r1, r3
 8003356:	23fa      	movs	r3, #250	; 0xfa
 8003358:	0098      	lsls	r0, r3, #2
 800335a:	f7fc fedd 	bl	8000118 <__udivsi3>
 800335e:	0003      	movs	r3, r0
 8003360:	0019      	movs	r1, r3
 8003362:	0020      	movs	r0, r4
 8003364:	f7fc fed8 	bl	8000118 <__udivsi3>
 8003368:	0003      	movs	r3, r0
 800336a:	0018      	movs	r0, r3
 800336c:	f000 f92f 	bl	80035ce <HAL_SYSTICK_Config>
 8003370:	1e03      	subs	r3, r0, #0
 8003372:	d001      	beq.n	8003378 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	e00f      	b.n	8003398 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2b03      	cmp	r3, #3
 800337c:	d80b      	bhi.n	8003396 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800337e:	6879      	ldr	r1, [r7, #4]
 8003380:	2301      	movs	r3, #1
 8003382:	425b      	negs	r3, r3
 8003384:	2200      	movs	r2, #0
 8003386:	0018      	movs	r0, r3
 8003388:	f000 f8fc 	bl	8003584 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800338c:	4b06      	ldr	r3, [pc, #24]	; (80033a8 <HAL_InitTick+0x64>)
 800338e:	687a      	ldr	r2, [r7, #4]
 8003390:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8003392:	2300      	movs	r3, #0
 8003394:	e000      	b.n	8003398 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
}
 8003398:	0018      	movs	r0, r3
 800339a:	46bd      	mov	sp, r7
 800339c:	b003      	add	sp, #12
 800339e:	bd90      	pop	{r4, r7, pc}
 80033a0:	20000000 	.word	0x20000000
 80033a4:	20000008 	.word	0x20000008
 80033a8:	20000004 	.word	0x20000004

080033ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033b0:	4b05      	ldr	r3, [pc, #20]	; (80033c8 <HAL_IncTick+0x1c>)
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	001a      	movs	r2, r3
 80033b6:	4b05      	ldr	r3, [pc, #20]	; (80033cc <HAL_IncTick+0x20>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	18d2      	adds	r2, r2, r3
 80033bc:	4b03      	ldr	r3, [pc, #12]	; (80033cc <HAL_IncTick+0x20>)
 80033be:	601a      	str	r2, [r3, #0]
}
 80033c0:	46c0      	nop			; (mov r8, r8)
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	46c0      	nop			; (mov r8, r8)
 80033c8:	20000008 	.word	0x20000008
 80033cc:	200002d4 	.word	0x200002d4

080033d0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
  return uwTick;
 80033d4:	4b02      	ldr	r3, [pc, #8]	; (80033e0 <HAL_GetTick+0x10>)
 80033d6:	681b      	ldr	r3, [r3, #0]
}
 80033d8:	0018      	movs	r0, r3
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	46c0      	nop			; (mov r8, r8)
 80033e0:	200002d4 	.word	0x200002d4

080033e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b084      	sub	sp, #16
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033ec:	f7ff fff0 	bl	80033d0 <HAL_GetTick>
 80033f0:	0003      	movs	r3, r0
 80033f2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	3301      	adds	r3, #1
 80033fc:	d005      	beq.n	800340a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033fe:	4b0a      	ldr	r3, [pc, #40]	; (8003428 <HAL_Delay+0x44>)
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	001a      	movs	r2, r3
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	189b      	adds	r3, r3, r2
 8003408:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800340a:	46c0      	nop			; (mov r8, r8)
 800340c:	f7ff ffe0 	bl	80033d0 <HAL_GetTick>
 8003410:	0002      	movs	r2, r0
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	68fa      	ldr	r2, [r7, #12]
 8003418:	429a      	cmp	r2, r3
 800341a:	d8f7      	bhi.n	800340c <HAL_Delay+0x28>
  {
  }
}
 800341c:	46c0      	nop			; (mov r8, r8)
 800341e:	46c0      	nop			; (mov r8, r8)
 8003420:	46bd      	mov	sp, r7
 8003422:	b004      	add	sp, #16
 8003424:	bd80      	pop	{r7, pc}
 8003426:	46c0      	nop			; (mov r8, r8)
 8003428:	20000008 	.word	0x20000008

0800342c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	0002      	movs	r2, r0
 8003434:	1dfb      	adds	r3, r7, #7
 8003436:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003438:	1dfb      	adds	r3, r7, #7
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	2b7f      	cmp	r3, #127	; 0x7f
 800343e:	d809      	bhi.n	8003454 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003440:	1dfb      	adds	r3, r7, #7
 8003442:	781b      	ldrb	r3, [r3, #0]
 8003444:	001a      	movs	r2, r3
 8003446:	231f      	movs	r3, #31
 8003448:	401a      	ands	r2, r3
 800344a:	4b04      	ldr	r3, [pc, #16]	; (800345c <__NVIC_EnableIRQ+0x30>)
 800344c:	2101      	movs	r1, #1
 800344e:	4091      	lsls	r1, r2
 8003450:	000a      	movs	r2, r1
 8003452:	601a      	str	r2, [r3, #0]
  }
}
 8003454:	46c0      	nop			; (mov r8, r8)
 8003456:	46bd      	mov	sp, r7
 8003458:	b002      	add	sp, #8
 800345a:	bd80      	pop	{r7, pc}
 800345c:	e000e100 	.word	0xe000e100

08003460 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003460:	b590      	push	{r4, r7, lr}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	0002      	movs	r2, r0
 8003468:	6039      	str	r1, [r7, #0]
 800346a:	1dfb      	adds	r3, r7, #7
 800346c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800346e:	1dfb      	adds	r3, r7, #7
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	2b7f      	cmp	r3, #127	; 0x7f
 8003474:	d828      	bhi.n	80034c8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003476:	4a2f      	ldr	r2, [pc, #188]	; (8003534 <__NVIC_SetPriority+0xd4>)
 8003478:	1dfb      	adds	r3, r7, #7
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	b25b      	sxtb	r3, r3
 800347e:	089b      	lsrs	r3, r3, #2
 8003480:	33c0      	adds	r3, #192	; 0xc0
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	589b      	ldr	r3, [r3, r2]
 8003486:	1dfa      	adds	r2, r7, #7
 8003488:	7812      	ldrb	r2, [r2, #0]
 800348a:	0011      	movs	r1, r2
 800348c:	2203      	movs	r2, #3
 800348e:	400a      	ands	r2, r1
 8003490:	00d2      	lsls	r2, r2, #3
 8003492:	21ff      	movs	r1, #255	; 0xff
 8003494:	4091      	lsls	r1, r2
 8003496:	000a      	movs	r2, r1
 8003498:	43d2      	mvns	r2, r2
 800349a:	401a      	ands	r2, r3
 800349c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	019b      	lsls	r3, r3, #6
 80034a2:	22ff      	movs	r2, #255	; 0xff
 80034a4:	401a      	ands	r2, r3
 80034a6:	1dfb      	adds	r3, r7, #7
 80034a8:	781b      	ldrb	r3, [r3, #0]
 80034aa:	0018      	movs	r0, r3
 80034ac:	2303      	movs	r3, #3
 80034ae:	4003      	ands	r3, r0
 80034b0:	00db      	lsls	r3, r3, #3
 80034b2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80034b4:	481f      	ldr	r0, [pc, #124]	; (8003534 <__NVIC_SetPriority+0xd4>)
 80034b6:	1dfb      	adds	r3, r7, #7
 80034b8:	781b      	ldrb	r3, [r3, #0]
 80034ba:	b25b      	sxtb	r3, r3
 80034bc:	089b      	lsrs	r3, r3, #2
 80034be:	430a      	orrs	r2, r1
 80034c0:	33c0      	adds	r3, #192	; 0xc0
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80034c6:	e031      	b.n	800352c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80034c8:	4a1b      	ldr	r2, [pc, #108]	; (8003538 <__NVIC_SetPriority+0xd8>)
 80034ca:	1dfb      	adds	r3, r7, #7
 80034cc:	781b      	ldrb	r3, [r3, #0]
 80034ce:	0019      	movs	r1, r3
 80034d0:	230f      	movs	r3, #15
 80034d2:	400b      	ands	r3, r1
 80034d4:	3b08      	subs	r3, #8
 80034d6:	089b      	lsrs	r3, r3, #2
 80034d8:	3306      	adds	r3, #6
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	18d3      	adds	r3, r2, r3
 80034de:	3304      	adds	r3, #4
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	1dfa      	adds	r2, r7, #7
 80034e4:	7812      	ldrb	r2, [r2, #0]
 80034e6:	0011      	movs	r1, r2
 80034e8:	2203      	movs	r2, #3
 80034ea:	400a      	ands	r2, r1
 80034ec:	00d2      	lsls	r2, r2, #3
 80034ee:	21ff      	movs	r1, #255	; 0xff
 80034f0:	4091      	lsls	r1, r2
 80034f2:	000a      	movs	r2, r1
 80034f4:	43d2      	mvns	r2, r2
 80034f6:	401a      	ands	r2, r3
 80034f8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	019b      	lsls	r3, r3, #6
 80034fe:	22ff      	movs	r2, #255	; 0xff
 8003500:	401a      	ands	r2, r3
 8003502:	1dfb      	adds	r3, r7, #7
 8003504:	781b      	ldrb	r3, [r3, #0]
 8003506:	0018      	movs	r0, r3
 8003508:	2303      	movs	r3, #3
 800350a:	4003      	ands	r3, r0
 800350c:	00db      	lsls	r3, r3, #3
 800350e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003510:	4809      	ldr	r0, [pc, #36]	; (8003538 <__NVIC_SetPriority+0xd8>)
 8003512:	1dfb      	adds	r3, r7, #7
 8003514:	781b      	ldrb	r3, [r3, #0]
 8003516:	001c      	movs	r4, r3
 8003518:	230f      	movs	r3, #15
 800351a:	4023      	ands	r3, r4
 800351c:	3b08      	subs	r3, #8
 800351e:	089b      	lsrs	r3, r3, #2
 8003520:	430a      	orrs	r2, r1
 8003522:	3306      	adds	r3, #6
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	18c3      	adds	r3, r0, r3
 8003528:	3304      	adds	r3, #4
 800352a:	601a      	str	r2, [r3, #0]
}
 800352c:	46c0      	nop			; (mov r8, r8)
 800352e:	46bd      	mov	sp, r7
 8003530:	b003      	add	sp, #12
 8003532:	bd90      	pop	{r4, r7, pc}
 8003534:	e000e100 	.word	0xe000e100
 8003538:	e000ed00 	.word	0xe000ed00

0800353c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b082      	sub	sp, #8
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	1e5a      	subs	r2, r3, #1
 8003548:	2380      	movs	r3, #128	; 0x80
 800354a:	045b      	lsls	r3, r3, #17
 800354c:	429a      	cmp	r2, r3
 800354e:	d301      	bcc.n	8003554 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003550:	2301      	movs	r3, #1
 8003552:	e010      	b.n	8003576 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003554:	4b0a      	ldr	r3, [pc, #40]	; (8003580 <SysTick_Config+0x44>)
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	3a01      	subs	r2, #1
 800355a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800355c:	2301      	movs	r3, #1
 800355e:	425b      	negs	r3, r3
 8003560:	2103      	movs	r1, #3
 8003562:	0018      	movs	r0, r3
 8003564:	f7ff ff7c 	bl	8003460 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003568:	4b05      	ldr	r3, [pc, #20]	; (8003580 <SysTick_Config+0x44>)
 800356a:	2200      	movs	r2, #0
 800356c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800356e:	4b04      	ldr	r3, [pc, #16]	; (8003580 <SysTick_Config+0x44>)
 8003570:	2207      	movs	r2, #7
 8003572:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003574:	2300      	movs	r3, #0
}
 8003576:	0018      	movs	r0, r3
 8003578:	46bd      	mov	sp, r7
 800357a:	b002      	add	sp, #8
 800357c:	bd80      	pop	{r7, pc}
 800357e:	46c0      	nop			; (mov r8, r8)
 8003580:	e000e010 	.word	0xe000e010

08003584 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003584:	b580      	push	{r7, lr}
 8003586:	b084      	sub	sp, #16
 8003588:	af00      	add	r7, sp, #0
 800358a:	60b9      	str	r1, [r7, #8]
 800358c:	607a      	str	r2, [r7, #4]
 800358e:	210f      	movs	r1, #15
 8003590:	187b      	adds	r3, r7, r1
 8003592:	1c02      	adds	r2, r0, #0
 8003594:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003596:	68ba      	ldr	r2, [r7, #8]
 8003598:	187b      	adds	r3, r7, r1
 800359a:	781b      	ldrb	r3, [r3, #0]
 800359c:	b25b      	sxtb	r3, r3
 800359e:	0011      	movs	r1, r2
 80035a0:	0018      	movs	r0, r3
 80035a2:	f7ff ff5d 	bl	8003460 <__NVIC_SetPriority>
}
 80035a6:	46c0      	nop			; (mov r8, r8)
 80035a8:	46bd      	mov	sp, r7
 80035aa:	b004      	add	sp, #16
 80035ac:	bd80      	pop	{r7, pc}

080035ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035ae:	b580      	push	{r7, lr}
 80035b0:	b082      	sub	sp, #8
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	0002      	movs	r2, r0
 80035b6:	1dfb      	adds	r3, r7, #7
 80035b8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035ba:	1dfb      	adds	r3, r7, #7
 80035bc:	781b      	ldrb	r3, [r3, #0]
 80035be:	b25b      	sxtb	r3, r3
 80035c0:	0018      	movs	r0, r3
 80035c2:	f7ff ff33 	bl	800342c <__NVIC_EnableIRQ>
}
 80035c6:	46c0      	nop			; (mov r8, r8)
 80035c8:	46bd      	mov	sp, r7
 80035ca:	b002      	add	sp, #8
 80035cc:	bd80      	pop	{r7, pc}

080035ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035ce:	b580      	push	{r7, lr}
 80035d0:	b082      	sub	sp, #8
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	0018      	movs	r0, r3
 80035da:	f7ff ffaf 	bl	800353c <SysTick_Config>
 80035de:	0003      	movs	r3, r0
}
 80035e0:	0018      	movs	r0, r3
 80035e2:	46bd      	mov	sp, r7
 80035e4:	b002      	add	sp, #8
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b084      	sub	sp, #16
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80035f0:	2300      	movs	r3, #0
 80035f2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d101      	bne.n	80035fe <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e036      	b.n	800366c <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2221      	movs	r2, #33	; 0x21
 8003602:	2102      	movs	r1, #2
 8003604:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	4a18      	ldr	r2, [pc, #96]	; (8003674 <HAL_DMA_Init+0x8c>)
 8003612:	4013      	ands	r3, r2
 8003614:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800361e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800362a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	695b      	ldr	r3, [r3, #20]
 8003630:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003636:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	69db      	ldr	r3, [r3, #28]
 800363c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800363e:	68fa      	ldr	r2, [r7, #12]
 8003640:	4313      	orrs	r3, r2
 8003642:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	68fa      	ldr	r2, [r7, #12]
 800364a:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	0018      	movs	r0, r3
 8003650:	f000 f9d0 	bl	80039f4 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2221      	movs	r2, #33	; 0x21
 800365e:	2101      	movs	r1, #1
 8003660:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2220      	movs	r2, #32
 8003666:	2100      	movs	r1, #0
 8003668:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800366a:	2300      	movs	r3, #0
}
 800366c:	0018      	movs	r0, r3
 800366e:	46bd      	mov	sp, r7
 8003670:	b004      	add	sp, #16
 8003672:	bd80      	pop	{r7, pc}
 8003674:	ffffc00f 	.word	0xffffc00f

08003678 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b086      	sub	sp, #24
 800367c:	af00      	add	r7, sp, #0
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	60b9      	str	r1, [r7, #8]
 8003682:	607a      	str	r2, [r7, #4]
 8003684:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003686:	2317      	movs	r3, #23
 8003688:	18fb      	adds	r3, r7, r3
 800368a:	2200      	movs	r2, #0
 800368c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2220      	movs	r2, #32
 8003692:	5c9b      	ldrb	r3, [r3, r2]
 8003694:	2b01      	cmp	r3, #1
 8003696:	d101      	bne.n	800369c <HAL_DMA_Start_IT+0x24>
 8003698:	2302      	movs	r3, #2
 800369a:	e04f      	b.n	800373c <HAL_DMA_Start_IT+0xc4>
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2220      	movs	r2, #32
 80036a0:	2101      	movs	r1, #1
 80036a2:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2221      	movs	r2, #33	; 0x21
 80036a8:	5c9b      	ldrb	r3, [r3, r2]
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	d13a      	bne.n	8003726 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2221      	movs	r2, #33	; 0x21
 80036b4:	2102      	movs	r1, #2
 80036b6:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2200      	movs	r2, #0
 80036bc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2101      	movs	r1, #1
 80036ca:	438a      	bics	r2, r1
 80036cc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	687a      	ldr	r2, [r7, #4]
 80036d2:	68b9      	ldr	r1, [r7, #8]
 80036d4:	68f8      	ldr	r0, [r7, #12]
 80036d6:	f000 f960 	bl	800399a <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d008      	beq.n	80036f4 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	210e      	movs	r1, #14
 80036ee:	430a      	orrs	r2, r1
 80036f0:	601a      	str	r2, [r3, #0]
 80036f2:	e00f      	b.n	8003714 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	210a      	movs	r1, #10
 8003700:	430a      	orrs	r2, r1
 8003702:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	2104      	movs	r1, #4
 8003710:	438a      	bics	r2, r1
 8003712:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	2101      	movs	r1, #1
 8003720:	430a      	orrs	r2, r1
 8003722:	601a      	str	r2, [r3, #0]
 8003724:	e007      	b.n	8003736 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2220      	movs	r2, #32
 800372a:	2100      	movs	r1, #0
 800372c:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 800372e:	2317      	movs	r3, #23
 8003730:	18fb      	adds	r3, r7, r3
 8003732:	2202      	movs	r2, #2
 8003734:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8003736:	2317      	movs	r3, #23
 8003738:	18fb      	adds	r3, r7, r3
 800373a:	781b      	ldrb	r3, [r3, #0]
}
 800373c:	0018      	movs	r0, r3
 800373e:	46bd      	mov	sp, r7
 8003740:	b006      	add	sp, #24
 8003742:	bd80      	pop	{r7, pc}

08003744 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b082      	sub	sp, #8
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2221      	movs	r2, #33	; 0x21
 8003750:	5c9b      	ldrb	r3, [r3, r2]
 8003752:	b2db      	uxtb	r3, r3
 8003754:	2b02      	cmp	r3, #2
 8003756:	d008      	beq.n	800376a <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2204      	movs	r2, #4
 800375c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2220      	movs	r2, #32
 8003762:	2100      	movs	r1, #0
 8003764:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e020      	b.n	80037ac <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	210e      	movs	r1, #14
 8003776:	438a      	bics	r2, r1
 8003778:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	2101      	movs	r1, #1
 8003786:	438a      	bics	r2, r1
 8003788:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003792:	2101      	movs	r1, #1
 8003794:	4091      	lsls	r1, r2
 8003796:	000a      	movs	r2, r1
 8003798:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2221      	movs	r2, #33	; 0x21
 800379e:	2101      	movs	r1, #1
 80037a0:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2220      	movs	r2, #32
 80037a6:	2100      	movs	r1, #0
 80037a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80037aa:	2300      	movs	r3, #0
}
 80037ac:	0018      	movs	r0, r3
 80037ae:	46bd      	mov	sp, r7
 80037b0:	b002      	add	sp, #8
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037bc:	210f      	movs	r1, #15
 80037be:	187b      	adds	r3, r7, r1
 80037c0:	2200      	movs	r2, #0
 80037c2:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2221      	movs	r2, #33	; 0x21
 80037c8:	5c9b      	ldrb	r3, [r3, r2]
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	2b02      	cmp	r3, #2
 80037ce:	d006      	beq.n	80037de <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2204      	movs	r2, #4
 80037d4:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 80037d6:	187b      	adds	r3, r7, r1
 80037d8:	2201      	movs	r2, #1
 80037da:	701a      	strb	r2, [r3, #0]
 80037dc:	e028      	b.n	8003830 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	210e      	movs	r1, #14
 80037ea:	438a      	bics	r2, r1
 80037ec:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	2101      	movs	r1, #1
 80037fa:	438a      	bics	r2, r1
 80037fc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003806:	2101      	movs	r1, #1
 8003808:	4091      	lsls	r1, r2
 800380a:	000a      	movs	r2, r1
 800380c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2221      	movs	r2, #33	; 0x21
 8003812:	2101      	movs	r1, #1
 8003814:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2220      	movs	r2, #32
 800381a:	2100      	movs	r1, #0
 800381c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003822:	2b00      	cmp	r3, #0
 8003824:	d004      	beq.n	8003830 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	0010      	movs	r0, r2
 800382e:	4798      	blx	r3
    }
  }
  return status;
 8003830:	230f      	movs	r3, #15
 8003832:	18fb      	adds	r3, r7, r3
 8003834:	781b      	ldrb	r3, [r3, #0]
}
 8003836:	0018      	movs	r0, r3
 8003838:	46bd      	mov	sp, r7
 800383a:	b004      	add	sp, #16
 800383c:	bd80      	pop	{r7, pc}

0800383e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800383e:	b580      	push	{r7, lr}
 8003840:	b084      	sub	sp, #16
 8003842:	af00      	add	r7, sp, #0
 8003844:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385a:	2204      	movs	r2, #4
 800385c:	409a      	lsls	r2, r3
 800385e:	0013      	movs	r3, r2
 8003860:	68fa      	ldr	r2, [r7, #12]
 8003862:	4013      	ands	r3, r2
 8003864:	d024      	beq.n	80038b0 <HAL_DMA_IRQHandler+0x72>
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	2204      	movs	r2, #4
 800386a:	4013      	ands	r3, r2
 800386c:	d020      	beq.n	80038b0 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	2220      	movs	r2, #32
 8003876:	4013      	ands	r3, r2
 8003878:	d107      	bne.n	800388a <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2104      	movs	r1, #4
 8003886:	438a      	bics	r2, r1
 8003888:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003892:	2104      	movs	r1, #4
 8003894:	4091      	lsls	r1, r2
 8003896:	000a      	movs	r2, r1
 8003898:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d100      	bne.n	80038a4 <HAL_DMA_IRQHandler+0x66>
 80038a2:	e06a      	b.n	800397a <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	0010      	movs	r0, r2
 80038ac:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80038ae:	e064      	b.n	800397a <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b4:	2202      	movs	r2, #2
 80038b6:	409a      	lsls	r2, r3
 80038b8:	0013      	movs	r3, r2
 80038ba:	68fa      	ldr	r2, [r7, #12]
 80038bc:	4013      	ands	r3, r2
 80038be:	d02b      	beq.n	8003918 <HAL_DMA_IRQHandler+0xda>
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	2202      	movs	r2, #2
 80038c4:	4013      	ands	r3, r2
 80038c6:	d027      	beq.n	8003918 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2220      	movs	r2, #32
 80038d0:	4013      	ands	r3, r2
 80038d2:	d10b      	bne.n	80038ec <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	210a      	movs	r1, #10
 80038e0:	438a      	bics	r2, r1
 80038e2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2221      	movs	r2, #33	; 0x21
 80038e8:	2101      	movs	r1, #1
 80038ea:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038f4:	2102      	movs	r1, #2
 80038f6:	4091      	lsls	r1, r2
 80038f8:	000a      	movs	r2, r1
 80038fa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2220      	movs	r2, #32
 8003900:	2100      	movs	r1, #0
 8003902:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003908:	2b00      	cmp	r3, #0
 800390a:	d036      	beq.n	800397a <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003910:	687a      	ldr	r2, [r7, #4]
 8003912:	0010      	movs	r0, r2
 8003914:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003916:	e030      	b.n	800397a <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800391c:	2208      	movs	r2, #8
 800391e:	409a      	lsls	r2, r3
 8003920:	0013      	movs	r3, r2
 8003922:	68fa      	ldr	r2, [r7, #12]
 8003924:	4013      	ands	r3, r2
 8003926:	d028      	beq.n	800397a <HAL_DMA_IRQHandler+0x13c>
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	2208      	movs	r2, #8
 800392c:	4013      	ands	r3, r2
 800392e:	d024      	beq.n	800397a <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	210e      	movs	r1, #14
 800393c:	438a      	bics	r2, r1
 800393e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003948:	2101      	movs	r1, #1
 800394a:	4091      	lsls	r1, r2
 800394c:	000a      	movs	r2, r1
 800394e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2201      	movs	r2, #1
 8003954:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2221      	movs	r2, #33	; 0x21
 800395a:	2101      	movs	r1, #1
 800395c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2220      	movs	r2, #32
 8003962:	2100      	movs	r1, #0
 8003964:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800396a:	2b00      	cmp	r3, #0
 800396c:	d005      	beq.n	800397a <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	0010      	movs	r0, r2
 8003976:	4798      	blx	r3
    }
  }
}
 8003978:	e7ff      	b.n	800397a <HAL_DMA_IRQHandler+0x13c>
 800397a:	46c0      	nop			; (mov r8, r8)
 800397c:	46bd      	mov	sp, r7
 800397e:	b004      	add	sp, #16
 8003980:	bd80      	pop	{r7, pc}

08003982 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003982:	b580      	push	{r7, lr}
 8003984:	b082      	sub	sp, #8
 8003986:	af00      	add	r7, sp, #0
 8003988:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2221      	movs	r2, #33	; 0x21
 800398e:	5c9b      	ldrb	r3, [r3, r2]
 8003990:	b2db      	uxtb	r3, r3
}
 8003992:	0018      	movs	r0, r3
 8003994:	46bd      	mov	sp, r7
 8003996:	b002      	add	sp, #8
 8003998:	bd80      	pop	{r7, pc}

0800399a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800399a:	b580      	push	{r7, lr}
 800399c:	b084      	sub	sp, #16
 800399e:	af00      	add	r7, sp, #0
 80039a0:	60f8      	str	r0, [r7, #12]
 80039a2:	60b9      	str	r1, [r7, #8]
 80039a4:	607a      	str	r2, [r7, #4]
 80039a6:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039b0:	2101      	movs	r1, #1
 80039b2:	4091      	lsls	r1, r2
 80039b4:	000a      	movs	r2, r1
 80039b6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	683a      	ldr	r2, [r7, #0]
 80039be:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	2b10      	cmp	r3, #16
 80039c6:	d108      	bne.n	80039da <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	687a      	ldr	r2, [r7, #4]
 80039ce:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	68ba      	ldr	r2, [r7, #8]
 80039d6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80039d8:	e007      	b.n	80039ea <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	68ba      	ldr	r2, [r7, #8]
 80039e0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	60da      	str	r2, [r3, #12]
}
 80039ea:	46c0      	nop			; (mov r8, r8)
 80039ec:	46bd      	mov	sp, r7
 80039ee:	b004      	add	sp, #16
 80039f0:	bd80      	pop	{r7, pc}
	...

080039f4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a08      	ldr	r2, [pc, #32]	; (8003a24 <DMA_CalcBaseAndBitshift+0x30>)
 8003a02:	4694      	mov	ip, r2
 8003a04:	4463      	add	r3, ip
 8003a06:	2114      	movs	r1, #20
 8003a08:	0018      	movs	r0, r3
 8003a0a:	f7fc fb85 	bl	8000118 <__udivsi3>
 8003a0e:	0003      	movs	r3, r0
 8003a10:	009a      	lsls	r2, r3, #2
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a03      	ldr	r2, [pc, #12]	; (8003a28 <DMA_CalcBaseAndBitshift+0x34>)
 8003a1a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8003a1c:	46c0      	nop			; (mov r8, r8)
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	b002      	add	sp, #8
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	bffdfff8 	.word	0xbffdfff8
 8003a28:	40020000 	.word	0x40020000

08003a2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b086      	sub	sp, #24
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a36:	2300      	movs	r3, #0
 8003a38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a3a:	e14f      	b.n	8003cdc <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2101      	movs	r1, #1
 8003a42:	697a      	ldr	r2, [r7, #20]
 8003a44:	4091      	lsls	r1, r2
 8003a46:	000a      	movs	r2, r1
 8003a48:	4013      	ands	r3, r2
 8003a4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d100      	bne.n	8003a54 <HAL_GPIO_Init+0x28>
 8003a52:	e140      	b.n	8003cd6 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	2203      	movs	r2, #3
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d005      	beq.n	8003a6c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	2203      	movs	r2, #3
 8003a66:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d130      	bne.n	8003ace <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	005b      	lsls	r3, r3, #1
 8003a76:	2203      	movs	r2, #3
 8003a78:	409a      	lsls	r2, r3
 8003a7a:	0013      	movs	r3, r2
 8003a7c:	43da      	mvns	r2, r3
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	4013      	ands	r3, r2
 8003a82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	68da      	ldr	r2, [r3, #12]
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	005b      	lsls	r3, r3, #1
 8003a8c:	409a      	lsls	r2, r3
 8003a8e:	0013      	movs	r3, r2
 8003a90:	693a      	ldr	r2, [r7, #16]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	693a      	ldr	r2, [r7, #16]
 8003a9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	409a      	lsls	r2, r3
 8003aa8:	0013      	movs	r3, r2
 8003aaa:	43da      	mvns	r2, r3
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	4013      	ands	r3, r2
 8003ab0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	091b      	lsrs	r3, r3, #4
 8003ab8:	2201      	movs	r2, #1
 8003aba:	401a      	ands	r2, r3
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	409a      	lsls	r2, r3
 8003ac0:	0013      	movs	r3, r2
 8003ac2:	693a      	ldr	r2, [r7, #16]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	693a      	ldr	r2, [r7, #16]
 8003acc:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	2203      	movs	r2, #3
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	2b03      	cmp	r3, #3
 8003ad8:	d017      	beq.n	8003b0a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	68db      	ldr	r3, [r3, #12]
 8003ade:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	005b      	lsls	r3, r3, #1
 8003ae4:	2203      	movs	r2, #3
 8003ae6:	409a      	lsls	r2, r3
 8003ae8:	0013      	movs	r3, r2
 8003aea:	43da      	mvns	r2, r3
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	4013      	ands	r3, r2
 8003af0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	689a      	ldr	r2, [r3, #8]
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	005b      	lsls	r3, r3, #1
 8003afa:	409a      	lsls	r2, r3
 8003afc:	0013      	movs	r3, r2
 8003afe:	693a      	ldr	r2, [r7, #16]
 8003b00:	4313      	orrs	r3, r2
 8003b02:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	693a      	ldr	r2, [r7, #16]
 8003b08:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	2203      	movs	r2, #3
 8003b10:	4013      	ands	r3, r2
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d123      	bne.n	8003b5e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	08da      	lsrs	r2, r3, #3
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	3208      	adds	r2, #8
 8003b1e:	0092      	lsls	r2, r2, #2
 8003b20:	58d3      	ldr	r3, [r2, r3]
 8003b22:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	2207      	movs	r2, #7
 8003b28:	4013      	ands	r3, r2
 8003b2a:	009b      	lsls	r3, r3, #2
 8003b2c:	220f      	movs	r2, #15
 8003b2e:	409a      	lsls	r2, r3
 8003b30:	0013      	movs	r3, r2
 8003b32:	43da      	mvns	r2, r3
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	4013      	ands	r3, r2
 8003b38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	691a      	ldr	r2, [r3, #16]
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	2107      	movs	r1, #7
 8003b42:	400b      	ands	r3, r1
 8003b44:	009b      	lsls	r3, r3, #2
 8003b46:	409a      	lsls	r2, r3
 8003b48:	0013      	movs	r3, r2
 8003b4a:	693a      	ldr	r2, [r7, #16]
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	08da      	lsrs	r2, r3, #3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	3208      	adds	r2, #8
 8003b58:	0092      	lsls	r2, r2, #2
 8003b5a:	6939      	ldr	r1, [r7, #16]
 8003b5c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	005b      	lsls	r3, r3, #1
 8003b68:	2203      	movs	r2, #3
 8003b6a:	409a      	lsls	r2, r3
 8003b6c:	0013      	movs	r3, r2
 8003b6e:	43da      	mvns	r2, r3
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	4013      	ands	r3, r2
 8003b74:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	2203      	movs	r2, #3
 8003b7c:	401a      	ands	r2, r3
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	005b      	lsls	r3, r3, #1
 8003b82:	409a      	lsls	r2, r3
 8003b84:	0013      	movs	r3, r2
 8003b86:	693a      	ldr	r2, [r7, #16]
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	693a      	ldr	r2, [r7, #16]
 8003b90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	685a      	ldr	r2, [r3, #4]
 8003b96:	23c0      	movs	r3, #192	; 0xc0
 8003b98:	029b      	lsls	r3, r3, #10
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	d100      	bne.n	8003ba0 <HAL_GPIO_Init+0x174>
 8003b9e:	e09a      	b.n	8003cd6 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ba0:	4b54      	ldr	r3, [pc, #336]	; (8003cf4 <HAL_GPIO_Init+0x2c8>)
 8003ba2:	699a      	ldr	r2, [r3, #24]
 8003ba4:	4b53      	ldr	r3, [pc, #332]	; (8003cf4 <HAL_GPIO_Init+0x2c8>)
 8003ba6:	2101      	movs	r1, #1
 8003ba8:	430a      	orrs	r2, r1
 8003baa:	619a      	str	r2, [r3, #24]
 8003bac:	4b51      	ldr	r3, [pc, #324]	; (8003cf4 <HAL_GPIO_Init+0x2c8>)
 8003bae:	699b      	ldr	r3, [r3, #24]
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	60bb      	str	r3, [r7, #8]
 8003bb6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003bb8:	4a4f      	ldr	r2, [pc, #316]	; (8003cf8 <HAL_GPIO_Init+0x2cc>)
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	089b      	lsrs	r3, r3, #2
 8003bbe:	3302      	adds	r3, #2
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	589b      	ldr	r3, [r3, r2]
 8003bc4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	2203      	movs	r2, #3
 8003bca:	4013      	ands	r3, r2
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	220f      	movs	r2, #15
 8003bd0:	409a      	lsls	r2, r3
 8003bd2:	0013      	movs	r3, r2
 8003bd4:	43da      	mvns	r2, r3
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	4013      	ands	r3, r2
 8003bda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003bdc:	687a      	ldr	r2, [r7, #4]
 8003bde:	2390      	movs	r3, #144	; 0x90
 8003be0:	05db      	lsls	r3, r3, #23
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d013      	beq.n	8003c0e <HAL_GPIO_Init+0x1e2>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a44      	ldr	r2, [pc, #272]	; (8003cfc <HAL_GPIO_Init+0x2d0>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d00d      	beq.n	8003c0a <HAL_GPIO_Init+0x1de>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a43      	ldr	r2, [pc, #268]	; (8003d00 <HAL_GPIO_Init+0x2d4>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d007      	beq.n	8003c06 <HAL_GPIO_Init+0x1da>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a42      	ldr	r2, [pc, #264]	; (8003d04 <HAL_GPIO_Init+0x2d8>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d101      	bne.n	8003c02 <HAL_GPIO_Init+0x1d6>
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e006      	b.n	8003c10 <HAL_GPIO_Init+0x1e4>
 8003c02:	2305      	movs	r3, #5
 8003c04:	e004      	b.n	8003c10 <HAL_GPIO_Init+0x1e4>
 8003c06:	2302      	movs	r3, #2
 8003c08:	e002      	b.n	8003c10 <HAL_GPIO_Init+0x1e4>
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e000      	b.n	8003c10 <HAL_GPIO_Init+0x1e4>
 8003c0e:	2300      	movs	r3, #0
 8003c10:	697a      	ldr	r2, [r7, #20]
 8003c12:	2103      	movs	r1, #3
 8003c14:	400a      	ands	r2, r1
 8003c16:	0092      	lsls	r2, r2, #2
 8003c18:	4093      	lsls	r3, r2
 8003c1a:	693a      	ldr	r2, [r7, #16]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003c20:	4935      	ldr	r1, [pc, #212]	; (8003cf8 <HAL_GPIO_Init+0x2cc>)
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	089b      	lsrs	r3, r3, #2
 8003c26:	3302      	adds	r3, #2
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	693a      	ldr	r2, [r7, #16]
 8003c2c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c2e:	4b36      	ldr	r3, [pc, #216]	; (8003d08 <HAL_GPIO_Init+0x2dc>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	43da      	mvns	r2, r3
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	685a      	ldr	r2, [r3, #4]
 8003c42:	2380      	movs	r3, #128	; 0x80
 8003c44:	035b      	lsls	r3, r3, #13
 8003c46:	4013      	ands	r3, r2
 8003c48:	d003      	beq.n	8003c52 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8003c4a:	693a      	ldr	r2, [r7, #16]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003c52:	4b2d      	ldr	r3, [pc, #180]	; (8003d08 <HAL_GPIO_Init+0x2dc>)
 8003c54:	693a      	ldr	r2, [r7, #16]
 8003c56:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003c58:	4b2b      	ldr	r3, [pc, #172]	; (8003d08 <HAL_GPIO_Init+0x2dc>)
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	43da      	mvns	r2, r3
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	4013      	ands	r3, r2
 8003c66:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	685a      	ldr	r2, [r3, #4]
 8003c6c:	2380      	movs	r3, #128	; 0x80
 8003c6e:	039b      	lsls	r3, r3, #14
 8003c70:	4013      	ands	r3, r2
 8003c72:	d003      	beq.n	8003c7c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8003c74:	693a      	ldr	r2, [r7, #16]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003c7c:	4b22      	ldr	r3, [pc, #136]	; (8003d08 <HAL_GPIO_Init+0x2dc>)
 8003c7e:	693a      	ldr	r2, [r7, #16]
 8003c80:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8003c82:	4b21      	ldr	r3, [pc, #132]	; (8003d08 <HAL_GPIO_Init+0x2dc>)
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	43da      	mvns	r2, r3
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	4013      	ands	r3, r2
 8003c90:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	685a      	ldr	r2, [r3, #4]
 8003c96:	2380      	movs	r3, #128	; 0x80
 8003c98:	029b      	lsls	r3, r3, #10
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	d003      	beq.n	8003ca6 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8003c9e:	693a      	ldr	r2, [r7, #16]
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003ca6:	4b18      	ldr	r3, [pc, #96]	; (8003d08 <HAL_GPIO_Init+0x2dc>)
 8003ca8:	693a      	ldr	r2, [r7, #16]
 8003caa:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8003cac:	4b16      	ldr	r3, [pc, #88]	; (8003d08 <HAL_GPIO_Init+0x2dc>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	43da      	mvns	r2, r3
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	4013      	ands	r3, r2
 8003cba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	685a      	ldr	r2, [r3, #4]
 8003cc0:	2380      	movs	r3, #128	; 0x80
 8003cc2:	025b      	lsls	r3, r3, #9
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	d003      	beq.n	8003cd0 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8003cc8:	693a      	ldr	r2, [r7, #16]
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003cd0:	4b0d      	ldr	r3, [pc, #52]	; (8003d08 <HAL_GPIO_Init+0x2dc>)
 8003cd2:	693a      	ldr	r2, [r7, #16]
 8003cd4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	3301      	adds	r3, #1
 8003cda:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	40da      	lsrs	r2, r3
 8003ce4:	1e13      	subs	r3, r2, #0
 8003ce6:	d000      	beq.n	8003cea <HAL_GPIO_Init+0x2be>
 8003ce8:	e6a8      	b.n	8003a3c <HAL_GPIO_Init+0x10>
  } 
}
 8003cea:	46c0      	nop			; (mov r8, r8)
 8003cec:	46c0      	nop			; (mov r8, r8)
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	b006      	add	sp, #24
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	40021000 	.word	0x40021000
 8003cf8:	40010000 	.word	0x40010000
 8003cfc:	48000400 	.word	0x48000400
 8003d00:	48000800 	.word	0x48000800
 8003d04:	48000c00 	.word	0x48000c00
 8003d08:	40010400 	.word	0x40010400

08003d0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	0008      	movs	r0, r1
 8003d16:	0011      	movs	r1, r2
 8003d18:	1cbb      	adds	r3, r7, #2
 8003d1a:	1c02      	adds	r2, r0, #0
 8003d1c:	801a      	strh	r2, [r3, #0]
 8003d1e:	1c7b      	adds	r3, r7, #1
 8003d20:	1c0a      	adds	r2, r1, #0
 8003d22:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003d24:	1c7b      	adds	r3, r7, #1
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d004      	beq.n	8003d36 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d2c:	1cbb      	adds	r3, r7, #2
 8003d2e:	881a      	ldrh	r2, [r3, #0]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003d34:	e003      	b.n	8003d3e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d36:	1cbb      	adds	r3, r7, #2
 8003d38:	881a      	ldrh	r2, [r3, #0]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003d3e:	46c0      	nop			; (mov r8, r8)
 8003d40:	46bd      	mov	sp, r7
 8003d42:	b002      	add	sp, #8
 8003d44:	bd80      	pop	{r7, pc}
	...

08003d48 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b082      	sub	sp, #8
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d101      	bne.n	8003d5a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e082      	b.n	8003e60 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2241      	movs	r2, #65	; 0x41
 8003d5e:	5c9b      	ldrb	r3, [r3, r2]
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d107      	bne.n	8003d76 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2240      	movs	r2, #64	; 0x40
 8003d6a:	2100      	movs	r1, #0
 8003d6c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	0018      	movs	r0, r3
 8003d72:	f7ff f84d 	bl	8002e10 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2241      	movs	r2, #65	; 0x41
 8003d7a:	2124      	movs	r1, #36	; 0x24
 8003d7c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	2101      	movs	r1, #1
 8003d8a:	438a      	bics	r2, r1
 8003d8c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685a      	ldr	r2, [r3, #4]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4934      	ldr	r1, [pc, #208]	; (8003e68 <HAL_I2C_Init+0x120>)
 8003d98:	400a      	ands	r2, r1
 8003d9a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	689a      	ldr	r2, [r3, #8]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4931      	ldr	r1, [pc, #196]	; (8003e6c <HAL_I2C_Init+0x124>)
 8003da8:	400a      	ands	r2, r1
 8003daa:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d108      	bne.n	8003dc6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	689a      	ldr	r2, [r3, #8]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	2180      	movs	r1, #128	; 0x80
 8003dbe:	0209      	lsls	r1, r1, #8
 8003dc0:	430a      	orrs	r2, r1
 8003dc2:	609a      	str	r2, [r3, #8]
 8003dc4:	e007      	b.n	8003dd6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	689a      	ldr	r2, [r3, #8]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	2184      	movs	r1, #132	; 0x84
 8003dd0:	0209      	lsls	r1, r1, #8
 8003dd2:	430a      	orrs	r2, r1
 8003dd4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	68db      	ldr	r3, [r3, #12]
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d104      	bne.n	8003de8 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	2280      	movs	r2, #128	; 0x80
 8003de4:	0112      	lsls	r2, r2, #4
 8003de6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	685a      	ldr	r2, [r3, #4]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	491f      	ldr	r1, [pc, #124]	; (8003e70 <HAL_I2C_Init+0x128>)
 8003df4:	430a      	orrs	r2, r1
 8003df6:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	68da      	ldr	r2, [r3, #12]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	491a      	ldr	r1, [pc, #104]	; (8003e6c <HAL_I2C_Init+0x124>)
 8003e04:	400a      	ands	r2, r1
 8003e06:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	691a      	ldr	r2, [r3, #16]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	695b      	ldr	r3, [r3, #20]
 8003e10:	431a      	orrs	r2, r3
 8003e12:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	699b      	ldr	r3, [r3, #24]
 8003e18:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	430a      	orrs	r2, r1
 8003e20:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	69d9      	ldr	r1, [r3, #28]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6a1a      	ldr	r2, [r3, #32]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	430a      	orrs	r2, r1
 8003e30:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	2101      	movs	r1, #1
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2241      	movs	r2, #65	; 0x41
 8003e4c:	2120      	movs	r1, #32
 8003e4e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2200      	movs	r2, #0
 8003e54:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2242      	movs	r2, #66	; 0x42
 8003e5a:	2100      	movs	r1, #0
 8003e5c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e5e:	2300      	movs	r3, #0
}
 8003e60:	0018      	movs	r0, r3
 8003e62:	46bd      	mov	sp, r7
 8003e64:	b002      	add	sp, #8
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	f0ffffff 	.word	0xf0ffffff
 8003e6c:	ffff7fff 	.word	0xffff7fff
 8003e70:	02008000 	.word	0x02008000

08003e74 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8003e74:	b5b0      	push	{r4, r5, r7, lr}
 8003e76:	b088      	sub	sp, #32
 8003e78:	af02      	add	r7, sp, #8
 8003e7a:	60f8      	str	r0, [r7, #12]
 8003e7c:	0008      	movs	r0, r1
 8003e7e:	607a      	str	r2, [r7, #4]
 8003e80:	0019      	movs	r1, r3
 8003e82:	230a      	movs	r3, #10
 8003e84:	18fb      	adds	r3, r7, r3
 8003e86:	1c02      	adds	r2, r0, #0
 8003e88:	801a      	strh	r2, [r3, #0]
 8003e8a:	2308      	movs	r3, #8
 8003e8c:	18fb      	adds	r3, r7, r3
 8003e8e:	1c0a      	adds	r2, r1, #0
 8003e90:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2241      	movs	r2, #65	; 0x41
 8003e96:	5c9b      	ldrb	r3, [r3, r2]
 8003e98:	b2db      	uxtb	r3, r3
 8003e9a:	2b20      	cmp	r3, #32
 8003e9c:	d000      	beq.n	8003ea0 <HAL_I2C_Master_Transmit_DMA+0x2c>
 8003e9e:	e0dd      	b.n	800405c <HAL_I2C_Master_Transmit_DMA+0x1e8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	699a      	ldr	r2, [r3, #24]
 8003ea6:	2380      	movs	r3, #128	; 0x80
 8003ea8:	021b      	lsls	r3, r3, #8
 8003eaa:	401a      	ands	r2, r3
 8003eac:	2380      	movs	r3, #128	; 0x80
 8003eae:	021b      	lsls	r3, r3, #8
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d101      	bne.n	8003eb8 <HAL_I2C_Master_Transmit_DMA+0x44>
    {
      return HAL_BUSY;
 8003eb4:	2302      	movs	r3, #2
 8003eb6:	e0d2      	b.n	800405e <HAL_I2C_Master_Transmit_DMA+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2240      	movs	r2, #64	; 0x40
 8003ebc:	5c9b      	ldrb	r3, [r3, r2]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d101      	bne.n	8003ec6 <HAL_I2C_Master_Transmit_DMA+0x52>
 8003ec2:	2302      	movs	r3, #2
 8003ec4:	e0cb      	b.n	800405e <HAL_I2C_Master_Transmit_DMA+0x1ea>
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2240      	movs	r2, #64	; 0x40
 8003eca:	2101      	movs	r1, #1
 8003ecc:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2241      	movs	r2, #65	; 0x41
 8003ed2:	2121      	movs	r1, #33	; 0x21
 8003ed4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2242      	movs	r2, #66	; 0x42
 8003eda:	2110      	movs	r1, #16
 8003edc:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2208      	movs	r2, #8
 8003eee:	18ba      	adds	r2, r7, r2
 8003ef0:	8812      	ldrh	r2, [r2, #0]
 8003ef2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	4a5c      	ldr	r2, [pc, #368]	; (8004068 <HAL_I2C_Master_Transmit_DMA+0x1f4>)
 8003ef8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	4a5b      	ldr	r2, [pc, #364]	; (800406c <HAL_I2C_Master_Transmit_DMA+0x1f8>)
 8003efe:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	2bff      	cmp	r3, #255	; 0xff
 8003f08:	d906      	bls.n	8003f18 <HAL_I2C_Master_Transmit_DMA+0xa4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	22ff      	movs	r2, #255	; 0xff
 8003f0e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8003f10:	2380      	movs	r3, #128	; 0x80
 8003f12:	045b      	lsls	r3, r3, #17
 8003f14:	617b      	str	r3, [r7, #20]
 8003f16:	e007      	b.n	8003f28 <HAL_I2C_Master_Transmit_DMA+0xb4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f1c:	b29a      	uxth	r2, r3
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003f22:	2380      	movs	r3, #128	; 0x80
 8003f24:	049b      	lsls	r3, r3, #18
 8003f26:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d100      	bne.n	8003f32 <HAL_I2C_Master_Transmit_DMA+0xbe>
 8003f30:	e078      	b.n	8004024 <HAL_I2C_Master_Transmit_DMA+0x1b0>
    {
      if (hi2c->hdmatx != NULL)
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d023      	beq.n	8003f82 <HAL_I2C_Master_Transmit_DMA+0x10e>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f3e:	4a4c      	ldr	r2, [pc, #304]	; (8004070 <HAL_I2C_Master_Transmit_DMA+0x1fc>)
 8003f40:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f46:	4a4b      	ldr	r2, [pc, #300]	; (8004074 <HAL_I2C_Master_Transmit_DMA+0x200>)
 8003f48:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f4e:	2200      	movs	r2, #0
 8003f50:	62da      	str	r2, [r3, #44]	; 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f56:	2200      	movs	r2, #0
 8003f58:	635a      	str	r2, [r3, #52]	; 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003f5e:	6879      	ldr	r1, [r7, #4]
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	3328      	adds	r3, #40	; 0x28
 8003f66:	001a      	movs	r2, r3
                                         hi2c->XferSize);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8003f6c:	2513      	movs	r5, #19
 8003f6e:	197c      	adds	r4, r7, r5
 8003f70:	f7ff fb82 	bl	8003678 <HAL_DMA_Start_IT>
 8003f74:	0003      	movs	r3, r0
 8003f76:	7023      	strb	r3, [r4, #0]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8003f78:	197b      	adds	r3, r7, r5
 8003f7a:	781b      	ldrb	r3, [r3, #0]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d13d      	bne.n	8003ffc <HAL_I2C_Master_Transmit_DMA+0x188>
 8003f80:	e013      	b.n	8003faa <HAL_I2C_Master_Transmit_DMA+0x136>
        hi2c->State     = HAL_I2C_STATE_READY;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2241      	movs	r2, #65	; 0x41
 8003f86:	2120      	movs	r1, #32
 8003f88:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2242      	movs	r2, #66	; 0x42
 8003f8e:	2100      	movs	r1, #0
 8003f90:	5499      	strb	r1, [r3, r2]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f96:	2280      	movs	r2, #128	; 0x80
 8003f98:	431a      	orrs	r2, r3
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2240      	movs	r2, #64	; 0x40
 8003fa2:	2100      	movs	r1, #0
 8003fa4:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e059      	b.n	800405e <HAL_I2C_Master_Transmit_DMA+0x1ea>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fae:	b2da      	uxtb	r2, r3
 8003fb0:	697c      	ldr	r4, [r7, #20]
 8003fb2:	230a      	movs	r3, #10
 8003fb4:	18fb      	adds	r3, r7, r3
 8003fb6:	8819      	ldrh	r1, [r3, #0]
 8003fb8:	68f8      	ldr	r0, [r7, #12]
 8003fba:	4b2f      	ldr	r3, [pc, #188]	; (8004078 <HAL_I2C_Master_Transmit_DMA+0x204>)
 8003fbc:	9300      	str	r3, [sp, #0]
 8003fbe:	0023      	movs	r3, r4
 8003fc0:	f001 fbb8 	bl	8005734 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fc8:	b29a      	uxth	r2, r3
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fce:	1ad3      	subs	r3, r2, r3
 8003fd0:	b29a      	uxth	r2, r3
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2240      	movs	r2, #64	; 0x40
 8003fda:	2100      	movs	r1, #0
 8003fdc:	5499      	strb	r1, [r3, r2]

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2110      	movs	r1, #16
 8003fe2:	0018      	movs	r0, r3
 8003fe4:	f001 fbe0 	bl	80057a8 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	2180      	movs	r1, #128	; 0x80
 8003ff4:	01c9      	lsls	r1, r1, #7
 8003ff6:	430a      	orrs	r2, r1
 8003ff8:	601a      	str	r2, [r3, #0]
 8003ffa:	e02d      	b.n	8004058 <HAL_I2C_Master_Transmit_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2241      	movs	r2, #65	; 0x41
 8004000:	2120      	movs	r1, #32
 8004002:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2242      	movs	r2, #66	; 0x42
 8004008:	2100      	movs	r1, #0
 800400a:	5499      	strb	r1, [r3, r2]

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004010:	2210      	movs	r2, #16
 8004012:	431a      	orrs	r2, r3
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	2240      	movs	r2, #64	; 0x40
 800401c:	2100      	movs	r1, #0
 800401e:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e01c      	b.n	800405e <HAL_I2C_Master_Transmit_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	4a15      	ldr	r2, [pc, #84]	; (800407c <HAL_I2C_Master_Transmit_DMA+0x208>)
 8004028:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800402e:	b2da      	uxtb	r2, r3
 8004030:	2380      	movs	r3, #128	; 0x80
 8004032:	049c      	lsls	r4, r3, #18
 8004034:	230a      	movs	r3, #10
 8004036:	18fb      	adds	r3, r7, r3
 8004038:	8819      	ldrh	r1, [r3, #0]
 800403a:	68f8      	ldr	r0, [r7, #12]
 800403c:	4b0e      	ldr	r3, [pc, #56]	; (8004078 <HAL_I2C_Master_Transmit_DMA+0x204>)
 800403e:	9300      	str	r3, [sp, #0]
 8004040:	0023      	movs	r3, r4
 8004042:	f001 fb77 	bl	8005734 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2240      	movs	r2, #64	; 0x40
 800404a:	2100      	movs	r1, #0
 800404c:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2101      	movs	r1, #1
 8004052:	0018      	movs	r0, r3
 8004054:	f001 fba8 	bl	80057a8 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8004058:	2300      	movs	r3, #0
 800405a:	e000      	b.n	800405e <HAL_I2C_Master_Transmit_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800405c:	2302      	movs	r3, #2
  }
}
 800405e:	0018      	movs	r0, r3
 8004060:	46bd      	mov	sp, r7
 8004062:	b006      	add	sp, #24
 8004064:	bdb0      	pop	{r4, r5, r7, pc}
 8004066:	46c0      	nop			; (mov r8, r8)
 8004068:	ffff0000 	.word	0xffff0000
 800406c:	0800466d 	.word	0x0800466d
 8004070:	08005625 	.word	0x08005625
 8004074:	080056c5 	.word	0x080056c5
 8004078:	80002000 	.word	0x80002000
 800407c:	08004219 	.word	0x08004219

08004080 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b084      	sub	sp, #16
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	699b      	ldr	r3, [r3, #24]
 800408e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800409c:	2b00      	cmp	r3, #0
 800409e:	d005      	beq.n	80040ac <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040a4:	68ba      	ldr	r2, [r7, #8]
 80040a6:	68f9      	ldr	r1, [r7, #12]
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	4798      	blx	r3
  }
}
 80040ac:	46c0      	nop			; (mov r8, r8)
 80040ae:	46bd      	mov	sp, r7
 80040b0:	b004      	add	sp, #16
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b086      	sub	sp, #24
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	699b      	ldr	r3, [r3, #24]
 80040c2:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80040cc:	697a      	ldr	r2, [r7, #20]
 80040ce:	2380      	movs	r3, #128	; 0x80
 80040d0:	005b      	lsls	r3, r3, #1
 80040d2:	4013      	ands	r3, r2
 80040d4:	d00e      	beq.n	80040f4 <HAL_I2C_ER_IRQHandler+0x40>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	2280      	movs	r2, #128	; 0x80
 80040da:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80040dc:	d00a      	beq.n	80040f4 <HAL_I2C_ER_IRQHandler+0x40>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040e2:	2201      	movs	r2, #1
 80040e4:	431a      	orrs	r2, r3
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	2280      	movs	r2, #128	; 0x80
 80040f0:	0052      	lsls	r2, r2, #1
 80040f2:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80040f4:	697a      	ldr	r2, [r7, #20]
 80040f6:	2380      	movs	r3, #128	; 0x80
 80040f8:	00db      	lsls	r3, r3, #3
 80040fa:	4013      	ands	r3, r2
 80040fc:	d00e      	beq.n	800411c <HAL_I2C_ER_IRQHandler+0x68>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	2280      	movs	r2, #128	; 0x80
 8004102:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004104:	d00a      	beq.n	800411c <HAL_I2C_ER_IRQHandler+0x68>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800410a:	2208      	movs	r2, #8
 800410c:	431a      	orrs	r2, r3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	2280      	movs	r2, #128	; 0x80
 8004118:	00d2      	lsls	r2, r2, #3
 800411a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800411c:	697a      	ldr	r2, [r7, #20]
 800411e:	2380      	movs	r3, #128	; 0x80
 8004120:	009b      	lsls	r3, r3, #2
 8004122:	4013      	ands	r3, r2
 8004124:	d00e      	beq.n	8004144 <HAL_I2C_ER_IRQHandler+0x90>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	2280      	movs	r2, #128	; 0x80
 800412a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800412c:	d00a      	beq.n	8004144 <HAL_I2C_ER_IRQHandler+0x90>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004132:	2202      	movs	r2, #2
 8004134:	431a      	orrs	r2, r3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	2280      	movs	r2, #128	; 0x80
 8004140:	0092      	lsls	r2, r2, #2
 8004142:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004148:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	220b      	movs	r2, #11
 800414e:	4013      	ands	r3, r2
 8004150:	d005      	beq.n	800415e <HAL_I2C_ER_IRQHandler+0xaa>
  {
    I2C_ITError(hi2c, tmperror);
 8004152:	68fa      	ldr	r2, [r7, #12]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	0011      	movs	r1, r2
 8004158:	0018      	movs	r0, r3
 800415a:	f001 f915 	bl	8005388 <I2C_ITError>
  }
}
 800415e:	46c0      	nop			; (mov r8, r8)
 8004160:	46bd      	mov	sp, r7
 8004162:	b006      	add	sp, #24
 8004164:	bd80      	pop	{r7, pc}

08004166 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004166:	b580      	push	{r7, lr}
 8004168:	b082      	sub	sp, #8
 800416a:	af00      	add	r7, sp, #0
 800416c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800416e:	46c0      	nop			; (mov r8, r8)
 8004170:	46bd      	mov	sp, r7
 8004172:	b002      	add	sp, #8
 8004174:	bd80      	pop	{r7, pc}

08004176 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004176:	b580      	push	{r7, lr}
 8004178:	b082      	sub	sp, #8
 800417a:	af00      	add	r7, sp, #0
 800417c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800417e:	46c0      	nop			; (mov r8, r8)
 8004180:	46bd      	mov	sp, r7
 8004182:	b002      	add	sp, #8
 8004184:	bd80      	pop	{r7, pc}

08004186 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004186:	b580      	push	{r7, lr}
 8004188:	b082      	sub	sp, #8
 800418a:	af00      	add	r7, sp, #0
 800418c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800418e:	46c0      	nop			; (mov r8, r8)
 8004190:	46bd      	mov	sp, r7
 8004192:	b002      	add	sp, #8
 8004194:	bd80      	pop	{r7, pc}

08004196 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004196:	b580      	push	{r7, lr}
 8004198:	b082      	sub	sp, #8
 800419a:	af00      	add	r7, sp, #0
 800419c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800419e:	46c0      	nop			; (mov r8, r8)
 80041a0:	46bd      	mov	sp, r7
 80041a2:	b002      	add	sp, #8
 80041a4:	bd80      	pop	{r7, pc}

080041a6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80041a6:	b580      	push	{r7, lr}
 80041a8:	b082      	sub	sp, #8
 80041aa:	af00      	add	r7, sp, #0
 80041ac:	6078      	str	r0, [r7, #4]
 80041ae:	0008      	movs	r0, r1
 80041b0:	0011      	movs	r1, r2
 80041b2:	1cfb      	adds	r3, r7, #3
 80041b4:	1c02      	adds	r2, r0, #0
 80041b6:	701a      	strb	r2, [r3, #0]
 80041b8:	003b      	movs	r3, r7
 80041ba:	1c0a      	adds	r2, r1, #0
 80041bc:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80041be:	46c0      	nop			; (mov r8, r8)
 80041c0:	46bd      	mov	sp, r7
 80041c2:	b002      	add	sp, #8
 80041c4:	bd80      	pop	{r7, pc}

080041c6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80041c6:	b580      	push	{r7, lr}
 80041c8:	b082      	sub	sp, #8
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80041ce:	46c0      	nop			; (mov r8, r8)
 80041d0:	46bd      	mov	sp, r7
 80041d2:	b002      	add	sp, #8
 80041d4:	bd80      	pop	{r7, pc}

080041d6 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80041d6:	b580      	push	{r7, lr}
 80041d8:	b082      	sub	sp, #8
 80041da:	af00      	add	r7, sp, #0
 80041dc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80041de:	46c0      	nop			; (mov r8, r8)
 80041e0:	46bd      	mov	sp, r7
 80041e2:	b002      	add	sp, #8
 80041e4:	bd80      	pop	{r7, pc}

080041e6 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80041e6:	b580      	push	{r7, lr}
 80041e8:	b082      	sub	sp, #8
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80041ee:	46c0      	nop			; (mov r8, r8)
 80041f0:	46bd      	mov	sp, r7
 80041f2:	b002      	add	sp, #8
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80041f6:	b580      	push	{r7, lr}
 80041f8:	b082      	sub	sp, #8
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80041fe:	46c0      	nop			; (mov r8, r8)
 8004200:	46bd      	mov	sp, r7
 8004202:	b002      	add	sp, #8
 8004204:	bd80      	pop	{r7, pc}

08004206 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004206:	b580      	push	{r7, lr}
 8004208:	b082      	sub	sp, #8
 800420a:	af00      	add	r7, sp, #0
 800420c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800420e:	46c0      	nop			; (mov r8, r8)
 8004210:	46bd      	mov	sp, r7
 8004212:	b002      	add	sp, #8
 8004214:	bd80      	pop	{r7, pc}
	...

08004218 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8004218:	b590      	push	{r4, r7, lr}
 800421a:	b089      	sub	sp, #36	; 0x24
 800421c:	af02      	add	r7, sp, #8
 800421e:	60f8      	str	r0, [r7, #12]
 8004220:	60b9      	str	r1, [r7, #8]
 8004222:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2240      	movs	r2, #64	; 0x40
 800422c:	5c9b      	ldrb	r3, [r3, r2]
 800422e:	2b01      	cmp	r3, #1
 8004230:	d101      	bne.n	8004236 <I2C_Master_ISR_IT+0x1e>
 8004232:	2302      	movs	r3, #2
 8004234:	e113      	b.n	800445e <I2C_Master_ISR_IT+0x246>
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2240      	movs	r2, #64	; 0x40
 800423a:	2101      	movs	r1, #1
 800423c:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	2210      	movs	r2, #16
 8004242:	4013      	ands	r3, r2
 8004244:	d012      	beq.n	800426c <I2C_Master_ISR_IT+0x54>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2210      	movs	r2, #16
 800424a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800424c:	d00e      	beq.n	800426c <I2C_Master_ISR_IT+0x54>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	2210      	movs	r2, #16
 8004254:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800425a:	2204      	movs	r2, #4
 800425c:	431a      	orrs	r2, r3
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	0018      	movs	r0, r3
 8004266:	f001 f9ba 	bl	80055de <I2C_Flush_TXDR>
 800426a:	e0e5      	b.n	8004438 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	2204      	movs	r2, #4
 8004270:	4013      	ands	r3, r2
 8004272:	d021      	beq.n	80042b8 <I2C_Master_ISR_IT+0xa0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2204      	movs	r2, #4
 8004278:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800427a:	d01d      	beq.n	80042b8 <I2C_Master_ISR_IT+0xa0>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	2204      	movs	r2, #4
 8004280:	4393      	bics	r3, r2
 8004282:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800428e:	b2d2      	uxtb	r2, r2
 8004290:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004296:	1c5a      	adds	r2, r3, #1
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042a0:	3b01      	subs	r3, #1
 80042a2:	b29a      	uxth	r2, r3
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	3b01      	subs	r3, #1
 80042b0:	b29a      	uxth	r2, r3
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80042b6:	e0bf      	b.n	8004438 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	2202      	movs	r2, #2
 80042bc:	4013      	ands	r3, r2
 80042be:	d01c      	beq.n	80042fa <I2C_Master_ISR_IT+0xe2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2202      	movs	r2, #2
 80042c4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80042c6:	d018      	beq.n	80042fa <I2C_Master_ISR_IT+0xe2>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042cc:	781a      	ldrb	r2, [r3, #0]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d8:	1c5a      	adds	r2, r3, #1
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042e2:	3b01      	subs	r3, #1
 80042e4:	b29a      	uxth	r2, r3
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042ee:	b29b      	uxth	r3, r3
 80042f0:	3b01      	subs	r3, #1
 80042f2:	b29a      	uxth	r2, r3
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80042f8:	e09e      	b.n	8004438 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	2280      	movs	r2, #128	; 0x80
 80042fe:	4013      	ands	r3, r2
 8004300:	d100      	bne.n	8004304 <I2C_Master_ISR_IT+0xec>
 8004302:	e069      	b.n	80043d8 <I2C_Master_ISR_IT+0x1c0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2240      	movs	r2, #64	; 0x40
 8004308:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800430a:	d065      	beq.n	80043d8 <I2C_Master_ISR_IT+0x1c0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004310:	b29b      	uxth	r3, r3
 8004312:	2b00      	cmp	r3, #0
 8004314:	d04a      	beq.n	80043ac <I2C_Master_ISR_IT+0x194>
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800431a:	2b00      	cmp	r3, #0
 800431c:	d146      	bne.n	80043ac <I2C_Master_ISR_IT+0x194>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	b29a      	uxth	r2, r3
 8004326:	2112      	movs	r1, #18
 8004328:	187b      	adds	r3, r7, r1
 800432a:	0592      	lsls	r2, r2, #22
 800432c:	0d92      	lsrs	r2, r2, #22
 800432e:	801a      	strh	r2, [r3, #0]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004334:	b29b      	uxth	r3, r3
 8004336:	2bff      	cmp	r3, #255	; 0xff
 8004338:	d910      	bls.n	800435c <I2C_Master_ISR_IT+0x144>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	22ff      	movs	r2, #255	; 0xff
 800433e:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004344:	b2da      	uxtb	r2, r3
 8004346:	2380      	movs	r3, #128	; 0x80
 8004348:	045c      	lsls	r4, r3, #17
 800434a:	187b      	adds	r3, r7, r1
 800434c:	8819      	ldrh	r1, [r3, #0]
 800434e:	68f8      	ldr	r0, [r7, #12]
 8004350:	2300      	movs	r3, #0
 8004352:	9300      	str	r3, [sp, #0]
 8004354:	0023      	movs	r3, r4
 8004356:	f001 f9ed 	bl	8005734 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800435a:	e03c      	b.n	80043d6 <I2C_Master_ISR_IT+0x1be>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004360:	b29a      	uxth	r2, r3
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800436a:	4a3f      	ldr	r2, [pc, #252]	; (8004468 <I2C_Master_ISR_IT+0x250>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d00e      	beq.n	800438e <I2C_Master_ISR_IT+0x176>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004374:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	6adc      	ldr	r4, [r3, #44]	; 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800437a:	2312      	movs	r3, #18
 800437c:	18fb      	adds	r3, r7, r3
 800437e:	8819      	ldrh	r1, [r3, #0]
 8004380:	68f8      	ldr	r0, [r7, #12]
 8004382:	2300      	movs	r3, #0
 8004384:	9300      	str	r3, [sp, #0]
 8004386:	0023      	movs	r3, r4
 8004388:	f001 f9d4 	bl	8005734 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800438c:	e023      	b.n	80043d6 <I2C_Master_ISR_IT+0x1be>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004392:	b2da      	uxtb	r2, r3
 8004394:	2380      	movs	r3, #128	; 0x80
 8004396:	049c      	lsls	r4, r3, #18
 8004398:	2312      	movs	r3, #18
 800439a:	18fb      	adds	r3, r7, r3
 800439c:	8819      	ldrh	r1, [r3, #0]
 800439e:	68f8      	ldr	r0, [r7, #12]
 80043a0:	2300      	movs	r3, #0
 80043a2:	9300      	str	r3, [sp, #0]
 80043a4:	0023      	movs	r3, r4
 80043a6:	f001 f9c5 	bl	8005734 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80043aa:	e014      	b.n	80043d6 <I2C_Master_ISR_IT+0x1be>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	685a      	ldr	r2, [r3, #4]
 80043b2:	2380      	movs	r3, #128	; 0x80
 80043b4:	049b      	lsls	r3, r3, #18
 80043b6:	401a      	ands	r2, r3
 80043b8:	2380      	movs	r3, #128	; 0x80
 80043ba:	049b      	lsls	r3, r3, #18
 80043bc:	429a      	cmp	r2, r3
 80043be:	d004      	beq.n	80043ca <I2C_Master_ISR_IT+0x1b2>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	0018      	movs	r0, r3
 80043c4:	f000 fcf4 	bl	8004db0 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80043c8:	e036      	b.n	8004438 <I2C_Master_ISR_IT+0x220>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2140      	movs	r1, #64	; 0x40
 80043ce:	0018      	movs	r0, r3
 80043d0:	f000 ffda 	bl	8005388 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80043d4:	e030      	b.n	8004438 <I2C_Master_ISR_IT+0x220>
 80043d6:	e02f      	b.n	8004438 <I2C_Master_ISR_IT+0x220>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	2240      	movs	r2, #64	; 0x40
 80043dc:	4013      	ands	r3, r2
 80043de:	d02b      	beq.n	8004438 <I2C_Master_ISR_IT+0x220>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2240      	movs	r2, #64	; 0x40
 80043e4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80043e6:	d027      	beq.n	8004438 <I2C_Master_ISR_IT+0x220>
  {
    if (hi2c->XferCount == 0U)
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043ec:	b29b      	uxth	r3, r3
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d11d      	bne.n	800442e <I2C_Master_ISR_IT+0x216>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	685a      	ldr	r2, [r3, #4]
 80043f8:	2380      	movs	r3, #128	; 0x80
 80043fa:	049b      	lsls	r3, r3, #18
 80043fc:	401a      	ands	r2, r3
 80043fe:	2380      	movs	r3, #128	; 0x80
 8004400:	049b      	lsls	r3, r3, #18
 8004402:	429a      	cmp	r2, r3
 8004404:	d018      	beq.n	8004438 <I2C_Master_ISR_IT+0x220>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800440a:	4a17      	ldr	r2, [pc, #92]	; (8004468 <I2C_Master_ISR_IT+0x250>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d109      	bne.n	8004424 <I2C_Master_ISR_IT+0x20c>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	685a      	ldr	r2, [r3, #4]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2180      	movs	r1, #128	; 0x80
 800441c:	01c9      	lsls	r1, r1, #7
 800441e:	430a      	orrs	r2, r1
 8004420:	605a      	str	r2, [r3, #4]
 8004422:	e009      	b.n	8004438 <I2C_Master_ISR_IT+0x220>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	0018      	movs	r0, r3
 8004428:	f000 fcc2 	bl	8004db0 <I2C_ITMasterSeqCplt>
 800442c:	e004      	b.n	8004438 <I2C_Master_ISR_IT+0x220>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2140      	movs	r1, #64	; 0x40
 8004432:	0018      	movs	r0, r3
 8004434:	f000 ffa8 	bl	8005388 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	2220      	movs	r2, #32
 800443c:	4013      	ands	r3, r2
 800443e:	d009      	beq.n	8004454 <I2C_Master_ISR_IT+0x23c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2220      	movs	r2, #32
 8004444:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004446:	d005      	beq.n	8004454 <I2C_Master_ISR_IT+0x23c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8004448:	697a      	ldr	r2, [r7, #20]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	0011      	movs	r1, r2
 800444e:	0018      	movs	r0, r3
 8004450:	f000 fd54 	bl	8004efc <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2240      	movs	r2, #64	; 0x40
 8004458:	2100      	movs	r1, #0
 800445a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800445c:	2300      	movs	r3, #0
}
 800445e:	0018      	movs	r0, r3
 8004460:	46bd      	mov	sp, r7
 8004462:	b007      	add	sp, #28
 8004464:	bd90      	pop	{r4, r7, pc}
 8004466:	46c0      	nop			; (mov r8, r8)
 8004468:	ffff0000 	.word	0xffff0000

0800446c <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b086      	sub	sp, #24
 8004470:	af00      	add	r7, sp, #0
 8004472:	60f8      	str	r0, [r7, #12]
 8004474:	60b9      	str	r1, [r7, #8]
 8004476:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800447c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2240      	movs	r2, #64	; 0x40
 8004486:	5c9b      	ldrb	r3, [r3, r2]
 8004488:	2b01      	cmp	r3, #1
 800448a:	d101      	bne.n	8004490 <I2C_Slave_ISR_IT+0x24>
 800448c:	2302      	movs	r3, #2
 800448e:	e0e6      	b.n	800465e <I2C_Slave_ISR_IT+0x1f2>
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2240      	movs	r2, #64	; 0x40
 8004494:	2101      	movs	r1, #1
 8004496:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	2220      	movs	r2, #32
 800449c:	4013      	ands	r3, r2
 800449e:	d009      	beq.n	80044b4 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2220      	movs	r2, #32
 80044a4:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80044a6:	d005      	beq.n	80044b4 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80044a8:	693a      	ldr	r2, [r7, #16]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	0011      	movs	r1, r2
 80044ae:	0018      	movs	r0, r3
 80044b0:	f000 fdf2 	bl	8005098 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80044b4:	693b      	ldr	r3, [r7, #16]
 80044b6:	2210      	movs	r2, #16
 80044b8:	4013      	ands	r3, r2
 80044ba:	d052      	beq.n	8004562 <I2C_Slave_ISR_IT+0xf6>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2210      	movs	r2, #16
 80044c0:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80044c2:	d04e      	beq.n	8004562 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d12d      	bne.n	800452a <I2C_Slave_ISR_IT+0xbe>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2241      	movs	r2, #65	; 0x41
 80044d2:	5c9b      	ldrb	r3, [r3, r2]
 80044d4:	b2db      	uxtb	r3, r3
 80044d6:	2b28      	cmp	r3, #40	; 0x28
 80044d8:	d10b      	bne.n	80044f2 <I2C_Slave_ISR_IT+0x86>
 80044da:	697a      	ldr	r2, [r7, #20]
 80044dc:	2380      	movs	r3, #128	; 0x80
 80044de:	049b      	lsls	r3, r3, #18
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d106      	bne.n	80044f2 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80044e4:	693a      	ldr	r2, [r7, #16]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	0011      	movs	r1, r2
 80044ea:	0018      	movs	r0, r3
 80044ec:	f000 fef4 	bl	80052d8 <I2C_ITListenCplt>
 80044f0:	e036      	b.n	8004560 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2241      	movs	r2, #65	; 0x41
 80044f6:	5c9b      	ldrb	r3, [r3, r2]
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	2b29      	cmp	r3, #41	; 0x29
 80044fc:	d110      	bne.n	8004520 <I2C_Slave_ISR_IT+0xb4>
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	4a59      	ldr	r2, [pc, #356]	; (8004668 <I2C_Slave_ISR_IT+0x1fc>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d00c      	beq.n	8004520 <I2C_Slave_ISR_IT+0xb4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	2210      	movs	r2, #16
 800450c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	0018      	movs	r0, r3
 8004512:	f001 f864 	bl	80055de <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	0018      	movs	r0, r3
 800451a:	f000 fc8b 	bl	8004e34 <I2C_ITSlaveSeqCplt>
 800451e:	e01f      	b.n	8004560 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	2210      	movs	r2, #16
 8004526:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8004528:	e091      	b.n	800464e <I2C_Slave_ISR_IT+0x1e2>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	2210      	movs	r2, #16
 8004530:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004536:	2204      	movs	r2, #4
 8004538:	431a      	orrs	r2, r3
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d005      	beq.n	8004550 <I2C_Slave_ISR_IT+0xe4>
 8004544:	697a      	ldr	r2, [r7, #20]
 8004546:	2380      	movs	r3, #128	; 0x80
 8004548:	045b      	lsls	r3, r3, #17
 800454a:	429a      	cmp	r2, r3
 800454c:	d000      	beq.n	8004550 <I2C_Slave_ISR_IT+0xe4>
 800454e:	e07e      	b.n	800464e <I2C_Slave_ISR_IT+0x1e2>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	0011      	movs	r1, r2
 8004558:	0018      	movs	r0, r3
 800455a:	f000 ff15 	bl	8005388 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800455e:	e076      	b.n	800464e <I2C_Slave_ISR_IT+0x1e2>
 8004560:	e075      	b.n	800464e <I2C_Slave_ISR_IT+0x1e2>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	2204      	movs	r2, #4
 8004566:	4013      	ands	r3, r2
 8004568:	d02f      	beq.n	80045ca <I2C_Slave_ISR_IT+0x15e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2204      	movs	r2, #4
 800456e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004570:	d02b      	beq.n	80045ca <I2C_Slave_ISR_IT+0x15e>
  {
    if (hi2c->XferCount > 0U)
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004576:	b29b      	uxth	r3, r3
 8004578:	2b00      	cmp	r3, #0
 800457a:	d018      	beq.n	80045ae <I2C_Slave_ISR_IT+0x142>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004586:	b2d2      	uxtb	r2, r2
 8004588:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458e:	1c5a      	adds	r2, r3, #1
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004598:	3b01      	subs	r3, #1
 800459a:	b29a      	uxth	r2, r3
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	3b01      	subs	r3, #1
 80045a8:	b29a      	uxth	r2, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d14c      	bne.n	8004652 <I2C_Slave_ISR_IT+0x1e6>
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	4a2b      	ldr	r2, [pc, #172]	; (8004668 <I2C_Slave_ISR_IT+0x1fc>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d048      	beq.n	8004652 <I2C_Slave_ISR_IT+0x1e6>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	0018      	movs	r0, r3
 80045c4:	f000 fc36 	bl	8004e34 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80045c8:	e043      	b.n	8004652 <I2C_Slave_ISR_IT+0x1e6>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	2208      	movs	r2, #8
 80045ce:	4013      	ands	r3, r2
 80045d0:	d00a      	beq.n	80045e8 <I2C_Slave_ISR_IT+0x17c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2208      	movs	r2, #8
 80045d6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80045d8:	d006      	beq.n	80045e8 <I2C_Slave_ISR_IT+0x17c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80045da:	693a      	ldr	r2, [r7, #16]
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	0011      	movs	r1, r2
 80045e0:	0018      	movs	r0, r3
 80045e2:	f000 fb41 	bl	8004c68 <I2C_ITAddrCplt>
 80045e6:	e035      	b.n	8004654 <I2C_Slave_ISR_IT+0x1e8>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	2202      	movs	r2, #2
 80045ec:	4013      	ands	r3, r2
 80045ee:	d031      	beq.n	8004654 <I2C_Slave_ISR_IT+0x1e8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2202      	movs	r2, #2
 80045f4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80045f6:	d02d      	beq.n	8004654 <I2C_Slave_ISR_IT+0x1e8>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045fc:	b29b      	uxth	r3, r3
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d018      	beq.n	8004634 <I2C_Slave_ISR_IT+0x1c8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004606:	781a      	ldrb	r2, [r3, #0]
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004612:	1c5a      	adds	r2, r3, #1
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800461c:	b29b      	uxth	r3, r3
 800461e:	3b01      	subs	r3, #1
 8004620:	b29a      	uxth	r2, r3
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800462a:	3b01      	subs	r3, #1
 800462c:	b29a      	uxth	r2, r3
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	851a      	strh	r2, [r3, #40]	; 0x28
 8004632:	e00f      	b.n	8004654 <I2C_Slave_ISR_IT+0x1e8>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004634:	697a      	ldr	r2, [r7, #20]
 8004636:	2380      	movs	r3, #128	; 0x80
 8004638:	045b      	lsls	r3, r3, #17
 800463a:	429a      	cmp	r2, r3
 800463c:	d002      	beq.n	8004644 <I2C_Slave_ISR_IT+0x1d8>
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d107      	bne.n	8004654 <I2C_Slave_ISR_IT+0x1e8>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	0018      	movs	r0, r3
 8004648:	f000 fbf4 	bl	8004e34 <I2C_ITSlaveSeqCplt>
 800464c:	e002      	b.n	8004654 <I2C_Slave_ISR_IT+0x1e8>
    if (hi2c->XferCount == 0U)
 800464e:	46c0      	nop			; (mov r8, r8)
 8004650:	e000      	b.n	8004654 <I2C_Slave_ISR_IT+0x1e8>
    if ((hi2c->XferCount == 0U) && \
 8004652:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2240      	movs	r2, #64	; 0x40
 8004658:	2100      	movs	r1, #0
 800465a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800465c:	2300      	movs	r3, #0
}
 800465e:	0018      	movs	r0, r3
 8004660:	46bd      	mov	sp, r7
 8004662:	b006      	add	sp, #24
 8004664:	bd80      	pop	{r7, pc}
 8004666:	46c0      	nop			; (mov r8, r8)
 8004668:	ffff0000 	.word	0xffff0000

0800466c <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800466c:	b590      	push	{r4, r7, lr}
 800466e:	b089      	sub	sp, #36	; 0x24
 8004670:	af02      	add	r7, sp, #8
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	60b9      	str	r1, [r7, #8]
 8004676:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2240      	movs	r2, #64	; 0x40
 800467c:	5c9b      	ldrb	r3, [r3, r2]
 800467e:	2b01      	cmp	r3, #1
 8004680:	d101      	bne.n	8004686 <I2C_Master_ISR_DMA+0x1a>
 8004682:	2302      	movs	r3, #2
 8004684:	e0e7      	b.n	8004856 <I2C_Master_ISR_DMA+0x1ea>
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2240      	movs	r2, #64	; 0x40
 800468a:	2101      	movs	r1, #1
 800468c:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	2210      	movs	r2, #16
 8004692:	4013      	ands	r3, r2
 8004694:	d017      	beq.n	80046c6 <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2210      	movs	r2, #16
 800469a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800469c:	d013      	beq.n	80046c6 <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	2210      	movs	r2, #16
 80046a4:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046aa:	2204      	movs	r2, #4
 80046ac:	431a      	orrs	r2, r3
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2120      	movs	r1, #32
 80046b6:	0018      	movs	r0, r3
 80046b8:	f001 f876 	bl	80057a8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	0018      	movs	r0, r3
 80046c0:	f000 ff8d 	bl	80055de <I2C_Flush_TXDR>
 80046c4:	e0c2      	b.n	800484c <I2C_Master_ISR_DMA+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	2280      	movs	r2, #128	; 0x80
 80046ca:	4013      	ands	r3, r2
 80046cc:	d100      	bne.n	80046d0 <I2C_Master_ISR_DMA+0x64>
 80046ce:	e07c      	b.n	80047ca <I2C_Master_ISR_DMA+0x15e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2240      	movs	r2, #64	; 0x40
 80046d4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80046d6:	d100      	bne.n	80046da <I2C_Master_ISR_DMA+0x6e>
 80046d8:	e077      	b.n	80047ca <I2C_Master_ISR_DMA+0x15e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	2140      	movs	r1, #64	; 0x40
 80046e6:	438a      	bics	r2, r1
 80046e8:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046ee:	b29b      	uxth	r3, r3
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d055      	beq.n	80047a0 <I2C_Master_ISR_DMA+0x134>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	b29a      	uxth	r2, r3
 80046fc:	2312      	movs	r3, #18
 80046fe:	18fb      	adds	r3, r7, r3
 8004700:	0592      	lsls	r2, r2, #22
 8004702:	0d92      	lsrs	r2, r2, #22
 8004704:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800470a:	b29b      	uxth	r3, r3
 800470c:	2bff      	cmp	r3, #255	; 0xff
 800470e:	d906      	bls.n	800471e <I2C_Master_ISR_DMA+0xb2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	22ff      	movs	r2, #255	; 0xff
 8004714:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8004716:	2380      	movs	r3, #128	; 0x80
 8004718:	045b      	lsls	r3, r3, #17
 800471a:	617b      	str	r3, [r7, #20]
 800471c:	e010      	b.n	8004740 <I2C_Master_ISR_DMA+0xd4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004722:	b29a      	uxth	r2, r3
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800472c:	4a4c      	ldr	r2, [pc, #304]	; (8004860 <I2C_Master_ISR_DMA+0x1f4>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d003      	beq.n	800473a <I2C_Master_ISR_DMA+0xce>
        {
          xfermode = hi2c->XferOptions;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004736:	617b      	str	r3, [r7, #20]
 8004738:	e002      	b.n	8004740 <I2C_Master_ISR_DMA+0xd4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800473a:	2380      	movs	r3, #128	; 0x80
 800473c:	049b      	lsls	r3, r3, #18
 800473e:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004744:	b2da      	uxtb	r2, r3
 8004746:	697c      	ldr	r4, [r7, #20]
 8004748:	2312      	movs	r3, #18
 800474a:	18fb      	adds	r3, r7, r3
 800474c:	8819      	ldrh	r1, [r3, #0]
 800474e:	68f8      	ldr	r0, [r7, #12]
 8004750:	2300      	movs	r3, #0
 8004752:	9300      	str	r3, [sp, #0]
 8004754:	0023      	movs	r3, r4
 8004756:	f000 ffed 	bl	8005734 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800475e:	b29a      	uxth	r2, r3
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004764:	1ad3      	subs	r3, r2, r3
 8004766:	b29a      	uxth	r2, r3
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2241      	movs	r2, #65	; 0x41
 8004770:	5c9b      	ldrb	r3, [r3, r2]
 8004772:	b2db      	uxtb	r3, r3
 8004774:	2b22      	cmp	r3, #34	; 0x22
 8004776:	d109      	bne.n	800478c <I2C_Master_ISR_DMA+0x120>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	2180      	movs	r1, #128	; 0x80
 8004784:	0209      	lsls	r1, r1, #8
 8004786:	430a      	orrs	r2, r1
 8004788:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800478a:	e05f      	b.n	800484c <I2C_Master_ISR_DMA+0x1e0>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	2180      	movs	r1, #128	; 0x80
 8004798:	01c9      	lsls	r1, r1, #7
 800479a:	430a      	orrs	r2, r1
 800479c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800479e:	e055      	b.n	800484c <I2C_Master_ISR_DMA+0x1e0>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	685a      	ldr	r2, [r3, #4]
 80047a6:	2380      	movs	r3, #128	; 0x80
 80047a8:	049b      	lsls	r3, r3, #18
 80047aa:	401a      	ands	r2, r3
 80047ac:	2380      	movs	r3, #128	; 0x80
 80047ae:	049b      	lsls	r3, r3, #18
 80047b0:	429a      	cmp	r2, r3
 80047b2:	d004      	beq.n	80047be <I2C_Master_ISR_DMA+0x152>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	0018      	movs	r0, r3
 80047b8:	f000 fafa 	bl	8004db0 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80047bc:	e046      	b.n	800484c <I2C_Master_ISR_DMA+0x1e0>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2140      	movs	r1, #64	; 0x40
 80047c2:	0018      	movs	r0, r3
 80047c4:	f000 fde0 	bl	8005388 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80047c8:	e040      	b.n	800484c <I2C_Master_ISR_DMA+0x1e0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	2240      	movs	r2, #64	; 0x40
 80047ce:	4013      	ands	r3, r2
 80047d0:	d02c      	beq.n	800482c <I2C_Master_ISR_DMA+0x1c0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2240      	movs	r2, #64	; 0x40
 80047d6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80047d8:	d028      	beq.n	800482c <I2C_Master_ISR_DMA+0x1c0>
  {
    if (hi2c->XferCount == 0U)
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047de:	b29b      	uxth	r3, r3
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d11d      	bne.n	8004820 <I2C_Master_ISR_DMA+0x1b4>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	685a      	ldr	r2, [r3, #4]
 80047ea:	2380      	movs	r3, #128	; 0x80
 80047ec:	049b      	lsls	r3, r3, #18
 80047ee:	401a      	ands	r2, r3
 80047f0:	2380      	movs	r3, #128	; 0x80
 80047f2:	049b      	lsls	r3, r3, #18
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d028      	beq.n	800484a <I2C_Master_ISR_DMA+0x1de>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047fc:	4a18      	ldr	r2, [pc, #96]	; (8004860 <I2C_Master_ISR_DMA+0x1f4>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d109      	bne.n	8004816 <I2C_Master_ISR_DMA+0x1aa>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	685a      	ldr	r2, [r3, #4]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	2180      	movs	r1, #128	; 0x80
 800480e:	01c9      	lsls	r1, r1, #7
 8004810:	430a      	orrs	r2, r1
 8004812:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8004814:	e019      	b.n	800484a <I2C_Master_ISR_DMA+0x1de>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	0018      	movs	r0, r3
 800481a:	f000 fac9 	bl	8004db0 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800481e:	e014      	b.n	800484a <I2C_Master_ISR_DMA+0x1de>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2140      	movs	r1, #64	; 0x40
 8004824:	0018      	movs	r0, r3
 8004826:	f000 fdaf 	bl	8005388 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800482a:	e00e      	b.n	800484a <I2C_Master_ISR_DMA+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	2220      	movs	r2, #32
 8004830:	4013      	ands	r3, r2
 8004832:	d00b      	beq.n	800484c <I2C_Master_ISR_DMA+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2220      	movs	r2, #32
 8004838:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800483a:	d007      	beq.n	800484c <I2C_Master_ISR_DMA+0x1e0>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800483c:	68ba      	ldr	r2, [r7, #8]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	0011      	movs	r1, r2
 8004842:	0018      	movs	r0, r3
 8004844:	f000 fb5a 	bl	8004efc <I2C_ITMasterCplt>
 8004848:	e000      	b.n	800484c <I2C_Master_ISR_DMA+0x1e0>
    if (hi2c->XferCount == 0U)
 800484a:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2240      	movs	r2, #64	; 0x40
 8004850:	2100      	movs	r1, #0
 8004852:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004854:	2300      	movs	r3, #0
}
 8004856:	0018      	movs	r0, r3
 8004858:	46bd      	mov	sp, r7
 800485a:	b007      	add	sp, #28
 800485c:	bd90      	pop	{r4, r7, pc}
 800485e:	46c0      	nop			; (mov r8, r8)
 8004860:	ffff0000 	.word	0xffff0000

08004864 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8004864:	b590      	push	{r4, r7, lr}
 8004866:	b089      	sub	sp, #36	; 0x24
 8004868:	af02      	add	r7, sp, #8
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	60b9      	str	r1, [r7, #8]
 800486e:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8004870:	4b88      	ldr	r3, [pc, #544]	; (8004a94 <I2C_Mem_ISR_DMA+0x230>)
 8004872:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2240      	movs	r2, #64	; 0x40
 8004878:	5c9b      	ldrb	r3, [r3, r2]
 800487a:	2b01      	cmp	r3, #1
 800487c:	d101      	bne.n	8004882 <I2C_Mem_ISR_DMA+0x1e>
 800487e:	2302      	movs	r3, #2
 8004880:	e104      	b.n	8004a8c <I2C_Mem_ISR_DMA+0x228>
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2240      	movs	r2, #64	; 0x40
 8004886:	2101      	movs	r1, #1
 8004888:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	2210      	movs	r2, #16
 800488e:	4013      	ands	r3, r2
 8004890:	d017      	beq.n	80048c2 <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2210      	movs	r2, #16
 8004896:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004898:	d013      	beq.n	80048c2 <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	2210      	movs	r2, #16
 80048a0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048a6:	2204      	movs	r2, #4
 80048a8:	431a      	orrs	r2, r3
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2120      	movs	r1, #32
 80048b2:	0018      	movs	r0, r3
 80048b4:	f000 ff78 	bl	80057a8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	0018      	movs	r0, r3
 80048bc:	f000 fe8f 	bl	80055de <I2C_Flush_TXDR>
 80048c0:	e0df      	b.n	8004a82 <I2C_Mem_ISR_DMA+0x21e>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	2202      	movs	r2, #2
 80048c6:	4013      	ands	r3, r2
 80048c8:	d00d      	beq.n	80048e6 <I2C_Mem_ISR_DMA+0x82>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2202      	movs	r2, #2
 80048ce:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80048d0:	d009      	beq.n	80048e6 <I2C_Mem_ISR_DMA+0x82>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	68fa      	ldr	r2, [r7, #12]
 80048d8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80048da:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2201      	movs	r2, #1
 80048e0:	4252      	negs	r2, r2
 80048e2:	651a      	str	r2, [r3, #80]	; 0x50
 80048e4:	e0cd      	b.n	8004a82 <I2C_Mem_ISR_DMA+0x21e>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	2280      	movs	r2, #128	; 0x80
 80048ea:	4013      	ands	r3, r2
 80048ec:	d05e      	beq.n	80049ac <I2C_Mem_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2240      	movs	r2, #64	; 0x40
 80048f2:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80048f4:	d05a      	beq.n	80049ac <I2C_Mem_ISR_DMA+0x148>
  {
    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2110      	movs	r1, #16
 80048fa:	0018      	movs	r0, r3
 80048fc:	f000 ff54 	bl	80057a8 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004904:	b29b      	uxth	r3, r3
 8004906:	2b00      	cmp	r3, #0
 8004908:	d04a      	beq.n	80049a0 <I2C_Mem_ISR_DMA+0x13c>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800490e:	b29b      	uxth	r3, r3
 8004910:	2bff      	cmp	r3, #255	; 0xff
 8004912:	d910      	bls.n	8004936 <I2C_Mem_ISR_DMA+0xd2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	22ff      	movs	r2, #255	; 0xff
 8004918:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800491e:	b299      	uxth	r1, r3
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004924:	b2da      	uxtb	r2, r3
 8004926:	2380      	movs	r3, #128	; 0x80
 8004928:	045b      	lsls	r3, r3, #17
 800492a:	68f8      	ldr	r0, [r7, #12]
 800492c:	2400      	movs	r4, #0
 800492e:	9400      	str	r4, [sp, #0]
 8004930:	f000 ff00 	bl	8005734 <I2C_TransferConfig>
 8004934:	e011      	b.n	800495a <I2C_Mem_ISR_DMA+0xf6>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800493a:	b29a      	uxth	r2, r3
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004944:	b299      	uxth	r1, r3
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800494a:	b2da      	uxtb	r2, r3
 800494c:	2380      	movs	r3, #128	; 0x80
 800494e:	049b      	lsls	r3, r3, #18
 8004950:	68f8      	ldr	r0, [r7, #12]
 8004952:	2400      	movs	r4, #0
 8004954:	9400      	str	r4, [sp, #0]
 8004956:	f000 feed 	bl	8005734 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800495e:	b29a      	uxth	r2, r3
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004964:	1ad3      	subs	r3, r2, r3
 8004966:	b29a      	uxth	r2, r3
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2241      	movs	r2, #65	; 0x41
 8004970:	5c9b      	ldrb	r3, [r3, r2]
 8004972:	b2db      	uxtb	r3, r3
 8004974:	2b22      	cmp	r3, #34	; 0x22
 8004976:	d109      	bne.n	800498c <I2C_Mem_ISR_DMA+0x128>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	2180      	movs	r1, #128	; 0x80
 8004984:	0209      	lsls	r1, r1, #8
 8004986:	430a      	orrs	r2, r1
 8004988:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800498a:	e07a      	b.n	8004a82 <I2C_Mem_ISR_DMA+0x21e>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	2180      	movs	r1, #128	; 0x80
 8004998:	01c9      	lsls	r1, r1, #7
 800499a:	430a      	orrs	r2, r1
 800499c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800499e:	e070      	b.n	8004a82 <I2C_Mem_ISR_DMA+0x21e>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2140      	movs	r1, #64	; 0x40
 80049a4:	0018      	movs	r0, r3
 80049a6:	f000 fcef 	bl	8005388 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80049aa:	e06a      	b.n	8004a82 <I2C_Mem_ISR_DMA+0x21e>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	2240      	movs	r2, #64	; 0x40
 80049b0:	4013      	ands	r3, r2
 80049b2:	d058      	beq.n	8004a66 <I2C_Mem_ISR_DMA+0x202>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2240      	movs	r2, #64	; 0x40
 80049b8:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80049ba:	d054      	beq.n	8004a66 <I2C_Mem_ISR_DMA+0x202>
  {
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2241      	movs	r2, #65	; 0x41
 80049c0:	5c9b      	ldrb	r3, [r3, r2]
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	2b22      	cmp	r3, #34	; 0x22
 80049c6:	d101      	bne.n	80049cc <I2C_Mem_ISR_DMA+0x168>
    {
      direction = I2C_GENERATE_START_READ;
 80049c8:	4b33      	ldr	r3, [pc, #204]	; (8004a98 <I2C_Mem_ISR_DMA+0x234>)
 80049ca:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049d0:	b29b      	uxth	r3, r3
 80049d2:	2bff      	cmp	r3, #255	; 0xff
 80049d4:	d911      	bls.n	80049fa <I2C_Mem_ISR_DMA+0x196>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	22ff      	movs	r2, #255	; 0xff
 80049da:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049e0:	b299      	uxth	r1, r3
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049e6:	b2da      	uxtb	r2, r3
 80049e8:	2380      	movs	r3, #128	; 0x80
 80049ea:	045c      	lsls	r4, r3, #17
 80049ec:	68f8      	ldr	r0, [r7, #12]
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	9300      	str	r3, [sp, #0]
 80049f2:	0023      	movs	r3, r4
 80049f4:	f000 fe9e 	bl	8005734 <I2C_TransferConfig>
 80049f8:	e012      	b.n	8004a20 <I2C_Mem_ISR_DMA+0x1bc>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049fe:	b29a      	uxth	r2, r3
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a08:	b299      	uxth	r1, r3
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a0e:	b2da      	uxtb	r2, r3
 8004a10:	2380      	movs	r3, #128	; 0x80
 8004a12:	049c      	lsls	r4, r3, #18
 8004a14:	68f8      	ldr	r0, [r7, #12]
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	9300      	str	r3, [sp, #0]
 8004a1a:	0023      	movs	r3, r4
 8004a1c:	f000 fe8a 	bl	8005734 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a24:	b29a      	uxth	r2, r3
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a2a:	1ad3      	subs	r3, r2, r3
 8004a2c:	b29a      	uxth	r2, r3
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2241      	movs	r2, #65	; 0x41
 8004a36:	5c9b      	ldrb	r3, [r3, r2]
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	2b22      	cmp	r3, #34	; 0x22
 8004a3c:	d109      	bne.n	8004a52 <I2C_Mem_ISR_DMA+0x1ee>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	2180      	movs	r1, #128	; 0x80
 8004a4a:	0209      	lsls	r1, r1, #8
 8004a4c:	430a      	orrs	r2, r1
 8004a4e:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a50:	e017      	b.n	8004a82 <I2C_Mem_ISR_DMA+0x21e>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	2180      	movs	r1, #128	; 0x80
 8004a5e:	01c9      	lsls	r1, r1, #7
 8004a60:	430a      	orrs	r2, r1
 8004a62:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a64:	e00d      	b.n	8004a82 <I2C_Mem_ISR_DMA+0x21e>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	2220      	movs	r2, #32
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	d009      	beq.n	8004a82 <I2C_Mem_ISR_DMA+0x21e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2220      	movs	r2, #32
 8004a72:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004a74:	d005      	beq.n	8004a82 <I2C_Mem_ISR_DMA+0x21e>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8004a76:	68ba      	ldr	r2, [r7, #8]
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	0011      	movs	r1, r2
 8004a7c:	0018      	movs	r0, r3
 8004a7e:	f000 fa3d 	bl	8004efc <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2240      	movs	r2, #64	; 0x40
 8004a86:	2100      	movs	r1, #0
 8004a88:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a8a:	2300      	movs	r3, #0
}
 8004a8c:	0018      	movs	r0, r3
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	b007      	add	sp, #28
 8004a92:	bd90      	pop	{r4, r7, pc}
 8004a94:	80002000 	.word	0x80002000
 8004a98:	80002400 	.word	0x80002400

08004a9c <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b088      	sub	sp, #32
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	60b9      	str	r1, [r7, #8]
 8004aa6:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aac:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2240      	movs	r2, #64	; 0x40
 8004ab6:	5c9b      	ldrb	r3, [r3, r2]
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d101      	bne.n	8004ac0 <I2C_Slave_ISR_DMA+0x24>
 8004abc:	2302      	movs	r3, #2
 8004abe:	e0cd      	b.n	8004c5c <I2C_Slave_ISR_DMA+0x1c0>
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2240      	movs	r2, #64	; 0x40
 8004ac4:	2101      	movs	r1, #1
 8004ac6:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	2220      	movs	r2, #32
 8004acc:	4013      	ands	r3, r2
 8004ace:	d009      	beq.n	8004ae4 <I2C_Slave_ISR_DMA+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2220      	movs	r2, #32
 8004ad4:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004ad6:	d005      	beq.n	8004ae4 <I2C_Slave_ISR_DMA+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8004ad8:	68ba      	ldr	r2, [r7, #8]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	0011      	movs	r1, r2
 8004ade:	0018      	movs	r0, r3
 8004ae0:	f000 fada 	bl	8005098 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	2210      	movs	r2, #16
 8004ae8:	4013      	ands	r3, r2
 8004aea:	d100      	bne.n	8004aee <I2C_Slave_ISR_DMA+0x52>
 8004aec:	e0a3      	b.n	8004c36 <I2C_Slave_ISR_DMA+0x19a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2210      	movs	r2, #16
 8004af2:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004af4:	d100      	bne.n	8004af8 <I2C_Slave_ISR_DMA+0x5c>
 8004af6:	e09e      	b.n	8004c36 <I2C_Slave_ISR_DMA+0x19a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004af8:	687a      	ldr	r2, [r7, #4]
 8004afa:	2380      	movs	r3, #128	; 0x80
 8004afc:	01db      	lsls	r3, r3, #7
 8004afe:	4013      	ands	r3, r2
 8004b00:	d105      	bne.n	8004b0e <I2C_Slave_ISR_DMA+0x72>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8004b02:	687a      	ldr	r2, [r7, #4]
 8004b04:	2380      	movs	r3, #128	; 0x80
 8004b06:	021b      	lsls	r3, r3, #8
 8004b08:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004b0a:	d100      	bne.n	8004b0e <I2C_Slave_ISR_DMA+0x72>
 8004b0c:	e08c      	b.n	8004c28 <I2C_Slave_ISR_DMA+0x18c>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d00c      	beq.n	8004b30 <I2C_Slave_ISR_DMA+0x94>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8004b16:	687a      	ldr	r2, [r7, #4]
 8004b18:	2380      	movs	r3, #128	; 0x80
 8004b1a:	021b      	lsls	r3, r3, #8
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	d007      	beq.n	8004b30 <I2C_Slave_ISR_DMA+0x94>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d101      	bne.n	8004b30 <I2C_Slave_ISR_DMA+0x94>
          {
            treatdmanack = 1U;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d00c      	beq.n	8004b52 <I2C_Slave_ISR_DMA+0xb6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8004b38:	687a      	ldr	r2, [r7, #4]
 8004b3a:	2380      	movs	r3, #128	; 0x80
 8004b3c:	01db      	lsls	r3, r3, #7
 8004b3e:	4013      	ands	r3, r2
 8004b40:	d007      	beq.n	8004b52 <I2C_Slave_ISR_DMA+0xb6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d101      	bne.n	8004b52 <I2C_Slave_ISR_DMA+0xb6>
          {
            treatdmanack = 1U;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d12d      	bne.n	8004bb4 <I2C_Slave_ISR_DMA+0x118>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2241      	movs	r2, #65	; 0x41
 8004b5c:	5c9b      	ldrb	r3, [r3, r2]
 8004b5e:	b2db      	uxtb	r3, r3
 8004b60:	2b28      	cmp	r3, #40	; 0x28
 8004b62:	d10b      	bne.n	8004b7c <I2C_Slave_ISR_DMA+0xe0>
 8004b64:	69ba      	ldr	r2, [r7, #24]
 8004b66:	2380      	movs	r3, #128	; 0x80
 8004b68:	049b      	lsls	r3, r3, #18
 8004b6a:	429a      	cmp	r2, r3
 8004b6c:	d106      	bne.n	8004b7c <I2C_Slave_ISR_DMA+0xe0>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8004b6e:	68ba      	ldr	r2, [r7, #8]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	0011      	movs	r1, r2
 8004b74:	0018      	movs	r0, r3
 8004b76:	f000 fbaf 	bl	80052d8 <I2C_ITListenCplt>
 8004b7a:	e054      	b.n	8004c26 <I2C_Slave_ISR_DMA+0x18a>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2241      	movs	r2, #65	; 0x41
 8004b80:	5c9b      	ldrb	r3, [r3, r2]
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	2b29      	cmp	r3, #41	; 0x29
 8004b86:	d110      	bne.n	8004baa <I2C_Slave_ISR_DMA+0x10e>
 8004b88:	69bb      	ldr	r3, [r7, #24]
 8004b8a:	4a36      	ldr	r2, [pc, #216]	; (8004c64 <I2C_Slave_ISR_DMA+0x1c8>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d00c      	beq.n	8004baa <I2C_Slave_ISR_DMA+0x10e>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	2210      	movs	r2, #16
 8004b96:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	0018      	movs	r0, r3
 8004b9c:	f000 fd1f 	bl	80055de <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	0018      	movs	r0, r3
 8004ba4:	f000 f946 	bl	8004e34 <I2C_ITSlaveSeqCplt>
 8004ba8:	e03d      	b.n	8004c26 <I2C_Slave_ISR_DMA+0x18a>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	2210      	movs	r2, #16
 8004bb0:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8004bb2:	e03e      	b.n	8004c32 <I2C_Slave_ISR_DMA+0x196>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	2210      	movs	r2, #16
 8004bba:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bc0:	2204      	movs	r2, #4
 8004bc2:	431a      	orrs	r2, r3
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8004bc8:	2317      	movs	r3, #23
 8004bca:	18fb      	adds	r3, r7, r3
 8004bcc:	68fa      	ldr	r2, [r7, #12]
 8004bce:	2141      	movs	r1, #65	; 0x41
 8004bd0:	5c52      	ldrb	r2, [r2, r1]
 8004bd2:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004bd4:	69bb      	ldr	r3, [r7, #24]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d004      	beq.n	8004be4 <I2C_Slave_ISR_DMA+0x148>
 8004bda:	69ba      	ldr	r2, [r7, #24]
 8004bdc:	2380      	movs	r3, #128	; 0x80
 8004bde:	045b      	lsls	r3, r3, #17
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d126      	bne.n	8004c32 <I2C_Slave_ISR_DMA+0x196>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004be4:	2217      	movs	r2, #23
 8004be6:	18bb      	adds	r3, r7, r2
 8004be8:	781b      	ldrb	r3, [r3, #0]
 8004bea:	2b21      	cmp	r3, #33	; 0x21
 8004bec:	d003      	beq.n	8004bf6 <I2C_Slave_ISR_DMA+0x15a>
 8004bee:	18bb      	adds	r3, r7, r2
 8004bf0:	781b      	ldrb	r3, [r3, #0]
 8004bf2:	2b29      	cmp	r3, #41	; 0x29
 8004bf4:	d103      	bne.n	8004bfe <I2C_Slave_ISR_DMA+0x162>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2221      	movs	r2, #33	; 0x21
 8004bfa:	631a      	str	r2, [r3, #48]	; 0x30
 8004bfc:	e00b      	b.n	8004c16 <I2C_Slave_ISR_DMA+0x17a>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004bfe:	2217      	movs	r2, #23
 8004c00:	18bb      	adds	r3, r7, r2
 8004c02:	781b      	ldrb	r3, [r3, #0]
 8004c04:	2b22      	cmp	r3, #34	; 0x22
 8004c06:	d003      	beq.n	8004c10 <I2C_Slave_ISR_DMA+0x174>
 8004c08:	18bb      	adds	r3, r7, r2
 8004c0a:	781b      	ldrb	r3, [r3, #0]
 8004c0c:	2b2a      	cmp	r3, #42	; 0x2a
 8004c0e:	d102      	bne.n	8004c16 <I2C_Slave_ISR_DMA+0x17a>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2222      	movs	r2, #34	; 0x22
 8004c14:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	0011      	movs	r1, r2
 8004c1e:	0018      	movs	r0, r3
 8004c20:	f000 fbb2 	bl	8005388 <I2C_ITError>
      if (treatdmanack == 1U)
 8004c24:	e005      	b.n	8004c32 <I2C_Slave_ISR_DMA+0x196>
 8004c26:	e004      	b.n	8004c32 <I2C_Slave_ISR_DMA+0x196>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	2210      	movs	r2, #16
 8004c2e:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004c30:	e00f      	b.n	8004c52 <I2C_Slave_ISR_DMA+0x1b6>
      if (treatdmanack == 1U)
 8004c32:	46c0      	nop			; (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004c34:	e00d      	b.n	8004c52 <I2C_Slave_ISR_DMA+0x1b6>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	2208      	movs	r2, #8
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	d009      	beq.n	8004c52 <I2C_Slave_ISR_DMA+0x1b6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2208      	movs	r2, #8
 8004c42:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004c44:	d005      	beq.n	8004c52 <I2C_Slave_ISR_DMA+0x1b6>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8004c46:	68ba      	ldr	r2, [r7, #8]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	0011      	movs	r1, r2
 8004c4c:	0018      	movs	r0, r3
 8004c4e:	f000 f80b 	bl	8004c68 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2240      	movs	r2, #64	; 0x40
 8004c56:	2100      	movs	r1, #0
 8004c58:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c5a:	2300      	movs	r3, #0
}
 8004c5c:	0018      	movs	r0, r3
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	b008      	add	sp, #32
 8004c62:	bd80      	pop	{r7, pc}
 8004c64:	ffff0000 	.word	0xffff0000

08004c68 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004c68:	b5b0      	push	{r4, r5, r7, lr}
 8004c6a:	b084      	sub	sp, #16
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
 8004c70:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2241      	movs	r2, #65	; 0x41
 8004c76:	5c9b      	ldrb	r3, [r3, r2]
 8004c78:	b2db      	uxtb	r3, r3
 8004c7a:	001a      	movs	r2, r3
 8004c7c:	2328      	movs	r3, #40	; 0x28
 8004c7e:	4013      	ands	r3, r2
 8004c80:	2b28      	cmp	r3, #40	; 0x28
 8004c82:	d000      	beq.n	8004c86 <I2C_ITAddrCplt+0x1e>
 8004c84:	e088      	b.n	8004d98 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	699b      	ldr	r3, [r3, #24]
 8004c8c:	0c1b      	lsrs	r3, r3, #16
 8004c8e:	b2da      	uxtb	r2, r3
 8004c90:	250f      	movs	r5, #15
 8004c92:	197b      	adds	r3, r7, r5
 8004c94:	2101      	movs	r1, #1
 8004c96:	400a      	ands	r2, r1
 8004c98:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	699b      	ldr	r3, [r3, #24]
 8004ca0:	0c1b      	lsrs	r3, r3, #16
 8004ca2:	b29a      	uxth	r2, r3
 8004ca4:	200c      	movs	r0, #12
 8004ca6:	183b      	adds	r3, r7, r0
 8004ca8:	21fe      	movs	r1, #254	; 0xfe
 8004caa:	400a      	ands	r2, r1
 8004cac:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	b29a      	uxth	r2, r3
 8004cb6:	240a      	movs	r4, #10
 8004cb8:	193b      	adds	r3, r7, r4
 8004cba:	0592      	lsls	r2, r2, #22
 8004cbc:	0d92      	lsrs	r2, r2, #22
 8004cbe:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	68db      	ldr	r3, [r3, #12]
 8004cc6:	b29a      	uxth	r2, r3
 8004cc8:	2308      	movs	r3, #8
 8004cca:	18fb      	adds	r3, r7, r3
 8004ccc:	21fe      	movs	r1, #254	; 0xfe
 8004cce:	400a      	ands	r2, r1
 8004cd0:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	68db      	ldr	r3, [r3, #12]
 8004cd6:	2b02      	cmp	r3, #2
 8004cd8:	d148      	bne.n	8004d6c <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004cda:	0021      	movs	r1, r4
 8004cdc:	187b      	adds	r3, r7, r1
 8004cde:	881b      	ldrh	r3, [r3, #0]
 8004ce0:	09db      	lsrs	r3, r3, #7
 8004ce2:	b29a      	uxth	r2, r3
 8004ce4:	183b      	adds	r3, r7, r0
 8004ce6:	881b      	ldrh	r3, [r3, #0]
 8004ce8:	4053      	eors	r3, r2
 8004cea:	b29b      	uxth	r3, r3
 8004cec:	001a      	movs	r2, r3
 8004cee:	2306      	movs	r3, #6
 8004cf0:	4013      	ands	r3, r2
 8004cf2:	d120      	bne.n	8004d36 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8004cf4:	183b      	adds	r3, r7, r0
 8004cf6:	187a      	adds	r2, r7, r1
 8004cf8:	8812      	ldrh	r2, [r2, #0]
 8004cfa:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d00:	1c5a      	adds	r2, r3, #1
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d0a:	2b02      	cmp	r3, #2
 8004d0c:	d14c      	bne.n	8004da8 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	2208      	movs	r2, #8
 8004d1a:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2240      	movs	r2, #64	; 0x40
 8004d20:	2100      	movs	r1, #0
 8004d22:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004d24:	183b      	adds	r3, r7, r0
 8004d26:	881a      	ldrh	r2, [r3, #0]
 8004d28:	197b      	adds	r3, r7, r5
 8004d2a:	7819      	ldrb	r1, [r3, #0]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	0018      	movs	r0, r3
 8004d30:	f7ff fa39 	bl	80041a6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004d34:	e038      	b.n	8004da8 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8004d36:	240c      	movs	r4, #12
 8004d38:	193b      	adds	r3, r7, r4
 8004d3a:	2208      	movs	r2, #8
 8004d3c:	18ba      	adds	r2, r7, r2
 8004d3e:	8812      	ldrh	r2, [r2, #0]
 8004d40:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004d42:	2380      	movs	r3, #128	; 0x80
 8004d44:	021a      	lsls	r2, r3, #8
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	0011      	movs	r1, r2
 8004d4a:	0018      	movs	r0, r3
 8004d4c:	f000 fdba 	bl	80058c4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2240      	movs	r2, #64	; 0x40
 8004d54:	2100      	movs	r1, #0
 8004d56:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004d58:	193b      	adds	r3, r7, r4
 8004d5a:	881a      	ldrh	r2, [r3, #0]
 8004d5c:	230f      	movs	r3, #15
 8004d5e:	18fb      	adds	r3, r7, r3
 8004d60:	7819      	ldrb	r1, [r3, #0]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	0018      	movs	r0, r3
 8004d66:	f7ff fa1e 	bl	80041a6 <HAL_I2C_AddrCallback>
}
 8004d6a:	e01d      	b.n	8004da8 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004d6c:	2380      	movs	r3, #128	; 0x80
 8004d6e:	021a      	lsls	r2, r3, #8
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	0011      	movs	r1, r2
 8004d74:	0018      	movs	r0, r3
 8004d76:	f000 fda5 	bl	80058c4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2240      	movs	r2, #64	; 0x40
 8004d7e:	2100      	movs	r1, #0
 8004d80:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004d82:	230c      	movs	r3, #12
 8004d84:	18fb      	adds	r3, r7, r3
 8004d86:	881a      	ldrh	r2, [r3, #0]
 8004d88:	230f      	movs	r3, #15
 8004d8a:	18fb      	adds	r3, r7, r3
 8004d8c:	7819      	ldrb	r1, [r3, #0]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	0018      	movs	r0, r3
 8004d92:	f7ff fa08 	bl	80041a6 <HAL_I2C_AddrCallback>
}
 8004d96:	e007      	b.n	8004da8 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	2208      	movs	r2, #8
 8004d9e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2240      	movs	r2, #64	; 0x40
 8004da4:	2100      	movs	r1, #0
 8004da6:	5499      	strb	r1, [r3, r2]
}
 8004da8:	46c0      	nop			; (mov r8, r8)
 8004daa:	46bd      	mov	sp, r7
 8004dac:	b004      	add	sp, #16
 8004dae:	bdb0      	pop	{r4, r5, r7, pc}

08004db0 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b082      	sub	sp, #8
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2242      	movs	r2, #66	; 0x42
 8004dbc:	2100      	movs	r1, #0
 8004dbe:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2241      	movs	r2, #65	; 0x41
 8004dc4:	5c9b      	ldrb	r3, [r3, r2]
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	2b21      	cmp	r3, #33	; 0x21
 8004dca:	d117      	bne.n	8004dfc <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2241      	movs	r2, #65	; 0x41
 8004dd0:	2120      	movs	r1, #32
 8004dd2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2211      	movs	r2, #17
 8004dd8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2101      	movs	r1, #1
 8004de4:	0018      	movs	r0, r3
 8004de6:	f000 fd6d 	bl	80058c4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2240      	movs	r2, #64	; 0x40
 8004dee:	2100      	movs	r1, #0
 8004df0:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	0018      	movs	r0, r3
 8004df6:	f7ff f9b6 	bl	8004166 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004dfa:	e016      	b.n	8004e2a <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2241      	movs	r2, #65	; 0x41
 8004e00:	2120      	movs	r1, #32
 8004e02:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2212      	movs	r2, #18
 8004e08:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2102      	movs	r1, #2
 8004e14:	0018      	movs	r0, r3
 8004e16:	f000 fd55 	bl	80058c4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2240      	movs	r2, #64	; 0x40
 8004e1e:	2100      	movs	r1, #0
 8004e20:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	0018      	movs	r0, r3
 8004e26:	f7ff f9a6 	bl	8004176 <HAL_I2C_MasterRxCpltCallback>
}
 8004e2a:	46c0      	nop			; (mov r8, r8)
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	b002      	add	sp, #8
 8004e30:	bd80      	pop	{r7, pc}
	...

08004e34 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b084      	sub	sp, #16
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2242      	movs	r2, #66	; 0x42
 8004e48:	2100      	movs	r1, #0
 8004e4a:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004e4c:	68fa      	ldr	r2, [r7, #12]
 8004e4e:	2380      	movs	r3, #128	; 0x80
 8004e50:	01db      	lsls	r3, r3, #7
 8004e52:	4013      	ands	r3, r2
 8004e54:	d008      	beq.n	8004e68 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4924      	ldr	r1, [pc, #144]	; (8004ef4 <I2C_ITSlaveSeqCplt+0xc0>)
 8004e62:	400a      	ands	r2, r1
 8004e64:	601a      	str	r2, [r3, #0]
 8004e66:	e00c      	b.n	8004e82 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004e68:	68fa      	ldr	r2, [r7, #12]
 8004e6a:	2380      	movs	r3, #128	; 0x80
 8004e6c:	021b      	lsls	r3, r3, #8
 8004e6e:	4013      	ands	r3, r2
 8004e70:	d007      	beq.n	8004e82 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	491e      	ldr	r1, [pc, #120]	; (8004ef8 <I2C_ITSlaveSeqCplt+0xc4>)
 8004e7e:	400a      	ands	r2, r1
 8004e80:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2241      	movs	r2, #65	; 0x41
 8004e86:	5c9b      	ldrb	r3, [r3, r2]
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	2b29      	cmp	r3, #41	; 0x29
 8004e8c:	d114      	bne.n	8004eb8 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2241      	movs	r2, #65	; 0x41
 8004e92:	2128      	movs	r1, #40	; 0x28
 8004e94:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2221      	movs	r2, #33	; 0x21
 8004e9a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2101      	movs	r1, #1
 8004ea0:	0018      	movs	r0, r3
 8004ea2:	f000 fd0f 	bl	80058c4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2240      	movs	r2, #64	; 0x40
 8004eaa:	2100      	movs	r1, #0
 8004eac:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	0018      	movs	r0, r3
 8004eb2:	f7ff f968 	bl	8004186 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004eb6:	e019      	b.n	8004eec <I2C_ITSlaveSeqCplt+0xb8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2241      	movs	r2, #65	; 0x41
 8004ebc:	5c9b      	ldrb	r3, [r3, r2]
 8004ebe:	b2db      	uxtb	r3, r3
 8004ec0:	2b2a      	cmp	r3, #42	; 0x2a
 8004ec2:	d113      	bne.n	8004eec <I2C_ITSlaveSeqCplt+0xb8>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2241      	movs	r2, #65	; 0x41
 8004ec8:	2128      	movs	r1, #40	; 0x28
 8004eca:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2222      	movs	r2, #34	; 0x22
 8004ed0:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2102      	movs	r1, #2
 8004ed6:	0018      	movs	r0, r3
 8004ed8:	f000 fcf4 	bl	80058c4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2240      	movs	r2, #64	; 0x40
 8004ee0:	2100      	movs	r1, #0
 8004ee2:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	0018      	movs	r0, r3
 8004ee8:	f7ff f955 	bl	8004196 <HAL_I2C_SlaveRxCpltCallback>
}
 8004eec:	46c0      	nop			; (mov r8, r8)
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	b004      	add	sp, #16
 8004ef2:	bd80      	pop	{r7, pc}
 8004ef4:	ffffbfff 	.word	0xffffbfff
 8004ef8:	ffff7fff 	.word	0xffff7fff

08004efc <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b086      	sub	sp, #24
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	2220      	movs	r2, #32
 8004f10:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2241      	movs	r2, #65	; 0x41
 8004f16:	5c9b      	ldrb	r3, [r3, r2]
 8004f18:	b2db      	uxtb	r3, r3
 8004f1a:	2b21      	cmp	r3, #33	; 0x21
 8004f1c:	d108      	bne.n	8004f30 <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2101      	movs	r1, #1
 8004f22:	0018      	movs	r0, r3
 8004f24:	f000 fcce 	bl	80058c4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2211      	movs	r2, #17
 8004f2c:	631a      	str	r2, [r3, #48]	; 0x30
 8004f2e:	e00d      	b.n	8004f4c <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2241      	movs	r2, #65	; 0x41
 8004f34:	5c9b      	ldrb	r3, [r3, r2]
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	2b22      	cmp	r3, #34	; 0x22
 8004f3a:	d107      	bne.n	8004f4c <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2102      	movs	r1, #2
 8004f40:	0018      	movs	r0, r3
 8004f42:	f000 fcbf 	bl	80058c4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2212      	movs	r2, #18
 8004f4a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	685a      	ldr	r2, [r3, #4]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	494e      	ldr	r1, [pc, #312]	; (8005090 <I2C_ITMasterCplt+0x194>)
 8004f58:	400a      	ands	r2, r1
 8004f5a:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	4a4b      	ldr	r2, [pc, #300]	; (8005094 <I2C_ITMasterCplt+0x198>)
 8004f66:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	2210      	movs	r2, #16
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	d009      	beq.n	8004f84 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2210      	movs	r2, #16
 8004f76:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f7c:	2204      	movs	r2, #4
 8004f7e:	431a      	orrs	r2, r3
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2241      	movs	r2, #65	; 0x41
 8004f88:	5c9b      	ldrb	r3, [r3, r2]
 8004f8a:	b2db      	uxtb	r3, r3
 8004f8c:	2b60      	cmp	r3, #96	; 0x60
 8004f8e:	d109      	bne.n	8004fa4 <I2C_ITMasterCplt+0xa8>
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	2204      	movs	r2, #4
 8004f94:	4013      	ands	r3, r2
 8004f96:	d005      	beq.n	8004fa4 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8004fa2:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	0018      	movs	r0, r3
 8004fa8:	f000 fb19 	bl	80055de <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fb0:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2241      	movs	r2, #65	; 0x41
 8004fb6:	5c9b      	ldrb	r3, [r3, r2]
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	2b60      	cmp	r3, #96	; 0x60
 8004fbc:	d002      	beq.n	8004fc4 <I2C_ITMasterCplt+0xc8>
 8004fbe:	693b      	ldr	r3, [r7, #16]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d007      	beq.n	8004fd4 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	0011      	movs	r1, r2
 8004fcc:	0018      	movs	r0, r3
 8004fce:	f000 f9db 	bl	8005388 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004fd2:	e058      	b.n	8005086 <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2241      	movs	r2, #65	; 0x41
 8004fd8:	5c9b      	ldrb	r3, [r3, r2]
 8004fda:	b2db      	uxtb	r3, r3
 8004fdc:	2b21      	cmp	r3, #33	; 0x21
 8004fde:	d126      	bne.n	800502e <I2C_ITMasterCplt+0x132>
    hi2c->State = HAL_I2C_STATE_READY;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2241      	movs	r2, #65	; 0x41
 8004fe4:	2120      	movs	r1, #32
 8004fe6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2200      	movs	r2, #0
 8004fec:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2242      	movs	r2, #66	; 0x42
 8004ff2:	5c9b      	ldrb	r3, [r3, r2]
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	2b40      	cmp	r3, #64	; 0x40
 8004ff8:	d10c      	bne.n	8005014 <I2C_ITMasterCplt+0x118>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2242      	movs	r2, #66	; 0x42
 8004ffe:	2100      	movs	r1, #0
 8005000:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2240      	movs	r2, #64	; 0x40
 8005006:	2100      	movs	r1, #0
 8005008:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	0018      	movs	r0, r3
 800500e:	f7ff f8e2 	bl	80041d6 <HAL_I2C_MemTxCpltCallback>
}
 8005012:	e038      	b.n	8005086 <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2242      	movs	r2, #66	; 0x42
 8005018:	2100      	movs	r1, #0
 800501a:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2240      	movs	r2, #64	; 0x40
 8005020:	2100      	movs	r1, #0
 8005022:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	0018      	movs	r0, r3
 8005028:	f7ff f89d 	bl	8004166 <HAL_I2C_MasterTxCpltCallback>
}
 800502c:	e02b      	b.n	8005086 <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2241      	movs	r2, #65	; 0x41
 8005032:	5c9b      	ldrb	r3, [r3, r2]
 8005034:	b2db      	uxtb	r3, r3
 8005036:	2b22      	cmp	r3, #34	; 0x22
 8005038:	d125      	bne.n	8005086 <I2C_ITMasterCplt+0x18a>
    hi2c->State = HAL_I2C_STATE_READY;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2241      	movs	r2, #65	; 0x41
 800503e:	2120      	movs	r1, #32
 8005040:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2242      	movs	r2, #66	; 0x42
 800504c:	5c9b      	ldrb	r3, [r3, r2]
 800504e:	b2db      	uxtb	r3, r3
 8005050:	2b40      	cmp	r3, #64	; 0x40
 8005052:	d10c      	bne.n	800506e <I2C_ITMasterCplt+0x172>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2242      	movs	r2, #66	; 0x42
 8005058:	2100      	movs	r1, #0
 800505a:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2240      	movs	r2, #64	; 0x40
 8005060:	2100      	movs	r1, #0
 8005062:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	0018      	movs	r0, r3
 8005068:	f7ff f8bd 	bl	80041e6 <HAL_I2C_MemRxCpltCallback>
}
 800506c:	e00b      	b.n	8005086 <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2242      	movs	r2, #66	; 0x42
 8005072:	2100      	movs	r1, #0
 8005074:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2240      	movs	r2, #64	; 0x40
 800507a:	2100      	movs	r1, #0
 800507c:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	0018      	movs	r0, r3
 8005082:	f7ff f878 	bl	8004176 <HAL_I2C_MasterRxCpltCallback>
}
 8005086:	46c0      	nop			; (mov r8, r8)
 8005088:	46bd      	mov	sp, r7
 800508a:	b006      	add	sp, #24
 800508c:	bd80      	pop	{r7, pc}
 800508e:	46c0      	nop			; (mov r8, r8)
 8005090:	fe00e800 	.word	0xfe00e800
 8005094:	ffff0000 	.word	0xffff0000

08005098 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b086      	sub	sp, #24
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80050ae:	200f      	movs	r0, #15
 80050b0:	183b      	adds	r3, r7, r0
 80050b2:	687a      	ldr	r2, [r7, #4]
 80050b4:	2141      	movs	r1, #65	; 0x41
 80050b6:	5c52      	ldrb	r2, [r2, r1]
 80050b8:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	2220      	movs	r2, #32
 80050c0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80050c2:	183b      	adds	r3, r7, r0
 80050c4:	781b      	ldrb	r3, [r3, #0]
 80050c6:	2b21      	cmp	r3, #33	; 0x21
 80050c8:	d003      	beq.n	80050d2 <I2C_ITSlaveCplt+0x3a>
 80050ca:	183b      	adds	r3, r7, r0
 80050cc:	781b      	ldrb	r3, [r3, #0]
 80050ce:	2b29      	cmp	r3, #41	; 0x29
 80050d0:	d109      	bne.n	80050e6 <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80050d2:	4a7b      	ldr	r2, [pc, #492]	; (80052c0 <I2C_ITSlaveCplt+0x228>)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	0011      	movs	r1, r2
 80050d8:	0018      	movs	r0, r3
 80050da:	f000 fbf3 	bl	80058c4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2221      	movs	r2, #33	; 0x21
 80050e2:	631a      	str	r2, [r3, #48]	; 0x30
 80050e4:	e011      	b.n	800510a <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80050e6:	220f      	movs	r2, #15
 80050e8:	18bb      	adds	r3, r7, r2
 80050ea:	781b      	ldrb	r3, [r3, #0]
 80050ec:	2b22      	cmp	r3, #34	; 0x22
 80050ee:	d003      	beq.n	80050f8 <I2C_ITSlaveCplt+0x60>
 80050f0:	18bb      	adds	r3, r7, r2
 80050f2:	781b      	ldrb	r3, [r3, #0]
 80050f4:	2b2a      	cmp	r3, #42	; 0x2a
 80050f6:	d108      	bne.n	800510a <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80050f8:	4a72      	ldr	r2, [pc, #456]	; (80052c4 <I2C_ITSlaveCplt+0x22c>)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	0011      	movs	r1, r2
 80050fe:	0018      	movs	r0, r3
 8005100:	f000 fbe0 	bl	80058c4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2222      	movs	r2, #34	; 0x22
 8005108:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	685a      	ldr	r2, [r3, #4]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	2180      	movs	r1, #128	; 0x80
 8005116:	0209      	lsls	r1, r1, #8
 8005118:	430a      	orrs	r2, r1
 800511a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	685a      	ldr	r2, [r3, #4]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4968      	ldr	r1, [pc, #416]	; (80052c8 <I2C_ITSlaveCplt+0x230>)
 8005128:	400a      	ands	r2, r1
 800512a:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	0018      	movs	r0, r3
 8005130:	f000 fa55 	bl	80055de <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005134:	693a      	ldr	r2, [r7, #16]
 8005136:	2380      	movs	r3, #128	; 0x80
 8005138:	01db      	lsls	r3, r3, #7
 800513a:	4013      	ands	r3, r2
 800513c:	d013      	beq.n	8005166 <I2C_ITSlaveCplt+0xce>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4960      	ldr	r1, [pc, #384]	; (80052cc <I2C_ITSlaveCplt+0x234>)
 800514a:	400a      	ands	r2, r1
 800514c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005152:	2b00      	cmp	r3, #0
 8005154:	d01f      	beq.n	8005196 <I2C_ITSlaveCplt+0xfe>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	b29a      	uxth	r2, r3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005164:	e017      	b.n	8005196 <I2C_ITSlaveCplt+0xfe>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005166:	693a      	ldr	r2, [r7, #16]
 8005168:	2380      	movs	r3, #128	; 0x80
 800516a:	021b      	lsls	r3, r3, #8
 800516c:	4013      	ands	r3, r2
 800516e:	d012      	beq.n	8005196 <I2C_ITSlaveCplt+0xfe>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4955      	ldr	r1, [pc, #340]	; (80052d0 <I2C_ITSlaveCplt+0x238>)
 800517c:	400a      	ands	r2, r1
 800517e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005184:	2b00      	cmp	r3, #0
 8005186:	d006      	beq.n	8005196 <I2C_ITSlaveCplt+0xfe>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	b29a      	uxth	r2, r3
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	2204      	movs	r2, #4
 800519a:	4013      	ands	r3, r2
 800519c:	d020      	beq.n	80051e0 <I2C_ITSlaveCplt+0x148>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	2204      	movs	r2, #4
 80051a2:	4393      	bics	r3, r2
 80051a4:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b0:	b2d2      	uxtb	r2, r2
 80051b2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b8:	1c5a      	adds	r2, r3, #1
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d00c      	beq.n	80051e0 <I2C_ITSlaveCplt+0x148>
    {
      hi2c->XferSize--;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051ca:	3b01      	subs	r3, #1
 80051cc:	b29a      	uxth	r2, r3
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	3b01      	subs	r3, #1
 80051da:	b29a      	uxth	r2, r3
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d005      	beq.n	80051f6 <I2C_ITSlaveCplt+0x15e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ee:	2204      	movs	r2, #4
 80051f0:	431a      	orrs	r2, r3
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2242      	movs	r2, #66	; 0x42
 80051fa:	2100      	movs	r1, #0
 80051fc:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2200      	movs	r2, #0
 8005202:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005208:	2b00      	cmp	r3, #0
 800520a:	d013      	beq.n	8005234 <I2C_ITSlaveCplt+0x19c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	0011      	movs	r1, r2
 8005214:	0018      	movs	r0, r3
 8005216:	f000 f8b7 	bl	8005388 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2241      	movs	r2, #65	; 0x41
 800521e:	5c9b      	ldrb	r3, [r3, r2]
 8005220:	b2db      	uxtb	r3, r3
 8005222:	2b28      	cmp	r3, #40	; 0x28
 8005224:	d147      	bne.n	80052b6 <I2C_ITSlaveCplt+0x21e>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8005226:	697a      	ldr	r2, [r7, #20]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	0011      	movs	r1, r2
 800522c:	0018      	movs	r0, r3
 800522e:	f000 f853 	bl	80052d8 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005232:	e040      	b.n	80052b6 <I2C_ITSlaveCplt+0x21e>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005238:	4a26      	ldr	r2, [pc, #152]	; (80052d4 <I2C_ITSlaveCplt+0x23c>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d016      	beq.n	800526c <I2C_ITSlaveCplt+0x1d4>
    I2C_ITSlaveSeqCplt(hi2c);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	0018      	movs	r0, r3
 8005242:	f7ff fdf7 	bl	8004e34 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	4a22      	ldr	r2, [pc, #136]	; (80052d4 <I2C_ITSlaveCplt+0x23c>)
 800524a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2241      	movs	r2, #65	; 0x41
 8005250:	2120      	movs	r1, #32
 8005252:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2240      	movs	r2, #64	; 0x40
 800525e:	2100      	movs	r1, #0
 8005260:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	0018      	movs	r0, r3
 8005266:	f7fe ffae 	bl	80041c6 <HAL_I2C_ListenCpltCallback>
}
 800526a:	e024      	b.n	80052b6 <I2C_ITSlaveCplt+0x21e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2241      	movs	r2, #65	; 0x41
 8005270:	5c9b      	ldrb	r3, [r3, r2]
 8005272:	b2db      	uxtb	r3, r3
 8005274:	2b22      	cmp	r3, #34	; 0x22
 8005276:	d10f      	bne.n	8005298 <I2C_ITSlaveCplt+0x200>
    hi2c->State = HAL_I2C_STATE_READY;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2241      	movs	r2, #65	; 0x41
 800527c:	2120      	movs	r1, #32
 800527e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2240      	movs	r2, #64	; 0x40
 800528a:	2100      	movs	r1, #0
 800528c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	0018      	movs	r0, r3
 8005292:	f7fe ff80 	bl	8004196 <HAL_I2C_SlaveRxCpltCallback>
}
 8005296:	e00e      	b.n	80052b6 <I2C_ITSlaveCplt+0x21e>
    hi2c->State = HAL_I2C_STATE_READY;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2241      	movs	r2, #65	; 0x41
 800529c:	2120      	movs	r1, #32
 800529e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2200      	movs	r2, #0
 80052a4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2240      	movs	r2, #64	; 0x40
 80052aa:	2100      	movs	r1, #0
 80052ac:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	0018      	movs	r0, r3
 80052b2:	f7fe ff68 	bl	8004186 <HAL_I2C_SlaveTxCpltCallback>
}
 80052b6:	46c0      	nop			; (mov r8, r8)
 80052b8:	46bd      	mov	sp, r7
 80052ba:	b006      	add	sp, #24
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	46c0      	nop			; (mov r8, r8)
 80052c0:	00008001 	.word	0x00008001
 80052c4:	00008002 	.word	0x00008002
 80052c8:	fe00e800 	.word	0xfe00e800
 80052cc:	ffffbfff 	.word	0xffffbfff
 80052d0:	ffff7fff 	.word	0xffff7fff
 80052d4:	ffff0000 	.word	0xffff0000

080052d8 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b082      	sub	sp, #8
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
 80052e0:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	4a26      	ldr	r2, [pc, #152]	; (8005380 <I2C_ITListenCplt+0xa8>)
 80052e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2200      	movs	r2, #0
 80052ec:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2241      	movs	r2, #65	; 0x41
 80052f2:	2120      	movs	r1, #32
 80052f4:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2242      	movs	r2, #66	; 0x42
 80052fa:	2100      	movs	r1, #0
 80052fc:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2200      	movs	r2, #0
 8005302:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	2204      	movs	r2, #4
 8005308:	4013      	ands	r3, r2
 800530a:	d022      	beq.n	8005352 <I2C_ITListenCplt+0x7a>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005316:	b2d2      	uxtb	r2, r2
 8005318:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800531e:	1c5a      	adds	r2, r3, #1
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005328:	2b00      	cmp	r3, #0
 800532a:	d012      	beq.n	8005352 <I2C_ITListenCplt+0x7a>
    {
      hi2c->XferSize--;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005330:	3b01      	subs	r3, #1
 8005332:	b29a      	uxth	r2, r3
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800533c:	b29b      	uxth	r3, r3
 800533e:	3b01      	subs	r3, #1
 8005340:	b29a      	uxth	r2, r3
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800534a:	2204      	movs	r2, #4
 800534c:	431a      	orrs	r2, r3
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005352:	4a0c      	ldr	r2, [pc, #48]	; (8005384 <I2C_ITListenCplt+0xac>)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	0011      	movs	r1, r2
 8005358:	0018      	movs	r0, r3
 800535a:	f000 fab3 	bl	80058c4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	2210      	movs	r2, #16
 8005364:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2240      	movs	r2, #64	; 0x40
 800536a:	2100      	movs	r1, #0
 800536c:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	0018      	movs	r0, r3
 8005372:	f7fe ff28 	bl	80041c6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8005376:	46c0      	nop			; (mov r8, r8)
 8005378:	46bd      	mov	sp, r7
 800537a:	b002      	add	sp, #8
 800537c:	bd80      	pop	{r7, pc}
 800537e:	46c0      	nop			; (mov r8, r8)
 8005380:	ffff0000 	.word	0xffff0000
 8005384:	00008003 	.word	0x00008003

08005388 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
 8005390:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005392:	200f      	movs	r0, #15
 8005394:	183b      	adds	r3, r7, r0
 8005396:	687a      	ldr	r2, [r7, #4]
 8005398:	2141      	movs	r1, #65	; 0x41
 800539a:	5c52      	ldrb	r2, [r2, r1]
 800539c:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2242      	movs	r2, #66	; 0x42
 80053a2:	2100      	movs	r1, #0
 80053a4:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	4a72      	ldr	r2, [pc, #456]	; (8005574 <I2C_ITError+0x1ec>)
 80053aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2200      	movs	r2, #0
 80053b0:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	431a      	orrs	r2, r3
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80053be:	183b      	adds	r3, r7, r0
 80053c0:	781b      	ldrb	r3, [r3, #0]
 80053c2:	2b28      	cmp	r3, #40	; 0x28
 80053c4:	d007      	beq.n	80053d6 <I2C_ITError+0x4e>
 80053c6:	183b      	adds	r3, r7, r0
 80053c8:	781b      	ldrb	r3, [r3, #0]
 80053ca:	2b29      	cmp	r3, #41	; 0x29
 80053cc:	d003      	beq.n	80053d6 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80053ce:	183b      	adds	r3, r7, r0
 80053d0:	781b      	ldrb	r3, [r3, #0]
 80053d2:	2b2a      	cmp	r3, #42	; 0x2a
 80053d4:	d10c      	bne.n	80053f0 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2103      	movs	r1, #3
 80053da:	0018      	movs	r0, r3
 80053dc:	f000 fa72 	bl	80058c4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2241      	movs	r2, #65	; 0x41
 80053e4:	2128      	movs	r1, #40	; 0x28
 80053e6:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	4a63      	ldr	r2, [pc, #396]	; (8005578 <I2C_ITError+0x1f0>)
 80053ec:	635a      	str	r2, [r3, #52]	; 0x34
 80053ee:	e032      	b.n	8005456 <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80053f0:	4a62      	ldr	r2, [pc, #392]	; (800557c <I2C_ITError+0x1f4>)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	0011      	movs	r1, r2
 80053f6:	0018      	movs	r0, r3
 80053f8:	f000 fa64 	bl	80058c4 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	0018      	movs	r0, r3
 8005400:	f000 f8ed 	bl	80055de <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2241      	movs	r2, #65	; 0x41
 8005408:	5c9b      	ldrb	r3, [r3, r2]
 800540a:	b2db      	uxtb	r3, r3
 800540c:	2b60      	cmp	r3, #96	; 0x60
 800540e:	d01f      	beq.n	8005450 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2241      	movs	r2, #65	; 0x41
 8005414:	2120      	movs	r1, #32
 8005416:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	699b      	ldr	r3, [r3, #24]
 800541e:	2220      	movs	r2, #32
 8005420:	4013      	ands	r3, r2
 8005422:	2b20      	cmp	r3, #32
 8005424:	d114      	bne.n	8005450 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	699b      	ldr	r3, [r3, #24]
 800542c:	2210      	movs	r2, #16
 800542e:	4013      	ands	r3, r2
 8005430:	2b10      	cmp	r3, #16
 8005432:	d109      	bne.n	8005448 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	2210      	movs	r2, #16
 800543a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005440:	2204      	movs	r2, #4
 8005442:	431a      	orrs	r2, r3
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	2220      	movs	r2, #32
 800544e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800545a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005460:	2b00      	cmp	r3, #0
 8005462:	d03b      	beq.n	80054dc <I2C_ITError+0x154>
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	2b11      	cmp	r3, #17
 8005468:	d002      	beq.n	8005470 <I2C_ITError+0xe8>
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	2b21      	cmp	r3, #33	; 0x21
 800546e:	d135      	bne.n	80054dc <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	2380      	movs	r3, #128	; 0x80
 8005478:	01db      	lsls	r3, r3, #7
 800547a:	401a      	ands	r2, r3
 800547c:	2380      	movs	r3, #128	; 0x80
 800547e:	01db      	lsls	r3, r3, #7
 8005480:	429a      	cmp	r2, r3
 8005482:	d107      	bne.n	8005494 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	493c      	ldr	r1, [pc, #240]	; (8005580 <I2C_ITError+0x1f8>)
 8005490:	400a      	ands	r2, r1
 8005492:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005498:	0018      	movs	r0, r3
 800549a:	f7fe fa72 	bl	8003982 <HAL_DMA_GetState>
 800549e:	0003      	movs	r3, r0
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d016      	beq.n	80054d2 <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054a8:	4a36      	ldr	r2, [pc, #216]	; (8005584 <I2C_ITError+0x1fc>)
 80054aa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2240      	movs	r2, #64	; 0x40
 80054b0:	2100      	movs	r1, #0
 80054b2:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054b8:	0018      	movs	r0, r3
 80054ba:	f7fe f97b 	bl	80037b4 <HAL_DMA_Abort_IT>
 80054be:	1e03      	subs	r3, r0, #0
 80054c0:	d051      	beq.n	8005566 <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054cc:	0018      	movs	r0, r3
 80054ce:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80054d0:	e049      	b.n	8005566 <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	0018      	movs	r0, r3
 80054d6:	f000 f859 	bl	800558c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80054da:	e044      	b.n	8005566 <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d03b      	beq.n	800555c <I2C_ITError+0x1d4>
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	2b12      	cmp	r3, #18
 80054e8:	d002      	beq.n	80054f0 <I2C_ITError+0x168>
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	2b22      	cmp	r3, #34	; 0x22
 80054ee:	d135      	bne.n	800555c <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	2380      	movs	r3, #128	; 0x80
 80054f8:	021b      	lsls	r3, r3, #8
 80054fa:	401a      	ands	r2, r3
 80054fc:	2380      	movs	r3, #128	; 0x80
 80054fe:	021b      	lsls	r3, r3, #8
 8005500:	429a      	cmp	r2, r3
 8005502:	d107      	bne.n	8005514 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	491e      	ldr	r1, [pc, #120]	; (8005588 <I2C_ITError+0x200>)
 8005510:	400a      	ands	r2, r1
 8005512:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005518:	0018      	movs	r0, r3
 800551a:	f7fe fa32 	bl	8003982 <HAL_DMA_GetState>
 800551e:	0003      	movs	r3, r0
 8005520:	2b01      	cmp	r3, #1
 8005522:	d016      	beq.n	8005552 <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005528:	4a16      	ldr	r2, [pc, #88]	; (8005584 <I2C_ITError+0x1fc>)
 800552a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2240      	movs	r2, #64	; 0x40
 8005530:	2100      	movs	r1, #0
 8005532:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005538:	0018      	movs	r0, r3
 800553a:	f7fe f93b 	bl	80037b4 <HAL_DMA_Abort_IT>
 800553e:	1e03      	subs	r3, r0, #0
 8005540:	d013      	beq.n	800556a <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005546:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800554c:	0018      	movs	r0, r3
 800554e:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005550:	e00b      	b.n	800556a <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	0018      	movs	r0, r3
 8005556:	f000 f819 	bl	800558c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800555a:	e006      	b.n	800556a <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	0018      	movs	r0, r3
 8005560:	f000 f814 	bl	800558c <I2C_TreatErrorCallback>
  }
}
 8005564:	e002      	b.n	800556c <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005566:	46c0      	nop			; (mov r8, r8)
 8005568:	e000      	b.n	800556c <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800556a:	46c0      	nop			; (mov r8, r8)
}
 800556c:	46c0      	nop			; (mov r8, r8)
 800556e:	46bd      	mov	sp, r7
 8005570:	b004      	add	sp, #16
 8005572:	bd80      	pop	{r7, pc}
 8005574:	ffff0000 	.word	0xffff0000
 8005578:	0800446d 	.word	0x0800446d
 800557c:	00008003 	.word	0x00008003
 8005580:	ffffbfff 	.word	0xffffbfff
 8005584:	080056f7 	.word	0x080056f7
 8005588:	ffff7fff 	.word	0xffff7fff

0800558c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b082      	sub	sp, #8
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2241      	movs	r2, #65	; 0x41
 8005598:	5c9b      	ldrb	r3, [r3, r2]
 800559a:	b2db      	uxtb	r3, r3
 800559c:	2b60      	cmp	r3, #96	; 0x60
 800559e:	d10f      	bne.n	80055c0 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2241      	movs	r2, #65	; 0x41
 80055a4:	2120      	movs	r1, #32
 80055a6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2200      	movs	r2, #0
 80055ac:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2240      	movs	r2, #64	; 0x40
 80055b2:	2100      	movs	r1, #0
 80055b4:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	0018      	movs	r0, r3
 80055ba:	f7fe fe24 	bl	8004206 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80055be:	e00a      	b.n	80055d6 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2200      	movs	r2, #0
 80055c4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2240      	movs	r2, #64	; 0x40
 80055ca:	2100      	movs	r1, #0
 80055cc:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	0018      	movs	r0, r3
 80055d2:	f7fe fe10 	bl	80041f6 <HAL_I2C_ErrorCallback>
}
 80055d6:	46c0      	nop			; (mov r8, r8)
 80055d8:	46bd      	mov	sp, r7
 80055da:	b002      	add	sp, #8
 80055dc:	bd80      	pop	{r7, pc}

080055de <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80055de:	b580      	push	{r7, lr}
 80055e0:	b082      	sub	sp, #8
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	699b      	ldr	r3, [r3, #24]
 80055ec:	2202      	movs	r2, #2
 80055ee:	4013      	ands	r3, r2
 80055f0:	2b02      	cmp	r3, #2
 80055f2:	d103      	bne.n	80055fc <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	2200      	movs	r2, #0
 80055fa:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	699b      	ldr	r3, [r3, #24]
 8005602:	2201      	movs	r2, #1
 8005604:	4013      	ands	r3, r2
 8005606:	2b01      	cmp	r3, #1
 8005608:	d007      	beq.n	800561a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	699a      	ldr	r2, [r3, #24]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	2101      	movs	r1, #1
 8005616:	430a      	orrs	r2, r1
 8005618:	619a      	str	r2, [r3, #24]
  }
}
 800561a:	46c0      	nop			; (mov r8, r8)
 800561c:	46bd      	mov	sp, r7
 800561e:	b002      	add	sp, #8
 8005620:	bd80      	pop	{r7, pc}
	...

08005624 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b084      	sub	sp, #16
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005630:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681a      	ldr	r2, [r3, #0]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4920      	ldr	r1, [pc, #128]	; (80056c0 <I2C_DMAMasterTransmitCplt+0x9c>)
 800563e:	400a      	ands	r2, r1
 8005640:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005646:	b29b      	uxth	r3, r3
 8005648:	2b00      	cmp	r3, #0
 800564a:	d105      	bne.n	8005658 <I2C_DMAMasterTransmitCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2120      	movs	r1, #32
 8005650:	0018      	movs	r0, r3
 8005652:	f000 f8a9 	bl	80057a8 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8005656:	e02e      	b.n	80056b6 <I2C_DMAMasterTransmitCplt+0x92>
    hi2c->pBuffPtr += hi2c->XferSize;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800565c:	68fa      	ldr	r2, [r7, #12]
 800565e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8005660:	189a      	adds	r2, r3, r2
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800566a:	b29b      	uxth	r3, r3
 800566c:	2bff      	cmp	r3, #255	; 0xff
 800566e:	d903      	bls.n	8005678 <I2C_DMAMasterTransmitCplt+0x54>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	22ff      	movs	r2, #255	; 0xff
 8005674:	851a      	strh	r2, [r3, #40]	; 0x28
 8005676:	e004      	b.n	8005682 <I2C_DMAMasterTransmitCplt+0x5e>
      hi2c->XferSize = hi2c->XferCount;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800567c:	b29a      	uxth	r2, r3
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800568a:	0019      	movs	r1, r3
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	3328      	adds	r3, #40	; 0x28
 8005692:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8005698:	f7fd ffee 	bl	8003678 <HAL_DMA_Start_IT>
 800569c:	1e03      	subs	r3, r0, #0
 800569e:	d005      	beq.n	80056ac <I2C_DMAMasterTransmitCplt+0x88>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2110      	movs	r1, #16
 80056a4:	0018      	movs	r0, r3
 80056a6:	f7ff fe6f 	bl	8005388 <I2C_ITError>
}
 80056aa:	e004      	b.n	80056b6 <I2C_DMAMasterTransmitCplt+0x92>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2140      	movs	r1, #64	; 0x40
 80056b0:	0018      	movs	r0, r3
 80056b2:	f000 f879 	bl	80057a8 <I2C_Enable_IRQ>
}
 80056b6:	46c0      	nop			; (mov r8, r8)
 80056b8:	46bd      	mov	sp, r7
 80056ba:	b004      	add	sp, #16
 80056bc:	bd80      	pop	{r7, pc}
 80056be:	46c0      	nop			; (mov r8, r8)
 80056c0:	ffffbfff 	.word	0xffffbfff

080056c4 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b084      	sub	sp, #16
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d0:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	685a      	ldr	r2, [r3, #4]
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	2180      	movs	r1, #128	; 0x80
 80056de:	0209      	lsls	r1, r1, #8
 80056e0:	430a      	orrs	r2, r1
 80056e2:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2110      	movs	r1, #16
 80056e8:	0018      	movs	r0, r3
 80056ea:	f7ff fe4d 	bl	8005388 <I2C_ITError>
}
 80056ee:	46c0      	nop			; (mov r8, r8)
 80056f0:	46bd      	mov	sp, r7
 80056f2:	b004      	add	sp, #16
 80056f4:	bd80      	pop	{r7, pc}

080056f6 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80056f6:	b580      	push	{r7, lr}
 80056f8:	b084      	sub	sp, #16
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005702:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005708:	2b00      	cmp	r3, #0
 800570a:	d003      	beq.n	8005714 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005710:	2200      	movs	r2, #0
 8005712:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005718:	2b00      	cmp	r3, #0
 800571a:	d003      	beq.n	8005724 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005720:	2200      	movs	r2, #0
 8005722:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	0018      	movs	r0, r3
 8005728:	f7ff ff30 	bl	800558c <I2C_TreatErrorCallback>
}
 800572c:	46c0      	nop			; (mov r8, r8)
 800572e:	46bd      	mov	sp, r7
 8005730:	b004      	add	sp, #16
 8005732:	bd80      	pop	{r7, pc}

08005734 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005734:	b590      	push	{r4, r7, lr}
 8005736:	b087      	sub	sp, #28
 8005738:	af00      	add	r7, sp, #0
 800573a:	60f8      	str	r0, [r7, #12]
 800573c:	0008      	movs	r0, r1
 800573e:	0011      	movs	r1, r2
 8005740:	607b      	str	r3, [r7, #4]
 8005742:	240a      	movs	r4, #10
 8005744:	193b      	adds	r3, r7, r4
 8005746:	1c02      	adds	r2, r0, #0
 8005748:	801a      	strh	r2, [r3, #0]
 800574a:	2009      	movs	r0, #9
 800574c:	183b      	adds	r3, r7, r0
 800574e:	1c0a      	adds	r2, r1, #0
 8005750:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005752:	193b      	adds	r3, r7, r4
 8005754:	881b      	ldrh	r3, [r3, #0]
 8005756:	059b      	lsls	r3, r3, #22
 8005758:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800575a:	183b      	adds	r3, r7, r0
 800575c:	781b      	ldrb	r3, [r3, #0]
 800575e:	0419      	lsls	r1, r3, #16
 8005760:	23ff      	movs	r3, #255	; 0xff
 8005762:	041b      	lsls	r3, r3, #16
 8005764:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005766:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800576c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800576e:	4313      	orrs	r3, r2
 8005770:	005b      	lsls	r3, r3, #1
 8005772:	085b      	lsrs	r3, r3, #1
 8005774:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800577e:	0d51      	lsrs	r1, r2, #21
 8005780:	2280      	movs	r2, #128	; 0x80
 8005782:	00d2      	lsls	r2, r2, #3
 8005784:	400a      	ands	r2, r1
 8005786:	4907      	ldr	r1, [pc, #28]	; (80057a4 <I2C_TransferConfig+0x70>)
 8005788:	430a      	orrs	r2, r1
 800578a:	43d2      	mvns	r2, r2
 800578c:	401a      	ands	r2, r3
 800578e:	0011      	movs	r1, r2
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	697a      	ldr	r2, [r7, #20]
 8005796:	430a      	orrs	r2, r1
 8005798:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800579a:	46c0      	nop			; (mov r8, r8)
 800579c:	46bd      	mov	sp, r7
 800579e:	b007      	add	sp, #28
 80057a0:	bd90      	pop	{r4, r7, pc}
 80057a2:	46c0      	nop			; (mov r8, r8)
 80057a4:	03ff63ff 	.word	0x03ff63ff

080057a8 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b084      	sub	sp, #16
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
 80057b0:	000a      	movs	r2, r1
 80057b2:	1cbb      	adds	r3, r7, #2
 80057b4:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80057b6:	2300      	movs	r3, #0
 80057b8:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80057be:	4b3e      	ldr	r3, [pc, #248]	; (80058b8 <I2C_Enable_IRQ+0x110>)
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d035      	beq.n	8005830 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80057c8:	4b3c      	ldr	r3, [pc, #240]	; (80058bc <I2C_Enable_IRQ+0x114>)
 80057ca:	429a      	cmp	r2, r3
 80057cc:	d030      	beq.n	8005830 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80057d2:	4b3b      	ldr	r3, [pc, #236]	; (80058c0 <I2C_Enable_IRQ+0x118>)
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d02b      	beq.n	8005830 <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80057d8:	1cbb      	adds	r3, r7, #2
 80057da:	2200      	movs	r2, #0
 80057dc:	5e9b      	ldrsh	r3, [r3, r2]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	da03      	bge.n	80057ea <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	22b8      	movs	r2, #184	; 0xb8
 80057e6:	4313      	orrs	r3, r2
 80057e8:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80057ea:	1cbb      	adds	r3, r7, #2
 80057ec:	881b      	ldrh	r3, [r3, #0]
 80057ee:	2201      	movs	r2, #1
 80057f0:	4013      	ands	r3, r2
 80057f2:	d003      	beq.n	80057fc <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	22f2      	movs	r2, #242	; 0xf2
 80057f8:	4313      	orrs	r3, r2
 80057fa:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80057fc:	1cbb      	adds	r3, r7, #2
 80057fe:	881b      	ldrh	r3, [r3, #0]
 8005800:	2202      	movs	r2, #2
 8005802:	4013      	ands	r3, r2
 8005804:	d003      	beq.n	800580e <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	22f4      	movs	r2, #244	; 0xf4
 800580a:	4313      	orrs	r3, r2
 800580c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800580e:	1cbb      	adds	r3, r7, #2
 8005810:	881b      	ldrh	r3, [r3, #0]
 8005812:	2b10      	cmp	r3, #16
 8005814:	d103      	bne.n	800581e <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2290      	movs	r2, #144	; 0x90
 800581a:	4313      	orrs	r3, r2
 800581c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800581e:	1cbb      	adds	r3, r7, #2
 8005820:	881b      	ldrh	r3, [r3, #0]
 8005822:	2b20      	cmp	r3, #32
 8005824:	d13c      	bne.n	80058a0 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2220      	movs	r2, #32
 800582a:	4313      	orrs	r3, r2
 800582c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800582e:	e037      	b.n	80058a0 <I2C_Enable_IRQ+0xf8>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005830:	1cbb      	adds	r3, r7, #2
 8005832:	2200      	movs	r2, #0
 8005834:	5e9b      	ldrsh	r3, [r3, r2]
 8005836:	2b00      	cmp	r3, #0
 8005838:	da03      	bge.n	8005842 <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	22b8      	movs	r2, #184	; 0xb8
 800583e:	4313      	orrs	r3, r2
 8005840:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005842:	1cbb      	adds	r3, r7, #2
 8005844:	881b      	ldrh	r3, [r3, #0]
 8005846:	2201      	movs	r2, #1
 8005848:	4013      	ands	r3, r2
 800584a:	d003      	beq.n	8005854 <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	22f2      	movs	r2, #242	; 0xf2
 8005850:	4313      	orrs	r3, r2
 8005852:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005854:	1cbb      	adds	r3, r7, #2
 8005856:	881b      	ldrh	r3, [r3, #0]
 8005858:	2202      	movs	r2, #2
 800585a:	4013      	ands	r3, r2
 800585c:	d003      	beq.n	8005866 <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	22f4      	movs	r2, #244	; 0xf4
 8005862:	4313      	orrs	r3, r2
 8005864:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005866:	1cbb      	adds	r3, r7, #2
 8005868:	881b      	ldrh	r3, [r3, #0]
 800586a:	2b10      	cmp	r3, #16
 800586c:	d103      	bne.n	8005876 <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2290      	movs	r2, #144	; 0x90
 8005872:	4313      	orrs	r3, r2
 8005874:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005876:	1cbb      	adds	r3, r7, #2
 8005878:	881b      	ldrh	r3, [r3, #0]
 800587a:	2b20      	cmp	r3, #32
 800587c:	d103      	bne.n	8005886 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2260      	movs	r2, #96	; 0x60
 8005882:	4313      	orrs	r3, r2
 8005884:	60fb      	str	r3, [r7, #12]
    }

    if ((hi2c->XferISR != I2C_Mem_ISR_DMA) && (InterruptRequest == I2C_XFER_RELOAD_IT))
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800588a:	4b0d      	ldr	r3, [pc, #52]	; (80058c0 <I2C_Enable_IRQ+0x118>)
 800588c:	429a      	cmp	r2, r3
 800588e:	d007      	beq.n	80058a0 <I2C_Enable_IRQ+0xf8>
 8005890:	1cbb      	adds	r3, r7, #2
 8005892:	881b      	ldrh	r3, [r3, #0]
 8005894:	2b40      	cmp	r3, #64	; 0x40
 8005896:	d103      	bne.n	80058a0 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2240      	movs	r2, #64	; 0x40
 800589c:	4313      	orrs	r3, r2
 800589e:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	6819      	ldr	r1, [r3, #0]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	68fa      	ldr	r2, [r7, #12]
 80058ac:	430a      	orrs	r2, r1
 80058ae:	601a      	str	r2, [r3, #0]
}
 80058b0:	46c0      	nop			; (mov r8, r8)
 80058b2:	46bd      	mov	sp, r7
 80058b4:	b004      	add	sp, #16
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	0800466d 	.word	0x0800466d
 80058bc:	08004a9d 	.word	0x08004a9d
 80058c0:	08004865 	.word	0x08004865

080058c4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b084      	sub	sp, #16
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	000a      	movs	r2, r1
 80058ce:	1cbb      	adds	r3, r7, #2
 80058d0:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80058d2:	2300      	movs	r3, #0
 80058d4:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80058d6:	1cbb      	adds	r3, r7, #2
 80058d8:	881b      	ldrh	r3, [r3, #0]
 80058da:	2201      	movs	r2, #1
 80058dc:	4013      	ands	r3, r2
 80058de:	d010      	beq.n	8005902 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2242      	movs	r2, #66	; 0x42
 80058e4:	4313      	orrs	r3, r2
 80058e6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2241      	movs	r2, #65	; 0x41
 80058ec:	5c9b      	ldrb	r3, [r3, r2]
 80058ee:	b2db      	uxtb	r3, r3
 80058f0:	001a      	movs	r2, r3
 80058f2:	2328      	movs	r3, #40	; 0x28
 80058f4:	4013      	ands	r3, r2
 80058f6:	2b28      	cmp	r3, #40	; 0x28
 80058f8:	d003      	beq.n	8005902 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	22b0      	movs	r2, #176	; 0xb0
 80058fe:	4313      	orrs	r3, r2
 8005900:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005902:	1cbb      	adds	r3, r7, #2
 8005904:	881b      	ldrh	r3, [r3, #0]
 8005906:	2202      	movs	r2, #2
 8005908:	4013      	ands	r3, r2
 800590a:	d010      	beq.n	800592e <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2244      	movs	r2, #68	; 0x44
 8005910:	4313      	orrs	r3, r2
 8005912:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2241      	movs	r2, #65	; 0x41
 8005918:	5c9b      	ldrb	r3, [r3, r2]
 800591a:	b2db      	uxtb	r3, r3
 800591c:	001a      	movs	r2, r3
 800591e:	2328      	movs	r3, #40	; 0x28
 8005920:	4013      	ands	r3, r2
 8005922:	2b28      	cmp	r3, #40	; 0x28
 8005924:	d003      	beq.n	800592e <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	22b0      	movs	r2, #176	; 0xb0
 800592a:	4313      	orrs	r3, r2
 800592c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800592e:	1cbb      	adds	r3, r7, #2
 8005930:	2200      	movs	r2, #0
 8005932:	5e9b      	ldrsh	r3, [r3, r2]
 8005934:	2b00      	cmp	r3, #0
 8005936:	da03      	bge.n	8005940 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	22b8      	movs	r2, #184	; 0xb8
 800593c:	4313      	orrs	r3, r2
 800593e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005940:	1cbb      	adds	r3, r7, #2
 8005942:	881b      	ldrh	r3, [r3, #0]
 8005944:	2b10      	cmp	r3, #16
 8005946:	d103      	bne.n	8005950 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2290      	movs	r2, #144	; 0x90
 800594c:	4313      	orrs	r3, r2
 800594e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005950:	1cbb      	adds	r3, r7, #2
 8005952:	881b      	ldrh	r3, [r3, #0]
 8005954:	2b20      	cmp	r3, #32
 8005956:	d103      	bne.n	8005960 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2220      	movs	r2, #32
 800595c:	4313      	orrs	r3, r2
 800595e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8005960:	1cbb      	adds	r3, r7, #2
 8005962:	881b      	ldrh	r3, [r3, #0]
 8005964:	2b40      	cmp	r3, #64	; 0x40
 8005966:	d103      	bne.n	8005970 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2240      	movs	r2, #64	; 0x40
 800596c:	4313      	orrs	r3, r2
 800596e:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	43d9      	mvns	r1, r3
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	400a      	ands	r2, r1
 8005980:	601a      	str	r2, [r3, #0]
}
 8005982:	46c0      	nop			; (mov r8, r8)
 8005984:	46bd      	mov	sp, r7
 8005986:	b004      	add	sp, #16
 8005988:	bd80      	pop	{r7, pc}
	...

0800598c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b082      	sub	sp, #8
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
 8005994:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2241      	movs	r2, #65	; 0x41
 800599a:	5c9b      	ldrb	r3, [r3, r2]
 800599c:	b2db      	uxtb	r3, r3
 800599e:	2b20      	cmp	r3, #32
 80059a0:	d138      	bne.n	8005a14 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2240      	movs	r2, #64	; 0x40
 80059a6:	5c9b      	ldrb	r3, [r3, r2]
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	d101      	bne.n	80059b0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80059ac:	2302      	movs	r3, #2
 80059ae:	e032      	b.n	8005a16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2240      	movs	r2, #64	; 0x40
 80059b4:	2101      	movs	r1, #1
 80059b6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2241      	movs	r2, #65	; 0x41
 80059bc:	2124      	movs	r1, #36	; 0x24
 80059be:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	2101      	movs	r1, #1
 80059cc:	438a      	bics	r2, r1
 80059ce:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4911      	ldr	r1, [pc, #68]	; (8005a20 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80059dc:	400a      	ands	r2, r1
 80059de:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	6819      	ldr	r1, [r3, #0]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	683a      	ldr	r2, [r7, #0]
 80059ec:	430a      	orrs	r2, r1
 80059ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	681a      	ldr	r2, [r3, #0]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	2101      	movs	r1, #1
 80059fc:	430a      	orrs	r2, r1
 80059fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2241      	movs	r2, #65	; 0x41
 8005a04:	2120      	movs	r1, #32
 8005a06:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2240      	movs	r2, #64	; 0x40
 8005a0c:	2100      	movs	r1, #0
 8005a0e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005a10:	2300      	movs	r3, #0
 8005a12:	e000      	b.n	8005a16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005a14:	2302      	movs	r3, #2
  }
}
 8005a16:	0018      	movs	r0, r3
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	b002      	add	sp, #8
 8005a1c:	bd80      	pop	{r7, pc}
 8005a1e:	46c0      	nop			; (mov r8, r8)
 8005a20:	ffffefff 	.word	0xffffefff

08005a24 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b084      	sub	sp, #16
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
 8005a2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2241      	movs	r2, #65	; 0x41
 8005a32:	5c9b      	ldrb	r3, [r3, r2]
 8005a34:	b2db      	uxtb	r3, r3
 8005a36:	2b20      	cmp	r3, #32
 8005a38:	d139      	bne.n	8005aae <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2240      	movs	r2, #64	; 0x40
 8005a3e:	5c9b      	ldrb	r3, [r3, r2]
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d101      	bne.n	8005a48 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005a44:	2302      	movs	r3, #2
 8005a46:	e033      	b.n	8005ab0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2240      	movs	r2, #64	; 0x40
 8005a4c:	2101      	movs	r1, #1
 8005a4e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2241      	movs	r2, #65	; 0x41
 8005a54:	2124      	movs	r1, #36	; 0x24
 8005a56:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	2101      	movs	r1, #1
 8005a64:	438a      	bics	r2, r1
 8005a66:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	4a11      	ldr	r2, [pc, #68]	; (8005ab8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8005a74:	4013      	ands	r3, r2
 8005a76:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	021b      	lsls	r3, r3, #8
 8005a7c:	68fa      	ldr	r2, [r7, #12]
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	68fa      	ldr	r2, [r7, #12]
 8005a88:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	681a      	ldr	r2, [r3, #0]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	2101      	movs	r1, #1
 8005a96:	430a      	orrs	r2, r1
 8005a98:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2241      	movs	r2, #65	; 0x41
 8005a9e:	2120      	movs	r1, #32
 8005aa0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2240      	movs	r2, #64	; 0x40
 8005aa6:	2100      	movs	r1, #0
 8005aa8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	e000      	b.n	8005ab0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005aae:	2302      	movs	r3, #2
  }
}
 8005ab0:	0018      	movs	r0, r3
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	b004      	add	sp, #16
 8005ab6:	bd80      	pop	{r7, pc}
 8005ab8:	fffff0ff 	.word	0xfffff0ff

08005abc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b088      	sub	sp, #32
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d101      	bne.n	8005ace <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005aca:	2301      	movs	r3, #1
 8005acc:	e301      	b.n	80060d2 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	4013      	ands	r3, r2
 8005ad6:	d100      	bne.n	8005ada <HAL_RCC_OscConfig+0x1e>
 8005ad8:	e08d      	b.n	8005bf6 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005ada:	4bc3      	ldr	r3, [pc, #780]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	220c      	movs	r2, #12
 8005ae0:	4013      	ands	r3, r2
 8005ae2:	2b04      	cmp	r3, #4
 8005ae4:	d00e      	beq.n	8005b04 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005ae6:	4bc0      	ldr	r3, [pc, #768]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	220c      	movs	r2, #12
 8005aec:	4013      	ands	r3, r2
 8005aee:	2b08      	cmp	r3, #8
 8005af0:	d116      	bne.n	8005b20 <HAL_RCC_OscConfig+0x64>
 8005af2:	4bbd      	ldr	r3, [pc, #756]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005af4:	685a      	ldr	r2, [r3, #4]
 8005af6:	2380      	movs	r3, #128	; 0x80
 8005af8:	025b      	lsls	r3, r3, #9
 8005afa:	401a      	ands	r2, r3
 8005afc:	2380      	movs	r3, #128	; 0x80
 8005afe:	025b      	lsls	r3, r3, #9
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d10d      	bne.n	8005b20 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b04:	4bb8      	ldr	r3, [pc, #736]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	2380      	movs	r3, #128	; 0x80
 8005b0a:	029b      	lsls	r3, r3, #10
 8005b0c:	4013      	ands	r3, r2
 8005b0e:	d100      	bne.n	8005b12 <HAL_RCC_OscConfig+0x56>
 8005b10:	e070      	b.n	8005bf4 <HAL_RCC_OscConfig+0x138>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d000      	beq.n	8005b1c <HAL_RCC_OscConfig+0x60>
 8005b1a:	e06b      	b.n	8005bf4 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	e2d8      	b.n	80060d2 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	d107      	bne.n	8005b38 <HAL_RCC_OscConfig+0x7c>
 8005b28:	4baf      	ldr	r3, [pc, #700]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	4bae      	ldr	r3, [pc, #696]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005b2e:	2180      	movs	r1, #128	; 0x80
 8005b30:	0249      	lsls	r1, r1, #9
 8005b32:	430a      	orrs	r2, r1
 8005b34:	601a      	str	r2, [r3, #0]
 8005b36:	e02f      	b.n	8005b98 <HAL_RCC_OscConfig+0xdc>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d10c      	bne.n	8005b5a <HAL_RCC_OscConfig+0x9e>
 8005b40:	4ba9      	ldr	r3, [pc, #676]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	4ba8      	ldr	r3, [pc, #672]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005b46:	49a9      	ldr	r1, [pc, #676]	; (8005dec <HAL_RCC_OscConfig+0x330>)
 8005b48:	400a      	ands	r2, r1
 8005b4a:	601a      	str	r2, [r3, #0]
 8005b4c:	4ba6      	ldr	r3, [pc, #664]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	4ba5      	ldr	r3, [pc, #660]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005b52:	49a7      	ldr	r1, [pc, #668]	; (8005df0 <HAL_RCC_OscConfig+0x334>)
 8005b54:	400a      	ands	r2, r1
 8005b56:	601a      	str	r2, [r3, #0]
 8005b58:	e01e      	b.n	8005b98 <HAL_RCC_OscConfig+0xdc>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	2b05      	cmp	r3, #5
 8005b60:	d10e      	bne.n	8005b80 <HAL_RCC_OscConfig+0xc4>
 8005b62:	4ba1      	ldr	r3, [pc, #644]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	4ba0      	ldr	r3, [pc, #640]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005b68:	2180      	movs	r1, #128	; 0x80
 8005b6a:	02c9      	lsls	r1, r1, #11
 8005b6c:	430a      	orrs	r2, r1
 8005b6e:	601a      	str	r2, [r3, #0]
 8005b70:	4b9d      	ldr	r3, [pc, #628]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	4b9c      	ldr	r3, [pc, #624]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005b76:	2180      	movs	r1, #128	; 0x80
 8005b78:	0249      	lsls	r1, r1, #9
 8005b7a:	430a      	orrs	r2, r1
 8005b7c:	601a      	str	r2, [r3, #0]
 8005b7e:	e00b      	b.n	8005b98 <HAL_RCC_OscConfig+0xdc>
 8005b80:	4b99      	ldr	r3, [pc, #612]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	4b98      	ldr	r3, [pc, #608]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005b86:	4999      	ldr	r1, [pc, #612]	; (8005dec <HAL_RCC_OscConfig+0x330>)
 8005b88:	400a      	ands	r2, r1
 8005b8a:	601a      	str	r2, [r3, #0]
 8005b8c:	4b96      	ldr	r3, [pc, #600]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	4b95      	ldr	r3, [pc, #596]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005b92:	4997      	ldr	r1, [pc, #604]	; (8005df0 <HAL_RCC_OscConfig+0x334>)
 8005b94:	400a      	ands	r2, r1
 8005b96:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d014      	beq.n	8005bca <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ba0:	f7fd fc16 	bl	80033d0 <HAL_GetTick>
 8005ba4:	0003      	movs	r3, r0
 8005ba6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ba8:	e008      	b.n	8005bbc <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005baa:	f7fd fc11 	bl	80033d0 <HAL_GetTick>
 8005bae:	0002      	movs	r2, r0
 8005bb0:	69bb      	ldr	r3, [r7, #24]
 8005bb2:	1ad3      	subs	r3, r2, r3
 8005bb4:	2b64      	cmp	r3, #100	; 0x64
 8005bb6:	d901      	bls.n	8005bbc <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8005bb8:	2303      	movs	r3, #3
 8005bba:	e28a      	b.n	80060d2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bbc:	4b8a      	ldr	r3, [pc, #552]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	2380      	movs	r3, #128	; 0x80
 8005bc2:	029b      	lsls	r3, r3, #10
 8005bc4:	4013      	ands	r3, r2
 8005bc6:	d0f0      	beq.n	8005baa <HAL_RCC_OscConfig+0xee>
 8005bc8:	e015      	b.n	8005bf6 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bca:	f7fd fc01 	bl	80033d0 <HAL_GetTick>
 8005bce:	0003      	movs	r3, r0
 8005bd0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005bd2:	e008      	b.n	8005be6 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005bd4:	f7fd fbfc 	bl	80033d0 <HAL_GetTick>
 8005bd8:	0002      	movs	r2, r0
 8005bda:	69bb      	ldr	r3, [r7, #24]
 8005bdc:	1ad3      	subs	r3, r2, r3
 8005bde:	2b64      	cmp	r3, #100	; 0x64
 8005be0:	d901      	bls.n	8005be6 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8005be2:	2303      	movs	r3, #3
 8005be4:	e275      	b.n	80060d2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005be6:	4b80      	ldr	r3, [pc, #512]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	2380      	movs	r3, #128	; 0x80
 8005bec:	029b      	lsls	r3, r3, #10
 8005bee:	4013      	ands	r3, r2
 8005bf0:	d1f0      	bne.n	8005bd4 <HAL_RCC_OscConfig+0x118>
 8005bf2:	e000      	b.n	8005bf6 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bf4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	2202      	movs	r2, #2
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	d100      	bne.n	8005c02 <HAL_RCC_OscConfig+0x146>
 8005c00:	e069      	b.n	8005cd6 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005c02:	4b79      	ldr	r3, [pc, #484]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	220c      	movs	r2, #12
 8005c08:	4013      	ands	r3, r2
 8005c0a:	d00b      	beq.n	8005c24 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005c0c:	4b76      	ldr	r3, [pc, #472]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	220c      	movs	r2, #12
 8005c12:	4013      	ands	r3, r2
 8005c14:	2b08      	cmp	r3, #8
 8005c16:	d11c      	bne.n	8005c52 <HAL_RCC_OscConfig+0x196>
 8005c18:	4b73      	ldr	r3, [pc, #460]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005c1a:	685a      	ldr	r2, [r3, #4]
 8005c1c:	2380      	movs	r3, #128	; 0x80
 8005c1e:	025b      	lsls	r3, r3, #9
 8005c20:	4013      	ands	r3, r2
 8005c22:	d116      	bne.n	8005c52 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c24:	4b70      	ldr	r3, [pc, #448]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	2202      	movs	r2, #2
 8005c2a:	4013      	ands	r3, r2
 8005c2c:	d005      	beq.n	8005c3a <HAL_RCC_OscConfig+0x17e>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	68db      	ldr	r3, [r3, #12]
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d001      	beq.n	8005c3a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8005c36:	2301      	movs	r3, #1
 8005c38:	e24b      	b.n	80060d2 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c3a:	4b6b      	ldr	r3, [pc, #428]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	22f8      	movs	r2, #248	; 0xf8
 8005c40:	4393      	bics	r3, r2
 8005c42:	0019      	movs	r1, r3
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	691b      	ldr	r3, [r3, #16]
 8005c48:	00da      	lsls	r2, r3, #3
 8005c4a:	4b67      	ldr	r3, [pc, #412]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005c4c:	430a      	orrs	r2, r1
 8005c4e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c50:	e041      	b.n	8005cd6 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	68db      	ldr	r3, [r3, #12]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d024      	beq.n	8005ca4 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c5a:	4b63      	ldr	r3, [pc, #396]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	4b62      	ldr	r3, [pc, #392]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005c60:	2101      	movs	r1, #1
 8005c62:	430a      	orrs	r2, r1
 8005c64:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c66:	f7fd fbb3 	bl	80033d0 <HAL_GetTick>
 8005c6a:	0003      	movs	r3, r0
 8005c6c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c6e:	e008      	b.n	8005c82 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c70:	f7fd fbae 	bl	80033d0 <HAL_GetTick>
 8005c74:	0002      	movs	r2, r0
 8005c76:	69bb      	ldr	r3, [r7, #24]
 8005c78:	1ad3      	subs	r3, r2, r3
 8005c7a:	2b02      	cmp	r3, #2
 8005c7c:	d901      	bls.n	8005c82 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8005c7e:	2303      	movs	r3, #3
 8005c80:	e227      	b.n	80060d2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c82:	4b59      	ldr	r3, [pc, #356]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	2202      	movs	r2, #2
 8005c88:	4013      	ands	r3, r2
 8005c8a:	d0f1      	beq.n	8005c70 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c8c:	4b56      	ldr	r3, [pc, #344]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	22f8      	movs	r2, #248	; 0xf8
 8005c92:	4393      	bics	r3, r2
 8005c94:	0019      	movs	r1, r3
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	691b      	ldr	r3, [r3, #16]
 8005c9a:	00da      	lsls	r2, r3, #3
 8005c9c:	4b52      	ldr	r3, [pc, #328]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005c9e:	430a      	orrs	r2, r1
 8005ca0:	601a      	str	r2, [r3, #0]
 8005ca2:	e018      	b.n	8005cd6 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ca4:	4b50      	ldr	r3, [pc, #320]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	4b4f      	ldr	r3, [pc, #316]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005caa:	2101      	movs	r1, #1
 8005cac:	438a      	bics	r2, r1
 8005cae:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cb0:	f7fd fb8e 	bl	80033d0 <HAL_GetTick>
 8005cb4:	0003      	movs	r3, r0
 8005cb6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005cb8:	e008      	b.n	8005ccc <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005cba:	f7fd fb89 	bl	80033d0 <HAL_GetTick>
 8005cbe:	0002      	movs	r2, r0
 8005cc0:	69bb      	ldr	r3, [r7, #24]
 8005cc2:	1ad3      	subs	r3, r2, r3
 8005cc4:	2b02      	cmp	r3, #2
 8005cc6:	d901      	bls.n	8005ccc <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8005cc8:	2303      	movs	r3, #3
 8005cca:	e202      	b.n	80060d2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ccc:	4b46      	ldr	r3, [pc, #280]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	2202      	movs	r2, #2
 8005cd2:	4013      	ands	r3, r2
 8005cd4:	d1f1      	bne.n	8005cba <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	2208      	movs	r2, #8
 8005cdc:	4013      	ands	r3, r2
 8005cde:	d036      	beq.n	8005d4e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	69db      	ldr	r3, [r3, #28]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d019      	beq.n	8005d1c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ce8:	4b3f      	ldr	r3, [pc, #252]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005cea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005cec:	4b3e      	ldr	r3, [pc, #248]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005cee:	2101      	movs	r1, #1
 8005cf0:	430a      	orrs	r2, r1
 8005cf2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cf4:	f7fd fb6c 	bl	80033d0 <HAL_GetTick>
 8005cf8:	0003      	movs	r3, r0
 8005cfa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005cfc:	e008      	b.n	8005d10 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005cfe:	f7fd fb67 	bl	80033d0 <HAL_GetTick>
 8005d02:	0002      	movs	r2, r0
 8005d04:	69bb      	ldr	r3, [r7, #24]
 8005d06:	1ad3      	subs	r3, r2, r3
 8005d08:	2b02      	cmp	r3, #2
 8005d0a:	d901      	bls.n	8005d10 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8005d0c:	2303      	movs	r3, #3
 8005d0e:	e1e0      	b.n	80060d2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d10:	4b35      	ldr	r3, [pc, #212]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d14:	2202      	movs	r2, #2
 8005d16:	4013      	ands	r3, r2
 8005d18:	d0f1      	beq.n	8005cfe <HAL_RCC_OscConfig+0x242>
 8005d1a:	e018      	b.n	8005d4e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005d1c:	4b32      	ldr	r3, [pc, #200]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005d1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d20:	4b31      	ldr	r3, [pc, #196]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005d22:	2101      	movs	r1, #1
 8005d24:	438a      	bics	r2, r1
 8005d26:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d28:	f7fd fb52 	bl	80033d0 <HAL_GetTick>
 8005d2c:	0003      	movs	r3, r0
 8005d2e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d30:	e008      	b.n	8005d44 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005d32:	f7fd fb4d 	bl	80033d0 <HAL_GetTick>
 8005d36:	0002      	movs	r2, r0
 8005d38:	69bb      	ldr	r3, [r7, #24]
 8005d3a:	1ad3      	subs	r3, r2, r3
 8005d3c:	2b02      	cmp	r3, #2
 8005d3e:	d901      	bls.n	8005d44 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8005d40:	2303      	movs	r3, #3
 8005d42:	e1c6      	b.n	80060d2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d44:	4b28      	ldr	r3, [pc, #160]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d48:	2202      	movs	r2, #2
 8005d4a:	4013      	ands	r3, r2
 8005d4c:	d1f1      	bne.n	8005d32 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	2204      	movs	r2, #4
 8005d54:	4013      	ands	r3, r2
 8005d56:	d100      	bne.n	8005d5a <HAL_RCC_OscConfig+0x29e>
 8005d58:	e0b4      	b.n	8005ec4 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d5a:	201f      	movs	r0, #31
 8005d5c:	183b      	adds	r3, r7, r0
 8005d5e:	2200      	movs	r2, #0
 8005d60:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d62:	4b21      	ldr	r3, [pc, #132]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005d64:	69da      	ldr	r2, [r3, #28]
 8005d66:	2380      	movs	r3, #128	; 0x80
 8005d68:	055b      	lsls	r3, r3, #21
 8005d6a:	4013      	ands	r3, r2
 8005d6c:	d110      	bne.n	8005d90 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d6e:	4b1e      	ldr	r3, [pc, #120]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005d70:	69da      	ldr	r2, [r3, #28]
 8005d72:	4b1d      	ldr	r3, [pc, #116]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005d74:	2180      	movs	r1, #128	; 0x80
 8005d76:	0549      	lsls	r1, r1, #21
 8005d78:	430a      	orrs	r2, r1
 8005d7a:	61da      	str	r2, [r3, #28]
 8005d7c:	4b1a      	ldr	r3, [pc, #104]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005d7e:	69da      	ldr	r2, [r3, #28]
 8005d80:	2380      	movs	r3, #128	; 0x80
 8005d82:	055b      	lsls	r3, r3, #21
 8005d84:	4013      	ands	r3, r2
 8005d86:	60fb      	str	r3, [r7, #12]
 8005d88:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005d8a:	183b      	adds	r3, r7, r0
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d90:	4b18      	ldr	r3, [pc, #96]	; (8005df4 <HAL_RCC_OscConfig+0x338>)
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	2380      	movs	r3, #128	; 0x80
 8005d96:	005b      	lsls	r3, r3, #1
 8005d98:	4013      	ands	r3, r2
 8005d9a:	d11a      	bne.n	8005dd2 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d9c:	4b15      	ldr	r3, [pc, #84]	; (8005df4 <HAL_RCC_OscConfig+0x338>)
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	4b14      	ldr	r3, [pc, #80]	; (8005df4 <HAL_RCC_OscConfig+0x338>)
 8005da2:	2180      	movs	r1, #128	; 0x80
 8005da4:	0049      	lsls	r1, r1, #1
 8005da6:	430a      	orrs	r2, r1
 8005da8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005daa:	f7fd fb11 	bl	80033d0 <HAL_GetTick>
 8005dae:	0003      	movs	r3, r0
 8005db0:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005db2:	e008      	b.n	8005dc6 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005db4:	f7fd fb0c 	bl	80033d0 <HAL_GetTick>
 8005db8:	0002      	movs	r2, r0
 8005dba:	69bb      	ldr	r3, [r7, #24]
 8005dbc:	1ad3      	subs	r3, r2, r3
 8005dbe:	2b64      	cmp	r3, #100	; 0x64
 8005dc0:	d901      	bls.n	8005dc6 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8005dc2:	2303      	movs	r3, #3
 8005dc4:	e185      	b.n	80060d2 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005dc6:	4b0b      	ldr	r3, [pc, #44]	; (8005df4 <HAL_RCC_OscConfig+0x338>)
 8005dc8:	681a      	ldr	r2, [r3, #0]
 8005dca:	2380      	movs	r3, #128	; 0x80
 8005dcc:	005b      	lsls	r3, r3, #1
 8005dce:	4013      	ands	r3, r2
 8005dd0:	d0f0      	beq.n	8005db4 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	689b      	ldr	r3, [r3, #8]
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d10e      	bne.n	8005df8 <HAL_RCC_OscConfig+0x33c>
 8005dda:	4b03      	ldr	r3, [pc, #12]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005ddc:	6a1a      	ldr	r2, [r3, #32]
 8005dde:	4b02      	ldr	r3, [pc, #8]	; (8005de8 <HAL_RCC_OscConfig+0x32c>)
 8005de0:	2101      	movs	r1, #1
 8005de2:	430a      	orrs	r2, r1
 8005de4:	621a      	str	r2, [r3, #32]
 8005de6:	e035      	b.n	8005e54 <HAL_RCC_OscConfig+0x398>
 8005de8:	40021000 	.word	0x40021000
 8005dec:	fffeffff 	.word	0xfffeffff
 8005df0:	fffbffff 	.word	0xfffbffff
 8005df4:	40007000 	.word	0x40007000
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d10c      	bne.n	8005e1a <HAL_RCC_OscConfig+0x35e>
 8005e00:	4bb6      	ldr	r3, [pc, #728]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005e02:	6a1a      	ldr	r2, [r3, #32]
 8005e04:	4bb5      	ldr	r3, [pc, #724]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005e06:	2101      	movs	r1, #1
 8005e08:	438a      	bics	r2, r1
 8005e0a:	621a      	str	r2, [r3, #32]
 8005e0c:	4bb3      	ldr	r3, [pc, #716]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005e0e:	6a1a      	ldr	r2, [r3, #32]
 8005e10:	4bb2      	ldr	r3, [pc, #712]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005e12:	2104      	movs	r1, #4
 8005e14:	438a      	bics	r2, r1
 8005e16:	621a      	str	r2, [r3, #32]
 8005e18:	e01c      	b.n	8005e54 <HAL_RCC_OscConfig+0x398>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	689b      	ldr	r3, [r3, #8]
 8005e1e:	2b05      	cmp	r3, #5
 8005e20:	d10c      	bne.n	8005e3c <HAL_RCC_OscConfig+0x380>
 8005e22:	4bae      	ldr	r3, [pc, #696]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005e24:	6a1a      	ldr	r2, [r3, #32]
 8005e26:	4bad      	ldr	r3, [pc, #692]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005e28:	2104      	movs	r1, #4
 8005e2a:	430a      	orrs	r2, r1
 8005e2c:	621a      	str	r2, [r3, #32]
 8005e2e:	4bab      	ldr	r3, [pc, #684]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005e30:	6a1a      	ldr	r2, [r3, #32]
 8005e32:	4baa      	ldr	r3, [pc, #680]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005e34:	2101      	movs	r1, #1
 8005e36:	430a      	orrs	r2, r1
 8005e38:	621a      	str	r2, [r3, #32]
 8005e3a:	e00b      	b.n	8005e54 <HAL_RCC_OscConfig+0x398>
 8005e3c:	4ba7      	ldr	r3, [pc, #668]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005e3e:	6a1a      	ldr	r2, [r3, #32]
 8005e40:	4ba6      	ldr	r3, [pc, #664]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005e42:	2101      	movs	r1, #1
 8005e44:	438a      	bics	r2, r1
 8005e46:	621a      	str	r2, [r3, #32]
 8005e48:	4ba4      	ldr	r3, [pc, #656]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005e4a:	6a1a      	ldr	r2, [r3, #32]
 8005e4c:	4ba3      	ldr	r3, [pc, #652]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005e4e:	2104      	movs	r1, #4
 8005e50:	438a      	bics	r2, r1
 8005e52:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	689b      	ldr	r3, [r3, #8]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d014      	beq.n	8005e86 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e5c:	f7fd fab8 	bl	80033d0 <HAL_GetTick>
 8005e60:	0003      	movs	r3, r0
 8005e62:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e64:	e009      	b.n	8005e7a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e66:	f7fd fab3 	bl	80033d0 <HAL_GetTick>
 8005e6a:	0002      	movs	r2, r0
 8005e6c:	69bb      	ldr	r3, [r7, #24]
 8005e6e:	1ad3      	subs	r3, r2, r3
 8005e70:	4a9b      	ldr	r2, [pc, #620]	; (80060e0 <HAL_RCC_OscConfig+0x624>)
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d901      	bls.n	8005e7a <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8005e76:	2303      	movs	r3, #3
 8005e78:	e12b      	b.n	80060d2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e7a:	4b98      	ldr	r3, [pc, #608]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005e7c:	6a1b      	ldr	r3, [r3, #32]
 8005e7e:	2202      	movs	r2, #2
 8005e80:	4013      	ands	r3, r2
 8005e82:	d0f0      	beq.n	8005e66 <HAL_RCC_OscConfig+0x3aa>
 8005e84:	e013      	b.n	8005eae <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e86:	f7fd faa3 	bl	80033d0 <HAL_GetTick>
 8005e8a:	0003      	movs	r3, r0
 8005e8c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e8e:	e009      	b.n	8005ea4 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e90:	f7fd fa9e 	bl	80033d0 <HAL_GetTick>
 8005e94:	0002      	movs	r2, r0
 8005e96:	69bb      	ldr	r3, [r7, #24]
 8005e98:	1ad3      	subs	r3, r2, r3
 8005e9a:	4a91      	ldr	r2, [pc, #580]	; (80060e0 <HAL_RCC_OscConfig+0x624>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d901      	bls.n	8005ea4 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8005ea0:	2303      	movs	r3, #3
 8005ea2:	e116      	b.n	80060d2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ea4:	4b8d      	ldr	r3, [pc, #564]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005ea6:	6a1b      	ldr	r3, [r3, #32]
 8005ea8:	2202      	movs	r2, #2
 8005eaa:	4013      	ands	r3, r2
 8005eac:	d1f0      	bne.n	8005e90 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005eae:	231f      	movs	r3, #31
 8005eb0:	18fb      	adds	r3, r7, r3
 8005eb2:	781b      	ldrb	r3, [r3, #0]
 8005eb4:	2b01      	cmp	r3, #1
 8005eb6:	d105      	bne.n	8005ec4 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005eb8:	4b88      	ldr	r3, [pc, #544]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005eba:	69da      	ldr	r2, [r3, #28]
 8005ebc:	4b87      	ldr	r3, [pc, #540]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005ebe:	4989      	ldr	r1, [pc, #548]	; (80060e4 <HAL_RCC_OscConfig+0x628>)
 8005ec0:	400a      	ands	r2, r1
 8005ec2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	2210      	movs	r2, #16
 8005eca:	4013      	ands	r3, r2
 8005ecc:	d063      	beq.n	8005f96 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	695b      	ldr	r3, [r3, #20]
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d12a      	bne.n	8005f2c <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005ed6:	4b81      	ldr	r3, [pc, #516]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005ed8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005eda:	4b80      	ldr	r3, [pc, #512]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005edc:	2104      	movs	r1, #4
 8005ede:	430a      	orrs	r2, r1
 8005ee0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8005ee2:	4b7e      	ldr	r3, [pc, #504]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005ee4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ee6:	4b7d      	ldr	r3, [pc, #500]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005ee8:	2101      	movs	r1, #1
 8005eea:	430a      	orrs	r2, r1
 8005eec:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005eee:	f7fd fa6f 	bl	80033d0 <HAL_GetTick>
 8005ef2:	0003      	movs	r3, r0
 8005ef4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005ef6:	e008      	b.n	8005f0a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005ef8:	f7fd fa6a 	bl	80033d0 <HAL_GetTick>
 8005efc:	0002      	movs	r2, r0
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	1ad3      	subs	r3, r2, r3
 8005f02:	2b02      	cmp	r3, #2
 8005f04:	d901      	bls.n	8005f0a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8005f06:	2303      	movs	r3, #3
 8005f08:	e0e3      	b.n	80060d2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005f0a:	4b74      	ldr	r3, [pc, #464]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005f0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f0e:	2202      	movs	r2, #2
 8005f10:	4013      	ands	r3, r2
 8005f12:	d0f1      	beq.n	8005ef8 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005f14:	4b71      	ldr	r3, [pc, #452]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005f16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f18:	22f8      	movs	r2, #248	; 0xf8
 8005f1a:	4393      	bics	r3, r2
 8005f1c:	0019      	movs	r1, r3
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	699b      	ldr	r3, [r3, #24]
 8005f22:	00da      	lsls	r2, r3, #3
 8005f24:	4b6d      	ldr	r3, [pc, #436]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005f26:	430a      	orrs	r2, r1
 8005f28:	635a      	str	r2, [r3, #52]	; 0x34
 8005f2a:	e034      	b.n	8005f96 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	695b      	ldr	r3, [r3, #20]
 8005f30:	3305      	adds	r3, #5
 8005f32:	d111      	bne.n	8005f58 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8005f34:	4b69      	ldr	r3, [pc, #420]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005f36:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f38:	4b68      	ldr	r3, [pc, #416]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005f3a:	2104      	movs	r1, #4
 8005f3c:	438a      	bics	r2, r1
 8005f3e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005f40:	4b66      	ldr	r3, [pc, #408]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005f42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f44:	22f8      	movs	r2, #248	; 0xf8
 8005f46:	4393      	bics	r3, r2
 8005f48:	0019      	movs	r1, r3
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	699b      	ldr	r3, [r3, #24]
 8005f4e:	00da      	lsls	r2, r3, #3
 8005f50:	4b62      	ldr	r3, [pc, #392]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005f52:	430a      	orrs	r2, r1
 8005f54:	635a      	str	r2, [r3, #52]	; 0x34
 8005f56:	e01e      	b.n	8005f96 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005f58:	4b60      	ldr	r3, [pc, #384]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005f5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f5c:	4b5f      	ldr	r3, [pc, #380]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005f5e:	2104      	movs	r1, #4
 8005f60:	430a      	orrs	r2, r1
 8005f62:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8005f64:	4b5d      	ldr	r3, [pc, #372]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005f66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f68:	4b5c      	ldr	r3, [pc, #368]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005f6a:	2101      	movs	r1, #1
 8005f6c:	438a      	bics	r2, r1
 8005f6e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f70:	f7fd fa2e 	bl	80033d0 <HAL_GetTick>
 8005f74:	0003      	movs	r3, r0
 8005f76:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005f78:	e008      	b.n	8005f8c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005f7a:	f7fd fa29 	bl	80033d0 <HAL_GetTick>
 8005f7e:	0002      	movs	r2, r0
 8005f80:	69bb      	ldr	r3, [r7, #24]
 8005f82:	1ad3      	subs	r3, r2, r3
 8005f84:	2b02      	cmp	r3, #2
 8005f86:	d901      	bls.n	8005f8c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8005f88:	2303      	movs	r3, #3
 8005f8a:	e0a2      	b.n	80060d2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005f8c:	4b53      	ldr	r3, [pc, #332]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005f8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f90:	2202      	movs	r2, #2
 8005f92:	4013      	ands	r3, r2
 8005f94:	d1f1      	bne.n	8005f7a <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6a1b      	ldr	r3, [r3, #32]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d100      	bne.n	8005fa0 <HAL_RCC_OscConfig+0x4e4>
 8005f9e:	e097      	b.n	80060d0 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005fa0:	4b4e      	ldr	r3, [pc, #312]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	220c      	movs	r2, #12
 8005fa6:	4013      	ands	r3, r2
 8005fa8:	2b08      	cmp	r3, #8
 8005faa:	d100      	bne.n	8005fae <HAL_RCC_OscConfig+0x4f2>
 8005fac:	e06b      	b.n	8006086 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6a1b      	ldr	r3, [r3, #32]
 8005fb2:	2b02      	cmp	r3, #2
 8005fb4:	d14c      	bne.n	8006050 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fb6:	4b49      	ldr	r3, [pc, #292]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	4b48      	ldr	r3, [pc, #288]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005fbc:	494a      	ldr	r1, [pc, #296]	; (80060e8 <HAL_RCC_OscConfig+0x62c>)
 8005fbe:	400a      	ands	r2, r1
 8005fc0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fc2:	f7fd fa05 	bl	80033d0 <HAL_GetTick>
 8005fc6:	0003      	movs	r3, r0
 8005fc8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005fca:	e008      	b.n	8005fde <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005fcc:	f7fd fa00 	bl	80033d0 <HAL_GetTick>
 8005fd0:	0002      	movs	r2, r0
 8005fd2:	69bb      	ldr	r3, [r7, #24]
 8005fd4:	1ad3      	subs	r3, r2, r3
 8005fd6:	2b02      	cmp	r3, #2
 8005fd8:	d901      	bls.n	8005fde <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8005fda:	2303      	movs	r3, #3
 8005fdc:	e079      	b.n	80060d2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005fde:	4b3f      	ldr	r3, [pc, #252]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	2380      	movs	r3, #128	; 0x80
 8005fe4:	049b      	lsls	r3, r3, #18
 8005fe6:	4013      	ands	r3, r2
 8005fe8:	d1f0      	bne.n	8005fcc <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005fea:	4b3c      	ldr	r3, [pc, #240]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fee:	220f      	movs	r2, #15
 8005ff0:	4393      	bics	r3, r2
 8005ff2:	0019      	movs	r1, r3
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ff8:	4b38      	ldr	r3, [pc, #224]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8005ffa:	430a      	orrs	r2, r1
 8005ffc:	62da      	str	r2, [r3, #44]	; 0x2c
 8005ffe:	4b37      	ldr	r3, [pc, #220]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	4a3a      	ldr	r2, [pc, #232]	; (80060ec <HAL_RCC_OscConfig+0x630>)
 8006004:	4013      	ands	r3, r2
 8006006:	0019      	movs	r1, r3
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006010:	431a      	orrs	r2, r3
 8006012:	4b32      	ldr	r3, [pc, #200]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8006014:	430a      	orrs	r2, r1
 8006016:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006018:	4b30      	ldr	r3, [pc, #192]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 800601a:	681a      	ldr	r2, [r3, #0]
 800601c:	4b2f      	ldr	r3, [pc, #188]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 800601e:	2180      	movs	r1, #128	; 0x80
 8006020:	0449      	lsls	r1, r1, #17
 8006022:	430a      	orrs	r2, r1
 8006024:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006026:	f7fd f9d3 	bl	80033d0 <HAL_GetTick>
 800602a:	0003      	movs	r3, r0
 800602c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800602e:	e008      	b.n	8006042 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006030:	f7fd f9ce 	bl	80033d0 <HAL_GetTick>
 8006034:	0002      	movs	r2, r0
 8006036:	69bb      	ldr	r3, [r7, #24]
 8006038:	1ad3      	subs	r3, r2, r3
 800603a:	2b02      	cmp	r3, #2
 800603c:	d901      	bls.n	8006042 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800603e:	2303      	movs	r3, #3
 8006040:	e047      	b.n	80060d2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006042:	4b26      	ldr	r3, [pc, #152]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8006044:	681a      	ldr	r2, [r3, #0]
 8006046:	2380      	movs	r3, #128	; 0x80
 8006048:	049b      	lsls	r3, r3, #18
 800604a:	4013      	ands	r3, r2
 800604c:	d0f0      	beq.n	8006030 <HAL_RCC_OscConfig+0x574>
 800604e:	e03f      	b.n	80060d0 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006050:	4b22      	ldr	r3, [pc, #136]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	4b21      	ldr	r3, [pc, #132]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8006056:	4924      	ldr	r1, [pc, #144]	; (80060e8 <HAL_RCC_OscConfig+0x62c>)
 8006058:	400a      	ands	r2, r1
 800605a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800605c:	f7fd f9b8 	bl	80033d0 <HAL_GetTick>
 8006060:	0003      	movs	r3, r0
 8006062:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006064:	e008      	b.n	8006078 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006066:	f7fd f9b3 	bl	80033d0 <HAL_GetTick>
 800606a:	0002      	movs	r2, r0
 800606c:	69bb      	ldr	r3, [r7, #24]
 800606e:	1ad3      	subs	r3, r2, r3
 8006070:	2b02      	cmp	r3, #2
 8006072:	d901      	bls.n	8006078 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8006074:	2303      	movs	r3, #3
 8006076:	e02c      	b.n	80060d2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006078:	4b18      	ldr	r3, [pc, #96]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 800607a:	681a      	ldr	r2, [r3, #0]
 800607c:	2380      	movs	r3, #128	; 0x80
 800607e:	049b      	lsls	r3, r3, #18
 8006080:	4013      	ands	r3, r2
 8006082:	d1f0      	bne.n	8006066 <HAL_RCC_OscConfig+0x5aa>
 8006084:	e024      	b.n	80060d0 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6a1b      	ldr	r3, [r3, #32]
 800608a:	2b01      	cmp	r3, #1
 800608c:	d101      	bne.n	8006092 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800608e:	2301      	movs	r3, #1
 8006090:	e01f      	b.n	80060d2 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8006092:	4b12      	ldr	r3, [pc, #72]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8006098:	4b10      	ldr	r3, [pc, #64]	; (80060dc <HAL_RCC_OscConfig+0x620>)
 800609a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800609c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800609e:	697a      	ldr	r2, [r7, #20]
 80060a0:	2380      	movs	r3, #128	; 0x80
 80060a2:	025b      	lsls	r3, r3, #9
 80060a4:	401a      	ands	r2, r3
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d10e      	bne.n	80060cc <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	220f      	movs	r2, #15
 80060b2:	401a      	ands	r2, r3
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80060b8:	429a      	cmp	r2, r3
 80060ba:	d107      	bne.n	80060cc <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80060bc:	697a      	ldr	r2, [r7, #20]
 80060be:	23f0      	movs	r3, #240	; 0xf0
 80060c0:	039b      	lsls	r3, r3, #14
 80060c2:	401a      	ands	r2, r3
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80060c8:	429a      	cmp	r2, r3
 80060ca:	d001      	beq.n	80060d0 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	e000      	b.n	80060d2 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80060d0:	2300      	movs	r3, #0
}
 80060d2:	0018      	movs	r0, r3
 80060d4:	46bd      	mov	sp, r7
 80060d6:	b008      	add	sp, #32
 80060d8:	bd80      	pop	{r7, pc}
 80060da:	46c0      	nop			; (mov r8, r8)
 80060dc:	40021000 	.word	0x40021000
 80060e0:	00001388 	.word	0x00001388
 80060e4:	efffffff 	.word	0xefffffff
 80060e8:	feffffff 	.word	0xfeffffff
 80060ec:	ffc2ffff 	.word	0xffc2ffff

080060f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b084      	sub	sp, #16
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
 80060f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d101      	bne.n	8006104 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006100:	2301      	movs	r3, #1
 8006102:	e0b3      	b.n	800626c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006104:	4b5b      	ldr	r3, [pc, #364]	; (8006274 <HAL_RCC_ClockConfig+0x184>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	2201      	movs	r2, #1
 800610a:	4013      	ands	r3, r2
 800610c:	683a      	ldr	r2, [r7, #0]
 800610e:	429a      	cmp	r2, r3
 8006110:	d911      	bls.n	8006136 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006112:	4b58      	ldr	r3, [pc, #352]	; (8006274 <HAL_RCC_ClockConfig+0x184>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	2201      	movs	r2, #1
 8006118:	4393      	bics	r3, r2
 800611a:	0019      	movs	r1, r3
 800611c:	4b55      	ldr	r3, [pc, #340]	; (8006274 <HAL_RCC_ClockConfig+0x184>)
 800611e:	683a      	ldr	r2, [r7, #0]
 8006120:	430a      	orrs	r2, r1
 8006122:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006124:	4b53      	ldr	r3, [pc, #332]	; (8006274 <HAL_RCC_ClockConfig+0x184>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	2201      	movs	r2, #1
 800612a:	4013      	ands	r3, r2
 800612c:	683a      	ldr	r2, [r7, #0]
 800612e:	429a      	cmp	r2, r3
 8006130:	d001      	beq.n	8006136 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8006132:	2301      	movs	r3, #1
 8006134:	e09a      	b.n	800626c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	2202      	movs	r2, #2
 800613c:	4013      	ands	r3, r2
 800613e:	d015      	beq.n	800616c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2204      	movs	r2, #4
 8006146:	4013      	ands	r3, r2
 8006148:	d006      	beq.n	8006158 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800614a:	4b4b      	ldr	r3, [pc, #300]	; (8006278 <HAL_RCC_ClockConfig+0x188>)
 800614c:	685a      	ldr	r2, [r3, #4]
 800614e:	4b4a      	ldr	r3, [pc, #296]	; (8006278 <HAL_RCC_ClockConfig+0x188>)
 8006150:	21e0      	movs	r1, #224	; 0xe0
 8006152:	00c9      	lsls	r1, r1, #3
 8006154:	430a      	orrs	r2, r1
 8006156:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006158:	4b47      	ldr	r3, [pc, #284]	; (8006278 <HAL_RCC_ClockConfig+0x188>)
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	22f0      	movs	r2, #240	; 0xf0
 800615e:	4393      	bics	r3, r2
 8006160:	0019      	movs	r1, r3
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	689a      	ldr	r2, [r3, #8]
 8006166:	4b44      	ldr	r3, [pc, #272]	; (8006278 <HAL_RCC_ClockConfig+0x188>)
 8006168:	430a      	orrs	r2, r1
 800616a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	2201      	movs	r2, #1
 8006172:	4013      	ands	r3, r2
 8006174:	d040      	beq.n	80061f8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	2b01      	cmp	r3, #1
 800617c:	d107      	bne.n	800618e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800617e:	4b3e      	ldr	r3, [pc, #248]	; (8006278 <HAL_RCC_ClockConfig+0x188>)
 8006180:	681a      	ldr	r2, [r3, #0]
 8006182:	2380      	movs	r3, #128	; 0x80
 8006184:	029b      	lsls	r3, r3, #10
 8006186:	4013      	ands	r3, r2
 8006188:	d114      	bne.n	80061b4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800618a:	2301      	movs	r3, #1
 800618c:	e06e      	b.n	800626c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	2b02      	cmp	r3, #2
 8006194:	d107      	bne.n	80061a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006196:	4b38      	ldr	r3, [pc, #224]	; (8006278 <HAL_RCC_ClockConfig+0x188>)
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	2380      	movs	r3, #128	; 0x80
 800619c:	049b      	lsls	r3, r3, #18
 800619e:	4013      	ands	r3, r2
 80061a0:	d108      	bne.n	80061b4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80061a2:	2301      	movs	r3, #1
 80061a4:	e062      	b.n	800626c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061a6:	4b34      	ldr	r3, [pc, #208]	; (8006278 <HAL_RCC_ClockConfig+0x188>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	2202      	movs	r2, #2
 80061ac:	4013      	ands	r3, r2
 80061ae:	d101      	bne.n	80061b4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80061b0:	2301      	movs	r3, #1
 80061b2:	e05b      	b.n	800626c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80061b4:	4b30      	ldr	r3, [pc, #192]	; (8006278 <HAL_RCC_ClockConfig+0x188>)
 80061b6:	685b      	ldr	r3, [r3, #4]
 80061b8:	2203      	movs	r2, #3
 80061ba:	4393      	bics	r3, r2
 80061bc:	0019      	movs	r1, r3
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	685a      	ldr	r2, [r3, #4]
 80061c2:	4b2d      	ldr	r3, [pc, #180]	; (8006278 <HAL_RCC_ClockConfig+0x188>)
 80061c4:	430a      	orrs	r2, r1
 80061c6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80061c8:	f7fd f902 	bl	80033d0 <HAL_GetTick>
 80061cc:	0003      	movs	r3, r0
 80061ce:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061d0:	e009      	b.n	80061e6 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061d2:	f7fd f8fd 	bl	80033d0 <HAL_GetTick>
 80061d6:	0002      	movs	r2, r0
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	1ad3      	subs	r3, r2, r3
 80061dc:	4a27      	ldr	r2, [pc, #156]	; (800627c <HAL_RCC_ClockConfig+0x18c>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d901      	bls.n	80061e6 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80061e2:	2303      	movs	r3, #3
 80061e4:	e042      	b.n	800626c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061e6:	4b24      	ldr	r3, [pc, #144]	; (8006278 <HAL_RCC_ClockConfig+0x188>)
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	220c      	movs	r2, #12
 80061ec:	401a      	ands	r2, r3
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	009b      	lsls	r3, r3, #2
 80061f4:	429a      	cmp	r2, r3
 80061f6:	d1ec      	bne.n	80061d2 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80061f8:	4b1e      	ldr	r3, [pc, #120]	; (8006274 <HAL_RCC_ClockConfig+0x184>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	2201      	movs	r2, #1
 80061fe:	4013      	ands	r3, r2
 8006200:	683a      	ldr	r2, [r7, #0]
 8006202:	429a      	cmp	r2, r3
 8006204:	d211      	bcs.n	800622a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006206:	4b1b      	ldr	r3, [pc, #108]	; (8006274 <HAL_RCC_ClockConfig+0x184>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	2201      	movs	r2, #1
 800620c:	4393      	bics	r3, r2
 800620e:	0019      	movs	r1, r3
 8006210:	4b18      	ldr	r3, [pc, #96]	; (8006274 <HAL_RCC_ClockConfig+0x184>)
 8006212:	683a      	ldr	r2, [r7, #0]
 8006214:	430a      	orrs	r2, r1
 8006216:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006218:	4b16      	ldr	r3, [pc, #88]	; (8006274 <HAL_RCC_ClockConfig+0x184>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	2201      	movs	r2, #1
 800621e:	4013      	ands	r3, r2
 8006220:	683a      	ldr	r2, [r7, #0]
 8006222:	429a      	cmp	r2, r3
 8006224:	d001      	beq.n	800622a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8006226:	2301      	movs	r3, #1
 8006228:	e020      	b.n	800626c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	2204      	movs	r2, #4
 8006230:	4013      	ands	r3, r2
 8006232:	d009      	beq.n	8006248 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8006234:	4b10      	ldr	r3, [pc, #64]	; (8006278 <HAL_RCC_ClockConfig+0x188>)
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	4a11      	ldr	r2, [pc, #68]	; (8006280 <HAL_RCC_ClockConfig+0x190>)
 800623a:	4013      	ands	r3, r2
 800623c:	0019      	movs	r1, r3
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	68da      	ldr	r2, [r3, #12]
 8006242:	4b0d      	ldr	r3, [pc, #52]	; (8006278 <HAL_RCC_ClockConfig+0x188>)
 8006244:	430a      	orrs	r2, r1
 8006246:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8006248:	f000 f820 	bl	800628c <HAL_RCC_GetSysClockFreq>
 800624c:	0001      	movs	r1, r0
 800624e:	4b0a      	ldr	r3, [pc, #40]	; (8006278 <HAL_RCC_ClockConfig+0x188>)
 8006250:	685b      	ldr	r3, [r3, #4]
 8006252:	091b      	lsrs	r3, r3, #4
 8006254:	220f      	movs	r2, #15
 8006256:	4013      	ands	r3, r2
 8006258:	4a0a      	ldr	r2, [pc, #40]	; (8006284 <HAL_RCC_ClockConfig+0x194>)
 800625a:	5cd3      	ldrb	r3, [r2, r3]
 800625c:	000a      	movs	r2, r1
 800625e:	40da      	lsrs	r2, r3
 8006260:	4b09      	ldr	r3, [pc, #36]	; (8006288 <HAL_RCC_ClockConfig+0x198>)
 8006262:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8006264:	2000      	movs	r0, #0
 8006266:	f7fd f86d 	bl	8003344 <HAL_InitTick>
  
  return HAL_OK;
 800626a:	2300      	movs	r3, #0
}
 800626c:	0018      	movs	r0, r3
 800626e:	46bd      	mov	sp, r7
 8006270:	b004      	add	sp, #16
 8006272:	bd80      	pop	{r7, pc}
 8006274:	40022000 	.word	0x40022000
 8006278:	40021000 	.word	0x40021000
 800627c:	00001388 	.word	0x00001388
 8006280:	fffff8ff 	.word	0xfffff8ff
 8006284:	08008918 	.word	0x08008918
 8006288:	20000000 	.word	0x20000000

0800628c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b086      	sub	sp, #24
 8006290:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006292:	2300      	movs	r3, #0
 8006294:	60fb      	str	r3, [r7, #12]
 8006296:	2300      	movs	r3, #0
 8006298:	60bb      	str	r3, [r7, #8]
 800629a:	2300      	movs	r3, #0
 800629c:	617b      	str	r3, [r7, #20]
 800629e:	2300      	movs	r3, #0
 80062a0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80062a2:	2300      	movs	r3, #0
 80062a4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80062a6:	4b20      	ldr	r3, [pc, #128]	; (8006328 <HAL_RCC_GetSysClockFreq+0x9c>)
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	220c      	movs	r2, #12
 80062b0:	4013      	ands	r3, r2
 80062b2:	2b04      	cmp	r3, #4
 80062b4:	d002      	beq.n	80062bc <HAL_RCC_GetSysClockFreq+0x30>
 80062b6:	2b08      	cmp	r3, #8
 80062b8:	d003      	beq.n	80062c2 <HAL_RCC_GetSysClockFreq+0x36>
 80062ba:	e02c      	b.n	8006316 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80062bc:	4b1b      	ldr	r3, [pc, #108]	; (800632c <HAL_RCC_GetSysClockFreq+0xa0>)
 80062be:	613b      	str	r3, [r7, #16]
      break;
 80062c0:	e02c      	b.n	800631c <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	0c9b      	lsrs	r3, r3, #18
 80062c6:	220f      	movs	r2, #15
 80062c8:	4013      	ands	r3, r2
 80062ca:	4a19      	ldr	r2, [pc, #100]	; (8006330 <HAL_RCC_GetSysClockFreq+0xa4>)
 80062cc:	5cd3      	ldrb	r3, [r2, r3]
 80062ce:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80062d0:	4b15      	ldr	r3, [pc, #84]	; (8006328 <HAL_RCC_GetSysClockFreq+0x9c>)
 80062d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062d4:	220f      	movs	r2, #15
 80062d6:	4013      	ands	r3, r2
 80062d8:	4a16      	ldr	r2, [pc, #88]	; (8006334 <HAL_RCC_GetSysClockFreq+0xa8>)
 80062da:	5cd3      	ldrb	r3, [r2, r3]
 80062dc:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80062de:	68fa      	ldr	r2, [r7, #12]
 80062e0:	2380      	movs	r3, #128	; 0x80
 80062e2:	025b      	lsls	r3, r3, #9
 80062e4:	4013      	ands	r3, r2
 80062e6:	d009      	beq.n	80062fc <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80062e8:	68b9      	ldr	r1, [r7, #8]
 80062ea:	4810      	ldr	r0, [pc, #64]	; (800632c <HAL_RCC_GetSysClockFreq+0xa0>)
 80062ec:	f7f9 ff14 	bl	8000118 <__udivsi3>
 80062f0:	0003      	movs	r3, r0
 80062f2:	001a      	movs	r2, r3
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	4353      	muls	r3, r2
 80062f8:	617b      	str	r3, [r7, #20]
 80062fa:	e009      	b.n	8006310 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80062fc:	6879      	ldr	r1, [r7, #4]
 80062fe:	000a      	movs	r2, r1
 8006300:	0152      	lsls	r2, r2, #5
 8006302:	1a52      	subs	r2, r2, r1
 8006304:	0193      	lsls	r3, r2, #6
 8006306:	1a9b      	subs	r3, r3, r2
 8006308:	00db      	lsls	r3, r3, #3
 800630a:	185b      	adds	r3, r3, r1
 800630c:	021b      	lsls	r3, r3, #8
 800630e:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	613b      	str	r3, [r7, #16]
      break;
 8006314:	e002      	b.n	800631c <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006316:	4b05      	ldr	r3, [pc, #20]	; (800632c <HAL_RCC_GetSysClockFreq+0xa0>)
 8006318:	613b      	str	r3, [r7, #16]
      break;
 800631a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800631c:	693b      	ldr	r3, [r7, #16]
}
 800631e:	0018      	movs	r0, r3
 8006320:	46bd      	mov	sp, r7
 8006322:	b006      	add	sp, #24
 8006324:	bd80      	pop	{r7, pc}
 8006326:	46c0      	nop			; (mov r8, r8)
 8006328:	40021000 	.word	0x40021000
 800632c:	007a1200 	.word	0x007a1200
 8006330:	08008930 	.word	0x08008930
 8006334:	08008940 	.word	0x08008940

08006338 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800633c:	4b02      	ldr	r3, [pc, #8]	; (8006348 <HAL_RCC_GetHCLKFreq+0x10>)
 800633e:	681b      	ldr	r3, [r3, #0]
}
 8006340:	0018      	movs	r0, r3
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}
 8006346:	46c0      	nop			; (mov r8, r8)
 8006348:	20000000 	.word	0x20000000

0800634c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8006350:	f7ff fff2 	bl	8006338 <HAL_RCC_GetHCLKFreq>
 8006354:	0001      	movs	r1, r0
 8006356:	4b06      	ldr	r3, [pc, #24]	; (8006370 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	0a1b      	lsrs	r3, r3, #8
 800635c:	2207      	movs	r2, #7
 800635e:	4013      	ands	r3, r2
 8006360:	4a04      	ldr	r2, [pc, #16]	; (8006374 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006362:	5cd3      	ldrb	r3, [r2, r3]
 8006364:	40d9      	lsrs	r1, r3
 8006366:	000b      	movs	r3, r1
}    
 8006368:	0018      	movs	r0, r3
 800636a:	46bd      	mov	sp, r7
 800636c:	bd80      	pop	{r7, pc}
 800636e:	46c0      	nop			; (mov r8, r8)
 8006370:	40021000 	.word	0x40021000
 8006374:	08008928 	.word	0x08008928

08006378 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b086      	sub	sp, #24
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006380:	2300      	movs	r3, #0
 8006382:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8006384:	2300      	movs	r3, #0
 8006386:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681a      	ldr	r2, [r3, #0]
 800638c:	2380      	movs	r3, #128	; 0x80
 800638e:	025b      	lsls	r3, r3, #9
 8006390:	4013      	ands	r3, r2
 8006392:	d100      	bne.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8006394:	e08e      	b.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8006396:	2017      	movs	r0, #23
 8006398:	183b      	adds	r3, r7, r0
 800639a:	2200      	movs	r2, #0
 800639c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800639e:	4b57      	ldr	r3, [pc, #348]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80063a0:	69da      	ldr	r2, [r3, #28]
 80063a2:	2380      	movs	r3, #128	; 0x80
 80063a4:	055b      	lsls	r3, r3, #21
 80063a6:	4013      	ands	r3, r2
 80063a8:	d110      	bne.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80063aa:	4b54      	ldr	r3, [pc, #336]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80063ac:	69da      	ldr	r2, [r3, #28]
 80063ae:	4b53      	ldr	r3, [pc, #332]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80063b0:	2180      	movs	r1, #128	; 0x80
 80063b2:	0549      	lsls	r1, r1, #21
 80063b4:	430a      	orrs	r2, r1
 80063b6:	61da      	str	r2, [r3, #28]
 80063b8:	4b50      	ldr	r3, [pc, #320]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80063ba:	69da      	ldr	r2, [r3, #28]
 80063bc:	2380      	movs	r3, #128	; 0x80
 80063be:	055b      	lsls	r3, r3, #21
 80063c0:	4013      	ands	r3, r2
 80063c2:	60bb      	str	r3, [r7, #8]
 80063c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80063c6:	183b      	adds	r3, r7, r0
 80063c8:	2201      	movs	r2, #1
 80063ca:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063cc:	4b4c      	ldr	r3, [pc, #304]	; (8006500 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80063ce:	681a      	ldr	r2, [r3, #0]
 80063d0:	2380      	movs	r3, #128	; 0x80
 80063d2:	005b      	lsls	r3, r3, #1
 80063d4:	4013      	ands	r3, r2
 80063d6:	d11a      	bne.n	800640e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80063d8:	4b49      	ldr	r3, [pc, #292]	; (8006500 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80063da:	681a      	ldr	r2, [r3, #0]
 80063dc:	4b48      	ldr	r3, [pc, #288]	; (8006500 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80063de:	2180      	movs	r1, #128	; 0x80
 80063e0:	0049      	lsls	r1, r1, #1
 80063e2:	430a      	orrs	r2, r1
 80063e4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80063e6:	f7fc fff3 	bl	80033d0 <HAL_GetTick>
 80063ea:	0003      	movs	r3, r0
 80063ec:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063ee:	e008      	b.n	8006402 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063f0:	f7fc ffee 	bl	80033d0 <HAL_GetTick>
 80063f4:	0002      	movs	r2, r0
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	1ad3      	subs	r3, r2, r3
 80063fa:	2b64      	cmp	r3, #100	; 0x64
 80063fc:	d901      	bls.n	8006402 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80063fe:	2303      	movs	r3, #3
 8006400:	e077      	b.n	80064f2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006402:	4b3f      	ldr	r3, [pc, #252]	; (8006500 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8006404:	681a      	ldr	r2, [r3, #0]
 8006406:	2380      	movs	r3, #128	; 0x80
 8006408:	005b      	lsls	r3, r3, #1
 800640a:	4013      	ands	r3, r2
 800640c:	d0f0      	beq.n	80063f0 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800640e:	4b3b      	ldr	r3, [pc, #236]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006410:	6a1a      	ldr	r2, [r3, #32]
 8006412:	23c0      	movs	r3, #192	; 0xc0
 8006414:	009b      	lsls	r3, r3, #2
 8006416:	4013      	ands	r3, r2
 8006418:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d034      	beq.n	800648a <HAL_RCCEx_PeriphCLKConfig+0x112>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	685a      	ldr	r2, [r3, #4]
 8006424:	23c0      	movs	r3, #192	; 0xc0
 8006426:	009b      	lsls	r3, r3, #2
 8006428:	4013      	ands	r3, r2
 800642a:	68fa      	ldr	r2, [r7, #12]
 800642c:	429a      	cmp	r2, r3
 800642e:	d02c      	beq.n	800648a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006430:	4b32      	ldr	r3, [pc, #200]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006432:	6a1b      	ldr	r3, [r3, #32]
 8006434:	4a33      	ldr	r2, [pc, #204]	; (8006504 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8006436:	4013      	ands	r3, r2
 8006438:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800643a:	4b30      	ldr	r3, [pc, #192]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800643c:	6a1a      	ldr	r2, [r3, #32]
 800643e:	4b2f      	ldr	r3, [pc, #188]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006440:	2180      	movs	r1, #128	; 0x80
 8006442:	0249      	lsls	r1, r1, #9
 8006444:	430a      	orrs	r2, r1
 8006446:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006448:	4b2c      	ldr	r3, [pc, #176]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800644a:	6a1a      	ldr	r2, [r3, #32]
 800644c:	4b2b      	ldr	r3, [pc, #172]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800644e:	492e      	ldr	r1, [pc, #184]	; (8006508 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8006450:	400a      	ands	r2, r1
 8006452:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006454:	4b29      	ldr	r3, [pc, #164]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006456:	68fa      	ldr	r2, [r7, #12]
 8006458:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2201      	movs	r2, #1
 800645e:	4013      	ands	r3, r2
 8006460:	d013      	beq.n	800648a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006462:	f7fc ffb5 	bl	80033d0 <HAL_GetTick>
 8006466:	0003      	movs	r3, r0
 8006468:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800646a:	e009      	b.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800646c:	f7fc ffb0 	bl	80033d0 <HAL_GetTick>
 8006470:	0002      	movs	r2, r0
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	1ad3      	subs	r3, r2, r3
 8006476:	4a25      	ldr	r2, [pc, #148]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d901      	bls.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 800647c:	2303      	movs	r3, #3
 800647e:	e038      	b.n	80064f2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006480:	4b1e      	ldr	r3, [pc, #120]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006482:	6a1b      	ldr	r3, [r3, #32]
 8006484:	2202      	movs	r2, #2
 8006486:	4013      	ands	r3, r2
 8006488:	d0f0      	beq.n	800646c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800648a:	4b1c      	ldr	r3, [pc, #112]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800648c:	6a1b      	ldr	r3, [r3, #32]
 800648e:	4a1d      	ldr	r2, [pc, #116]	; (8006504 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8006490:	4013      	ands	r3, r2
 8006492:	0019      	movs	r1, r3
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	685a      	ldr	r2, [r3, #4]
 8006498:	4b18      	ldr	r3, [pc, #96]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800649a:	430a      	orrs	r2, r1
 800649c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800649e:	2317      	movs	r3, #23
 80064a0:	18fb      	adds	r3, r7, r3
 80064a2:	781b      	ldrb	r3, [r3, #0]
 80064a4:	2b01      	cmp	r3, #1
 80064a6:	d105      	bne.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80064a8:	4b14      	ldr	r3, [pc, #80]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80064aa:	69da      	ldr	r2, [r3, #28]
 80064ac:	4b13      	ldr	r3, [pc, #76]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80064ae:	4918      	ldr	r1, [pc, #96]	; (8006510 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 80064b0:	400a      	ands	r2, r1
 80064b2:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	2201      	movs	r2, #1
 80064ba:	4013      	ands	r3, r2
 80064bc:	d009      	beq.n	80064d2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80064be:	4b0f      	ldr	r3, [pc, #60]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80064c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064c2:	2203      	movs	r2, #3
 80064c4:	4393      	bics	r3, r2
 80064c6:	0019      	movs	r1, r3
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	689a      	ldr	r2, [r3, #8]
 80064cc:	4b0b      	ldr	r3, [pc, #44]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80064ce:	430a      	orrs	r2, r1
 80064d0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	2220      	movs	r2, #32
 80064d8:	4013      	ands	r3, r2
 80064da:	d009      	beq.n	80064f0 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80064dc:	4b07      	ldr	r3, [pc, #28]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80064de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064e0:	2210      	movs	r2, #16
 80064e2:	4393      	bics	r3, r2
 80064e4:	0019      	movs	r1, r3
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	68da      	ldr	r2, [r3, #12]
 80064ea:	4b04      	ldr	r3, [pc, #16]	; (80064fc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80064ec:	430a      	orrs	r2, r1
 80064ee:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80064f0:	2300      	movs	r3, #0
}
 80064f2:	0018      	movs	r0, r3
 80064f4:	46bd      	mov	sp, r7
 80064f6:	b006      	add	sp, #24
 80064f8:	bd80      	pop	{r7, pc}
 80064fa:	46c0      	nop			; (mov r8, r8)
 80064fc:	40021000 	.word	0x40021000
 8006500:	40007000 	.word	0x40007000
 8006504:	fffffcff 	.word	0xfffffcff
 8006508:	fffeffff 	.word	0xfffeffff
 800650c:	00001388 	.word	0x00001388
 8006510:	efffffff 	.word	0xefffffff

08006514 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006514:	b5b0      	push	{r4, r5, r7, lr}
 8006516:	b084      	sub	sp, #16
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800651c:	230f      	movs	r3, #15
 800651e:	18fb      	adds	r3, r7, r3
 8006520:	2201      	movs	r2, #1
 8006522:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d101      	bne.n	800652e <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 800652a:	2301      	movs	r3, #1
 800652c:	e081      	b.n	8006632 <HAL_RTC_Init+0x11e>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	7f5b      	ldrb	r3, [r3, #29]
 8006532:	b2db      	uxtb	r3, r3
 8006534:	2b00      	cmp	r3, #0
 8006536:	d106      	bne.n	8006546 <HAL_RTC_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2200      	movs	r2, #0
 800653c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	0018      	movs	r0, r3
 8006542:	f7fc fd0f 	bl	8002f64 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2202      	movs	r2, #2
 800654a:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	68db      	ldr	r3, [r3, #12]
 8006552:	2210      	movs	r2, #16
 8006554:	4013      	ands	r3, r2
 8006556:	2b10      	cmp	r3, #16
 8006558:	d05c      	beq.n	8006614 <HAL_RTC_Init+0x100>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	22ca      	movs	r2, #202	; 0xca
 8006560:	625a      	str	r2, [r3, #36]	; 0x24
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	2253      	movs	r2, #83	; 0x53
 8006568:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800656a:	250f      	movs	r5, #15
 800656c:	197c      	adds	r4, r7, r5
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	0018      	movs	r0, r3
 8006572:	f000 f9c5 	bl	8006900 <RTC_EnterInitMode>
 8006576:	0003      	movs	r3, r0
 8006578:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 800657a:	0028      	movs	r0, r5
 800657c:	183b      	adds	r3, r7, r0
 800657e:	781b      	ldrb	r3, [r3, #0]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d12c      	bne.n	80065de <HAL_RTC_Init+0xca>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	689a      	ldr	r2, [r3, #8]
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	492b      	ldr	r1, [pc, #172]	; (800663c <HAL_RTC_Init+0x128>)
 8006590:	400a      	ands	r2, r1
 8006592:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	6899      	ldr	r1, [r3, #8]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	685a      	ldr	r2, [r3, #4]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	691b      	ldr	r3, [r3, #16]
 80065a2:	431a      	orrs	r2, r3
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	695b      	ldr	r3, [r3, #20]
 80065a8:	431a      	orrs	r2, r3
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	430a      	orrs	r2, r1
 80065b0:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	687a      	ldr	r2, [r7, #4]
 80065b8:	68d2      	ldr	r2, [r2, #12]
 80065ba:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	6919      	ldr	r1, [r3, #16]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	041a      	lsls	r2, r3, #16
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	430a      	orrs	r2, r1
 80065ce:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80065d0:	183c      	adds	r4, r7, r0
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	0018      	movs	r0, r3
 80065d6:	f000 f9d6 	bl	8006986 <RTC_ExitInitMode>
 80065da:	0003      	movs	r3, r0
 80065dc:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 80065de:	230f      	movs	r3, #15
 80065e0:	18fb      	adds	r3, r7, r3
 80065e2:	781b      	ldrb	r3, [r3, #0]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d110      	bne.n	800660a <HAL_RTC_Init+0xf6>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	4913      	ldr	r1, [pc, #76]	; (8006640 <HAL_RTC_Init+0x12c>)
 80065f4:	400a      	ands	r2, r1
 80065f6:	641a      	str	r2, [r3, #64]	; 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	699a      	ldr	r2, [r3, #24]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	430a      	orrs	r2, r1
 8006608:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	22ff      	movs	r2, #255	; 0xff
 8006610:	625a      	str	r2, [r3, #36]	; 0x24
 8006612:	e003      	b.n	800661c <HAL_RTC_Init+0x108>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8006614:	230f      	movs	r3, #15
 8006616:	18fb      	adds	r3, r7, r3
 8006618:	2200      	movs	r2, #0
 800661a:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 800661c:	230f      	movs	r3, #15
 800661e:	18fb      	adds	r3, r7, r3
 8006620:	781b      	ldrb	r3, [r3, #0]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d102      	bne.n	800662c <HAL_RTC_Init+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2201      	movs	r2, #1
 800662a:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800662c:	230f      	movs	r3, #15
 800662e:	18fb      	adds	r3, r7, r3
 8006630:	781b      	ldrb	r3, [r3, #0]
}
 8006632:	0018      	movs	r0, r3
 8006634:	46bd      	mov	sp, r7
 8006636:	b004      	add	sp, #16
 8006638:	bdb0      	pop	{r4, r5, r7, pc}
 800663a:	46c0      	nop			; (mov r8, r8)
 800663c:	ff8fffbf 	.word	0xff8fffbf
 8006640:	fffbffff 	.word	0xfffbffff

08006644 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006644:	b5b0      	push	{r4, r5, r7, lr}
 8006646:	b086      	sub	sp, #24
 8006648:	af00      	add	r7, sp, #0
 800664a:	60f8      	str	r0, [r7, #12]
 800664c:	60b9      	str	r1, [r7, #8]
 800664e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006650:	2300      	movs	r3, #0
 8006652:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	7f1b      	ldrb	r3, [r3, #28]
 8006658:	2b01      	cmp	r3, #1
 800665a:	d101      	bne.n	8006660 <HAL_RTC_SetTime+0x1c>
 800665c:	2302      	movs	r3, #2
 800665e:	e08e      	b.n	800677e <HAL_RTC_SetTime+0x13a>
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2201      	movs	r2, #1
 8006664:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2202      	movs	r2, #2
 800666a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d125      	bne.n	80066be <HAL_RTC_SetTime+0x7a>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	689b      	ldr	r3, [r3, #8]
 8006678:	2240      	movs	r2, #64	; 0x40
 800667a:	4013      	ands	r3, r2
 800667c:	d102      	bne.n	8006684 <HAL_RTC_SetTime+0x40>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	2200      	movs	r2, #0
 8006682:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	781b      	ldrb	r3, [r3, #0]
 8006688:	0018      	movs	r0, r3
 800668a:	f000 f9a5 	bl	80069d8 <RTC_ByteToBcd2>
 800668e:	0003      	movs	r3, r0
 8006690:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	785b      	ldrb	r3, [r3, #1]
 8006696:	0018      	movs	r0, r3
 8006698:	f000 f99e 	bl	80069d8 <RTC_ByteToBcd2>
 800669c:	0003      	movs	r3, r0
 800669e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80066a0:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	789b      	ldrb	r3, [r3, #2]
 80066a6:	0018      	movs	r0, r3
 80066a8:	f000 f996 	bl	80069d8 <RTC_ByteToBcd2>
 80066ac:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80066ae:	0022      	movs	r2, r4
 80066b0:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	78db      	ldrb	r3, [r3, #3]
 80066b6:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80066b8:	4313      	orrs	r3, r2
 80066ba:	617b      	str	r3, [r7, #20]
 80066bc:	e017      	b.n	80066ee <HAL_RTC_SetTime+0xaa>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	689b      	ldr	r3, [r3, #8]
 80066c4:	2240      	movs	r2, #64	; 0x40
 80066c6:	4013      	ands	r3, r2
 80066c8:	d102      	bne.n	80066d0 <HAL_RTC_SetTime+0x8c>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	2200      	movs	r2, #0
 80066ce:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	781b      	ldrb	r3, [r3, #0]
 80066d4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	785b      	ldrb	r3, [r3, #1]
 80066da:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80066dc:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80066de:	68ba      	ldr	r2, [r7, #8]
 80066e0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80066e2:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	78db      	ldrb	r3, [r3, #3]
 80066e8:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80066ea:	4313      	orrs	r3, r2
 80066ec:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	22ca      	movs	r2, #202	; 0xca
 80066f4:	625a      	str	r2, [r3, #36]	; 0x24
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	2253      	movs	r2, #83	; 0x53
 80066fc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80066fe:	2513      	movs	r5, #19
 8006700:	197c      	adds	r4, r7, r5
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	0018      	movs	r0, r3
 8006706:	f000 f8fb 	bl	8006900 <RTC_EnterInitMode>
 800670a:	0003      	movs	r3, r0
 800670c:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 800670e:	0028      	movs	r0, r5
 8006710:	183b      	adds	r3, r7, r0
 8006712:	781b      	ldrb	r3, [r3, #0]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d120      	bne.n	800675a <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	697a      	ldr	r2, [r7, #20]
 800671e:	491a      	ldr	r1, [pc, #104]	; (8006788 <HAL_RTC_SetTime+0x144>)
 8006720:	400a      	ands	r2, r1
 8006722:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	689a      	ldr	r2, [r3, #8]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4917      	ldr	r1, [pc, #92]	; (800678c <HAL_RTC_SetTime+0x148>)
 8006730:	400a      	ands	r2, r1
 8006732:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	6899      	ldr	r1, [r3, #8]
 800673a:	68bb      	ldr	r3, [r7, #8]
 800673c:	68da      	ldr	r2, [r3, #12]
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	691b      	ldr	r3, [r3, #16]
 8006742:	431a      	orrs	r2, r3
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	430a      	orrs	r2, r1
 800674a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800674c:	183c      	adds	r4, r7, r0
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	0018      	movs	r0, r3
 8006752:	f000 f918 	bl	8006986 <RTC_ExitInitMode>
 8006756:	0003      	movs	r3, r0
 8006758:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 800675a:	2313      	movs	r3, #19
 800675c:	18fb      	adds	r3, r7, r3
 800675e:	781b      	ldrb	r3, [r3, #0]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d102      	bne.n	800676a <HAL_RTC_SetTime+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	2201      	movs	r2, #1
 8006768:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	22ff      	movs	r2, #255	; 0xff
 8006770:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2200      	movs	r2, #0
 8006776:	771a      	strb	r2, [r3, #28]

  return status;
 8006778:	2313      	movs	r3, #19
 800677a:	18fb      	adds	r3, r7, r3
 800677c:	781b      	ldrb	r3, [r3, #0]
}
 800677e:	0018      	movs	r0, r3
 8006780:	46bd      	mov	sp, r7
 8006782:	b006      	add	sp, #24
 8006784:	bdb0      	pop	{r4, r5, r7, pc}
 8006786:	46c0      	nop			; (mov r8, r8)
 8006788:	007f7f7f 	.word	0x007f7f7f
 800678c:	fffbffff 	.word	0xfffbffff

08006790 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006790:	b5b0      	push	{r4, r5, r7, lr}
 8006792:	b086      	sub	sp, #24
 8006794:	af00      	add	r7, sp, #0
 8006796:	60f8      	str	r0, [r7, #12]
 8006798:	60b9      	str	r1, [r7, #8]
 800679a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800679c:	2300      	movs	r3, #0
 800679e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	7f1b      	ldrb	r3, [r3, #28]
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d101      	bne.n	80067ac <HAL_RTC_SetDate+0x1c>
 80067a8:	2302      	movs	r3, #2
 80067aa:	e07a      	b.n	80068a2 <HAL_RTC_SetDate+0x112>
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	2201      	movs	r2, #1
 80067b0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2202      	movs	r2, #2
 80067b6:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d10e      	bne.n	80067dc <HAL_RTC_SetDate+0x4c>
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	785b      	ldrb	r3, [r3, #1]
 80067c2:	001a      	movs	r2, r3
 80067c4:	2310      	movs	r3, #16
 80067c6:	4013      	ands	r3, r2
 80067c8:	d008      	beq.n	80067dc <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	785b      	ldrb	r3, [r3, #1]
 80067ce:	2210      	movs	r2, #16
 80067d0:	4393      	bics	r3, r2
 80067d2:	b2db      	uxtb	r3, r3
 80067d4:	330a      	adds	r3, #10
 80067d6:	b2da      	uxtb	r2, r3
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d11c      	bne.n	800681c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	78db      	ldrb	r3, [r3, #3]
 80067e6:	0018      	movs	r0, r3
 80067e8:	f000 f8f6 	bl	80069d8 <RTC_ByteToBcd2>
 80067ec:	0003      	movs	r3, r0
 80067ee:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	785b      	ldrb	r3, [r3, #1]
 80067f4:	0018      	movs	r0, r3
 80067f6:	f000 f8ef 	bl	80069d8 <RTC_ByteToBcd2>
 80067fa:	0003      	movs	r3, r0
 80067fc:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80067fe:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	789b      	ldrb	r3, [r3, #2]
 8006804:	0018      	movs	r0, r3
 8006806:	f000 f8e7 	bl	80069d8 <RTC_ByteToBcd2>
 800680a:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800680c:	0022      	movs	r2, r4
 800680e:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	781b      	ldrb	r3, [r3, #0]
 8006814:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006816:	4313      	orrs	r3, r2
 8006818:	617b      	str	r3, [r7, #20]
 800681a:	e00e      	b.n	800683a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	78db      	ldrb	r3, [r3, #3]
 8006820:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	785b      	ldrb	r3, [r3, #1]
 8006826:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006828:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800682a:	68ba      	ldr	r2, [r7, #8]
 800682c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800682e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	781b      	ldrb	r3, [r3, #0]
 8006834:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006836:	4313      	orrs	r3, r2
 8006838:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	22ca      	movs	r2, #202	; 0xca
 8006840:	625a      	str	r2, [r3, #36]	; 0x24
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	2253      	movs	r2, #83	; 0x53
 8006848:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800684a:	2513      	movs	r5, #19
 800684c:	197c      	adds	r4, r7, r5
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	0018      	movs	r0, r3
 8006852:	f000 f855 	bl	8006900 <RTC_EnterInitMode>
 8006856:	0003      	movs	r3, r0
 8006858:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 800685a:	0028      	movs	r0, r5
 800685c:	183b      	adds	r3, r7, r0
 800685e:	781b      	ldrb	r3, [r3, #0]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d10c      	bne.n	800687e <HAL_RTC_SetDate+0xee>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	697a      	ldr	r2, [r7, #20]
 800686a:	4910      	ldr	r1, [pc, #64]	; (80068ac <HAL_RTC_SetDate+0x11c>)
 800686c:	400a      	ands	r2, r1
 800686e:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006870:	183c      	adds	r4, r7, r0
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	0018      	movs	r0, r3
 8006876:	f000 f886 	bl	8006986 <RTC_ExitInitMode>
 800687a:	0003      	movs	r3, r0
 800687c:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 800687e:	2313      	movs	r3, #19
 8006880:	18fb      	adds	r3, r7, r3
 8006882:	781b      	ldrb	r3, [r3, #0]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d102      	bne.n	800688e <HAL_RTC_SetDate+0xfe>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2201      	movs	r2, #1
 800688c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	22ff      	movs	r2, #255	; 0xff
 8006894:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	2200      	movs	r2, #0
 800689a:	771a      	strb	r2, [r3, #28]

  return status;
 800689c:	2313      	movs	r3, #19
 800689e:	18fb      	adds	r3, r7, r3
 80068a0:	781b      	ldrb	r3, [r3, #0]
}
 80068a2:	0018      	movs	r0, r3
 80068a4:	46bd      	mov	sp, r7
 80068a6:	b006      	add	sp, #24
 80068a8:	bdb0      	pop	{r4, r5, r7, pc}
 80068aa:	46c0      	nop			; (mov r8, r8)
 80068ac:	00ffff3f 	.word	0x00ffff3f

080068b0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b084      	sub	sp, #16
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80068b8:	2300      	movs	r3, #0
 80068ba:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a0e      	ldr	r2, [pc, #56]	; (80068fc <HAL_RTC_WaitForSynchro+0x4c>)
 80068c2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80068c4:	f7fc fd84 	bl	80033d0 <HAL_GetTick>
 80068c8:	0003      	movs	r3, r0
 80068ca:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80068cc:	e00a      	b.n	80068e4 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80068ce:	f7fc fd7f 	bl	80033d0 <HAL_GetTick>
 80068d2:	0002      	movs	r2, r0
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	1ad2      	subs	r2, r2, r3
 80068d8:	23fa      	movs	r3, #250	; 0xfa
 80068da:	009b      	lsls	r3, r3, #2
 80068dc:	429a      	cmp	r2, r3
 80068de:	d901      	bls.n	80068e4 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80068e0:	2303      	movs	r3, #3
 80068e2:	e006      	b.n	80068f2 <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	68db      	ldr	r3, [r3, #12]
 80068ea:	2220      	movs	r2, #32
 80068ec:	4013      	ands	r3, r2
 80068ee:	d0ee      	beq.n	80068ce <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 80068f0:	2300      	movs	r3, #0
}
 80068f2:	0018      	movs	r0, r3
 80068f4:	46bd      	mov	sp, r7
 80068f6:	b004      	add	sp, #16
 80068f8:	bd80      	pop	{r7, pc}
 80068fa:	46c0      	nop			; (mov r8, r8)
 80068fc:	00017959 	.word	0x00017959

08006900 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b084      	sub	sp, #16
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006908:	2300      	movs	r3, #0
 800690a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800690c:	230f      	movs	r3, #15
 800690e:	18fb      	adds	r3, r7, r3
 8006910:	2200      	movs	r2, #0
 8006912:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	68db      	ldr	r3, [r3, #12]
 800691a:	2240      	movs	r2, #64	; 0x40
 800691c:	4013      	ands	r3, r2
 800691e:	d12b      	bne.n	8006978 <RTC_EnterInitMode+0x78>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	68da      	ldr	r2, [r3, #12]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	2180      	movs	r1, #128	; 0x80
 800692c:	430a      	orrs	r2, r1
 800692e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006930:	f7fc fd4e 	bl	80033d0 <HAL_GetTick>
 8006934:	0003      	movs	r3, r0
 8006936:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006938:	e013      	b.n	8006962 <RTC_EnterInitMode+0x62>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800693a:	f7fc fd49 	bl	80033d0 <HAL_GetTick>
 800693e:	0002      	movs	r2, r0
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	1ad2      	subs	r2, r2, r3
 8006944:	200f      	movs	r0, #15
 8006946:	183b      	adds	r3, r7, r0
 8006948:	1839      	adds	r1, r7, r0
 800694a:	7809      	ldrb	r1, [r1, #0]
 800694c:	7019      	strb	r1, [r3, #0]
 800694e:	23fa      	movs	r3, #250	; 0xfa
 8006950:	009b      	lsls	r3, r3, #2
 8006952:	429a      	cmp	r2, r3
 8006954:	d905      	bls.n	8006962 <RTC_EnterInitMode+0x62>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2204      	movs	r2, #4
 800695a:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800695c:	183b      	adds	r3, r7, r0
 800695e:	2201      	movs	r2, #1
 8006960:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	68db      	ldr	r3, [r3, #12]
 8006968:	2240      	movs	r2, #64	; 0x40
 800696a:	4013      	ands	r3, r2
 800696c:	d104      	bne.n	8006978 <RTC_EnterInitMode+0x78>
 800696e:	230f      	movs	r3, #15
 8006970:	18fb      	adds	r3, r7, r3
 8006972:	781b      	ldrb	r3, [r3, #0]
 8006974:	2b01      	cmp	r3, #1
 8006976:	d1e0      	bne.n	800693a <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 8006978:	230f      	movs	r3, #15
 800697a:	18fb      	adds	r3, r7, r3
 800697c:	781b      	ldrb	r3, [r3, #0]
}
 800697e:	0018      	movs	r0, r3
 8006980:	46bd      	mov	sp, r7
 8006982:	b004      	add	sp, #16
 8006984:	bd80      	pop	{r7, pc}

08006986 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006986:	b590      	push	{r4, r7, lr}
 8006988:	b085      	sub	sp, #20
 800698a:	af00      	add	r7, sp, #0
 800698c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800698e:	240f      	movs	r4, #15
 8006990:	193b      	adds	r3, r7, r4
 8006992:	2200      	movs	r2, #0
 8006994:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	68da      	ldr	r2, [r3, #12]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	2180      	movs	r1, #128	; 0x80
 80069a2:	438a      	bics	r2, r1
 80069a4:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	689b      	ldr	r3, [r3, #8]
 80069ac:	2220      	movs	r2, #32
 80069ae:	4013      	ands	r3, r2
 80069b0:	d10b      	bne.n	80069ca <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	0018      	movs	r0, r3
 80069b6:	f7ff ff7b 	bl	80068b0 <HAL_RTC_WaitForSynchro>
 80069ba:	1e03      	subs	r3, r0, #0
 80069bc:	d005      	beq.n	80069ca <RTC_ExitInitMode+0x44>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2204      	movs	r2, #4
 80069c2:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80069c4:	193b      	adds	r3, r7, r4
 80069c6:	2201      	movs	r2, #1
 80069c8:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 80069ca:	230f      	movs	r3, #15
 80069cc:	18fb      	adds	r3, r7, r3
 80069ce:	781b      	ldrb	r3, [r3, #0]
}
 80069d0:	0018      	movs	r0, r3
 80069d2:	46bd      	mov	sp, r7
 80069d4:	b005      	add	sp, #20
 80069d6:	bd90      	pop	{r4, r7, pc}

080069d8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b084      	sub	sp, #16
 80069dc:	af00      	add	r7, sp, #0
 80069de:	0002      	movs	r2, r0
 80069e0:	1dfb      	adds	r3, r7, #7
 80069e2:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80069e4:	2300      	movs	r3, #0
 80069e6:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80069e8:	e007      	b.n	80069fa <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	3301      	adds	r3, #1
 80069ee:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80069f0:	1dfb      	adds	r3, r7, #7
 80069f2:	1dfa      	adds	r2, r7, #7
 80069f4:	7812      	ldrb	r2, [r2, #0]
 80069f6:	3a0a      	subs	r2, #10
 80069f8:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 80069fa:	1dfb      	adds	r3, r7, #7
 80069fc:	781b      	ldrb	r3, [r3, #0]
 80069fe:	2b09      	cmp	r3, #9
 8006a00:	d8f3      	bhi.n	80069ea <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	b2db      	uxtb	r3, r3
 8006a06:	011b      	lsls	r3, r3, #4
 8006a08:	b2da      	uxtb	r2, r3
 8006a0a:	1dfb      	adds	r3, r7, #7
 8006a0c:	781b      	ldrb	r3, [r3, #0]
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	b2db      	uxtb	r3, r3
}
 8006a12:	0018      	movs	r0, r3
 8006a14:	46bd      	mov	sp, r7
 8006a16:	b004      	add	sp, #16
 8006a18:	bd80      	pop	{r7, pc}

08006a1a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006a1a:	b580      	push	{r7, lr}
 8006a1c:	b082      	sub	sp, #8
 8006a1e:	af00      	add	r7, sp, #0
 8006a20:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d101      	bne.n	8006a2c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006a28:	2301      	movs	r3, #1
 8006a2a:	e042      	b.n	8006ab2 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	223d      	movs	r2, #61	; 0x3d
 8006a30:	5c9b      	ldrb	r3, [r3, r2]
 8006a32:	b2db      	uxtb	r3, r3
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d107      	bne.n	8006a48 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	223c      	movs	r2, #60	; 0x3c
 8006a3c:	2100      	movs	r1, #0
 8006a3e:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	0018      	movs	r0, r3
 8006a44:	f7fc faa6 	bl	8002f94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	223d      	movs	r2, #61	; 0x3d
 8006a4c:	2102      	movs	r1, #2
 8006a4e:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681a      	ldr	r2, [r3, #0]
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	3304      	adds	r3, #4
 8006a58:	0019      	movs	r1, r3
 8006a5a:	0010      	movs	r0, r2
 8006a5c:	f000 f964 	bl	8006d28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2246      	movs	r2, #70	; 0x46
 8006a64:	2101      	movs	r1, #1
 8006a66:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	223e      	movs	r2, #62	; 0x3e
 8006a6c:	2101      	movs	r1, #1
 8006a6e:	5499      	strb	r1, [r3, r2]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	223f      	movs	r2, #63	; 0x3f
 8006a74:	2101      	movs	r1, #1
 8006a76:	5499      	strb	r1, [r3, r2]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2240      	movs	r2, #64	; 0x40
 8006a7c:	2101      	movs	r1, #1
 8006a7e:	5499      	strb	r1, [r3, r2]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2241      	movs	r2, #65	; 0x41
 8006a84:	2101      	movs	r1, #1
 8006a86:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2242      	movs	r2, #66	; 0x42
 8006a8c:	2101      	movs	r1, #1
 8006a8e:	5499      	strb	r1, [r3, r2]
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2243      	movs	r2, #67	; 0x43
 8006a94:	2101      	movs	r1, #1
 8006a96:	5499      	strb	r1, [r3, r2]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2244      	movs	r2, #68	; 0x44
 8006a9c:	2101      	movs	r1, #1
 8006a9e:	5499      	strb	r1, [r3, r2]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2245      	movs	r2, #69	; 0x45
 8006aa4:	2101      	movs	r1, #1
 8006aa6:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	223d      	movs	r2, #61	; 0x3d
 8006aac:	2101      	movs	r1, #1
 8006aae:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006ab0:	2300      	movs	r3, #0
}
 8006ab2:	0018      	movs	r0, r3
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	b002      	add	sp, #8
 8006ab8:	bd80      	pop	{r7, pc}

08006aba <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006aba:	b580      	push	{r7, lr}
 8006abc:	b082      	sub	sp, #8
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	691b      	ldr	r3, [r3, #16]
 8006ac8:	2202      	movs	r2, #2
 8006aca:	4013      	ands	r3, r2
 8006acc:	2b02      	cmp	r3, #2
 8006ace:	d124      	bne.n	8006b1a <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	68db      	ldr	r3, [r3, #12]
 8006ad6:	2202      	movs	r2, #2
 8006ad8:	4013      	ands	r3, r2
 8006ada:	2b02      	cmp	r3, #2
 8006adc:	d11d      	bne.n	8006b1a <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	2203      	movs	r2, #3
 8006ae4:	4252      	negs	r2, r2
 8006ae6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2201      	movs	r2, #1
 8006aec:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	699b      	ldr	r3, [r3, #24]
 8006af4:	2203      	movs	r2, #3
 8006af6:	4013      	ands	r3, r2
 8006af8:	d004      	beq.n	8006b04 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	0018      	movs	r0, r3
 8006afe:	f000 f8fa 	bl	8006cf6 <HAL_TIM_IC_CaptureCallback>
 8006b02:	e007      	b.n	8006b14 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	0018      	movs	r0, r3
 8006b08:	f000 f8ed 	bl	8006ce6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	0018      	movs	r0, r3
 8006b10:	f000 f8f9 	bl	8006d06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2200      	movs	r2, #0
 8006b18:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	691b      	ldr	r3, [r3, #16]
 8006b20:	2204      	movs	r2, #4
 8006b22:	4013      	ands	r3, r2
 8006b24:	2b04      	cmp	r3, #4
 8006b26:	d125      	bne.n	8006b74 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	68db      	ldr	r3, [r3, #12]
 8006b2e:	2204      	movs	r2, #4
 8006b30:	4013      	ands	r3, r2
 8006b32:	2b04      	cmp	r3, #4
 8006b34:	d11e      	bne.n	8006b74 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	2205      	movs	r2, #5
 8006b3c:	4252      	negs	r2, r2
 8006b3e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2202      	movs	r2, #2
 8006b44:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	699a      	ldr	r2, [r3, #24]
 8006b4c:	23c0      	movs	r3, #192	; 0xc0
 8006b4e:	009b      	lsls	r3, r3, #2
 8006b50:	4013      	ands	r3, r2
 8006b52:	d004      	beq.n	8006b5e <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	0018      	movs	r0, r3
 8006b58:	f000 f8cd 	bl	8006cf6 <HAL_TIM_IC_CaptureCallback>
 8006b5c:	e007      	b.n	8006b6e <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	0018      	movs	r0, r3
 8006b62:	f000 f8c0 	bl	8006ce6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	0018      	movs	r0, r3
 8006b6a:	f000 f8cc 	bl	8006d06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2200      	movs	r2, #0
 8006b72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	691b      	ldr	r3, [r3, #16]
 8006b7a:	2208      	movs	r2, #8
 8006b7c:	4013      	ands	r3, r2
 8006b7e:	2b08      	cmp	r3, #8
 8006b80:	d124      	bne.n	8006bcc <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	68db      	ldr	r3, [r3, #12]
 8006b88:	2208      	movs	r2, #8
 8006b8a:	4013      	ands	r3, r2
 8006b8c:	2b08      	cmp	r3, #8
 8006b8e:	d11d      	bne.n	8006bcc <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	2209      	movs	r2, #9
 8006b96:	4252      	negs	r2, r2
 8006b98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2204      	movs	r2, #4
 8006b9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	69db      	ldr	r3, [r3, #28]
 8006ba6:	2203      	movs	r2, #3
 8006ba8:	4013      	ands	r3, r2
 8006baa:	d004      	beq.n	8006bb6 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	0018      	movs	r0, r3
 8006bb0:	f000 f8a1 	bl	8006cf6 <HAL_TIM_IC_CaptureCallback>
 8006bb4:	e007      	b.n	8006bc6 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	0018      	movs	r0, r3
 8006bba:	f000 f894 	bl	8006ce6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	0018      	movs	r0, r3
 8006bc2:	f000 f8a0 	bl	8006d06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	691b      	ldr	r3, [r3, #16]
 8006bd2:	2210      	movs	r2, #16
 8006bd4:	4013      	ands	r3, r2
 8006bd6:	2b10      	cmp	r3, #16
 8006bd8:	d125      	bne.n	8006c26 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	68db      	ldr	r3, [r3, #12]
 8006be0:	2210      	movs	r2, #16
 8006be2:	4013      	ands	r3, r2
 8006be4:	2b10      	cmp	r3, #16
 8006be6:	d11e      	bne.n	8006c26 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	2211      	movs	r2, #17
 8006bee:	4252      	negs	r2, r2
 8006bf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2208      	movs	r2, #8
 8006bf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	69da      	ldr	r2, [r3, #28]
 8006bfe:	23c0      	movs	r3, #192	; 0xc0
 8006c00:	009b      	lsls	r3, r3, #2
 8006c02:	4013      	ands	r3, r2
 8006c04:	d004      	beq.n	8006c10 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	0018      	movs	r0, r3
 8006c0a:	f000 f874 	bl	8006cf6 <HAL_TIM_IC_CaptureCallback>
 8006c0e:	e007      	b.n	8006c20 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	0018      	movs	r0, r3
 8006c14:	f000 f867 	bl	8006ce6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	0018      	movs	r0, r3
 8006c1c:	f000 f873 	bl	8006d06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2200      	movs	r2, #0
 8006c24:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	691b      	ldr	r3, [r3, #16]
 8006c2c:	2201      	movs	r2, #1
 8006c2e:	4013      	ands	r3, r2
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d10f      	bne.n	8006c54 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	68db      	ldr	r3, [r3, #12]
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	4013      	ands	r3, r2
 8006c3e:	2b01      	cmp	r3, #1
 8006c40:	d108      	bne.n	8006c54 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	2202      	movs	r2, #2
 8006c48:	4252      	negs	r2, r2
 8006c4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	0018      	movs	r0, r3
 8006c50:	f7f9 fbec 	bl	800042c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	691b      	ldr	r3, [r3, #16]
 8006c5a:	2280      	movs	r2, #128	; 0x80
 8006c5c:	4013      	ands	r3, r2
 8006c5e:	2b80      	cmp	r3, #128	; 0x80
 8006c60:	d10f      	bne.n	8006c82 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	68db      	ldr	r3, [r3, #12]
 8006c68:	2280      	movs	r2, #128	; 0x80
 8006c6a:	4013      	ands	r3, r2
 8006c6c:	2b80      	cmp	r3, #128	; 0x80
 8006c6e:	d108      	bne.n	8006c82 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	2281      	movs	r2, #129	; 0x81
 8006c76:	4252      	negs	r2, r2
 8006c78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	0018      	movs	r0, r3
 8006c7e:	f000 f8d1 	bl	8006e24 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	691b      	ldr	r3, [r3, #16]
 8006c88:	2240      	movs	r2, #64	; 0x40
 8006c8a:	4013      	ands	r3, r2
 8006c8c:	2b40      	cmp	r3, #64	; 0x40
 8006c8e:	d10f      	bne.n	8006cb0 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	68db      	ldr	r3, [r3, #12]
 8006c96:	2240      	movs	r2, #64	; 0x40
 8006c98:	4013      	ands	r3, r2
 8006c9a:	2b40      	cmp	r3, #64	; 0x40
 8006c9c:	d108      	bne.n	8006cb0 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	2241      	movs	r2, #65	; 0x41
 8006ca4:	4252      	negs	r2, r2
 8006ca6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	0018      	movs	r0, r3
 8006cac:	f000 f833 	bl	8006d16 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	691b      	ldr	r3, [r3, #16]
 8006cb6:	2220      	movs	r2, #32
 8006cb8:	4013      	ands	r3, r2
 8006cba:	2b20      	cmp	r3, #32
 8006cbc:	d10f      	bne.n	8006cde <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	68db      	ldr	r3, [r3, #12]
 8006cc4:	2220      	movs	r2, #32
 8006cc6:	4013      	ands	r3, r2
 8006cc8:	2b20      	cmp	r3, #32
 8006cca:	d108      	bne.n	8006cde <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	2221      	movs	r2, #33	; 0x21
 8006cd2:	4252      	negs	r2, r2
 8006cd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	0018      	movs	r0, r3
 8006cda:	f000 f89b 	bl	8006e14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006cde:	46c0      	nop			; (mov r8, r8)
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	b002      	add	sp, #8
 8006ce4:	bd80      	pop	{r7, pc}

08006ce6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006ce6:	b580      	push	{r7, lr}
 8006ce8:	b082      	sub	sp, #8
 8006cea:	af00      	add	r7, sp, #0
 8006cec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006cee:	46c0      	nop			; (mov r8, r8)
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	b002      	add	sp, #8
 8006cf4:	bd80      	pop	{r7, pc}

08006cf6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006cf6:	b580      	push	{r7, lr}
 8006cf8:	b082      	sub	sp, #8
 8006cfa:	af00      	add	r7, sp, #0
 8006cfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006cfe:	46c0      	nop			; (mov r8, r8)
 8006d00:	46bd      	mov	sp, r7
 8006d02:	b002      	add	sp, #8
 8006d04:	bd80      	pop	{r7, pc}

08006d06 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006d06:	b580      	push	{r7, lr}
 8006d08:	b082      	sub	sp, #8
 8006d0a:	af00      	add	r7, sp, #0
 8006d0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006d0e:	46c0      	nop			; (mov r8, r8)
 8006d10:	46bd      	mov	sp, r7
 8006d12:	b002      	add	sp, #8
 8006d14:	bd80      	pop	{r7, pc}

08006d16 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006d16:	b580      	push	{r7, lr}
 8006d18:	b082      	sub	sp, #8
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006d1e:	46c0      	nop			; (mov r8, r8)
 8006d20:	46bd      	mov	sp, r7
 8006d22:	b002      	add	sp, #8
 8006d24:	bd80      	pop	{r7, pc}
	...

08006d28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b084      	sub	sp, #16
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
 8006d30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	4a2f      	ldr	r2, [pc, #188]	; (8006df8 <TIM_Base_SetConfig+0xd0>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d003      	beq.n	8006d48 <TIM_Base_SetConfig+0x20>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	4a2e      	ldr	r2, [pc, #184]	; (8006dfc <TIM_Base_SetConfig+0xd4>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d108      	bne.n	8006d5a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	2270      	movs	r2, #112	; 0x70
 8006d4c:	4393      	bics	r3, r2
 8006d4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	68fa      	ldr	r2, [r7, #12]
 8006d56:	4313      	orrs	r3, r2
 8006d58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	4a26      	ldr	r2, [pc, #152]	; (8006df8 <TIM_Base_SetConfig+0xd0>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d013      	beq.n	8006d8a <TIM_Base_SetConfig+0x62>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	4a25      	ldr	r2, [pc, #148]	; (8006dfc <TIM_Base_SetConfig+0xd4>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d00f      	beq.n	8006d8a <TIM_Base_SetConfig+0x62>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	4a24      	ldr	r2, [pc, #144]	; (8006e00 <TIM_Base_SetConfig+0xd8>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d00b      	beq.n	8006d8a <TIM_Base_SetConfig+0x62>
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	4a23      	ldr	r2, [pc, #140]	; (8006e04 <TIM_Base_SetConfig+0xdc>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d007      	beq.n	8006d8a <TIM_Base_SetConfig+0x62>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	4a22      	ldr	r2, [pc, #136]	; (8006e08 <TIM_Base_SetConfig+0xe0>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d003      	beq.n	8006d8a <TIM_Base_SetConfig+0x62>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	4a21      	ldr	r2, [pc, #132]	; (8006e0c <TIM_Base_SetConfig+0xe4>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d108      	bne.n	8006d9c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	4a20      	ldr	r2, [pc, #128]	; (8006e10 <TIM_Base_SetConfig+0xe8>)
 8006d8e:	4013      	ands	r3, r2
 8006d90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	68db      	ldr	r3, [r3, #12]
 8006d96:	68fa      	ldr	r2, [r7, #12]
 8006d98:	4313      	orrs	r3, r2
 8006d9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2280      	movs	r2, #128	; 0x80
 8006da0:	4393      	bics	r3, r2
 8006da2:	001a      	movs	r2, r3
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	695b      	ldr	r3, [r3, #20]
 8006da8:	4313      	orrs	r3, r2
 8006daa:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	68fa      	ldr	r2, [r7, #12]
 8006db0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	689a      	ldr	r2, [r3, #8]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	681a      	ldr	r2, [r3, #0]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	4a0c      	ldr	r2, [pc, #48]	; (8006df8 <TIM_Base_SetConfig+0xd0>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d00b      	beq.n	8006de2 <TIM_Base_SetConfig+0xba>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	4a0d      	ldr	r2, [pc, #52]	; (8006e04 <TIM_Base_SetConfig+0xdc>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d007      	beq.n	8006de2 <TIM_Base_SetConfig+0xba>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	4a0c      	ldr	r2, [pc, #48]	; (8006e08 <TIM_Base_SetConfig+0xe0>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d003      	beq.n	8006de2 <TIM_Base_SetConfig+0xba>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	4a0b      	ldr	r2, [pc, #44]	; (8006e0c <TIM_Base_SetConfig+0xe4>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d103      	bne.n	8006dea <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	691a      	ldr	r2, [r3, #16]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2201      	movs	r2, #1
 8006dee:	615a      	str	r2, [r3, #20]
}
 8006df0:	46c0      	nop			; (mov r8, r8)
 8006df2:	46bd      	mov	sp, r7
 8006df4:	b004      	add	sp, #16
 8006df6:	bd80      	pop	{r7, pc}
 8006df8:	40012c00 	.word	0x40012c00
 8006dfc:	40000400 	.word	0x40000400
 8006e00:	40002000 	.word	0x40002000
 8006e04:	40014000 	.word	0x40014000
 8006e08:	40014400 	.word	0x40014400
 8006e0c:	40014800 	.word	0x40014800
 8006e10:	fffffcff 	.word	0xfffffcff

08006e14 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b082      	sub	sp, #8
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006e1c:	46c0      	nop			; (mov r8, r8)
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	b002      	add	sp, #8
 8006e22:	bd80      	pop	{r7, pc}

08006e24 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b082      	sub	sp, #8
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e2c:	46c0      	nop			; (mov r8, r8)
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	b002      	add	sp, #8
 8006e32:	bd80      	pop	{r7, pc}

08006e34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b082      	sub	sp, #8
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d101      	bne.n	8006e46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	e044      	b.n	8006ed0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d107      	bne.n	8006e5e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2278      	movs	r2, #120	; 0x78
 8006e52:	2100      	movs	r1, #0
 8006e54:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	0018      	movs	r0, r3
 8006e5a:	f7fc f8c1 	bl	8002fe0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2224      	movs	r2, #36	; 0x24
 8006e62:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	681a      	ldr	r2, [r3, #0]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	2101      	movs	r1, #1
 8006e70:	438a      	bics	r2, r1
 8006e72:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	0018      	movs	r0, r3
 8006e78:	f000 fb14 	bl	80074a4 <UART_SetConfig>
 8006e7c:	0003      	movs	r3, r0
 8006e7e:	2b01      	cmp	r3, #1
 8006e80:	d101      	bne.n	8006e86 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006e82:	2301      	movs	r3, #1
 8006e84:	e024      	b.n	8006ed0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d003      	beq.n	8006e96 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	0018      	movs	r0, r3
 8006e92:	f000 fc47 	bl	8007724 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	685a      	ldr	r2, [r3, #4]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	490d      	ldr	r1, [pc, #52]	; (8006ed8 <HAL_UART_Init+0xa4>)
 8006ea2:	400a      	ands	r2, r1
 8006ea4:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	689a      	ldr	r2, [r3, #8]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	2108      	movs	r1, #8
 8006eb2:	438a      	bics	r2, r1
 8006eb4:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	2101      	movs	r1, #1
 8006ec2:	430a      	orrs	r2, r1
 8006ec4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	0018      	movs	r0, r3
 8006eca:	f000 fcdf 	bl	800788c <UART_CheckIdleState>
 8006ece:	0003      	movs	r3, r0
}
 8006ed0:	0018      	movs	r0, r3
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	b002      	add	sp, #8
 8006ed6:	bd80      	pop	{r7, pc}
 8006ed8:	fffff7ff 	.word	0xfffff7ff

08006edc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006edc:	b590      	push	{r4, r7, lr}
 8006ede:	b0ab      	sub	sp, #172	; 0xac
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	69db      	ldr	r3, [r3, #28]
 8006eea:	22a4      	movs	r2, #164	; 0xa4
 8006eec:	18b9      	adds	r1, r7, r2
 8006eee:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	20a0      	movs	r0, #160	; 0xa0
 8006ef8:	1839      	adds	r1, r7, r0
 8006efa:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	689b      	ldr	r3, [r3, #8]
 8006f02:	219c      	movs	r1, #156	; 0x9c
 8006f04:	1879      	adds	r1, r7, r1
 8006f06:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006f08:	0011      	movs	r1, r2
 8006f0a:	18bb      	adds	r3, r7, r2
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a99      	ldr	r2, [pc, #612]	; (8007174 <HAL_UART_IRQHandler+0x298>)
 8006f10:	4013      	ands	r3, r2
 8006f12:	2298      	movs	r2, #152	; 0x98
 8006f14:	18bc      	adds	r4, r7, r2
 8006f16:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8006f18:	18bb      	adds	r3, r7, r2
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d114      	bne.n	8006f4a <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006f20:	187b      	adds	r3, r7, r1
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	2220      	movs	r2, #32
 8006f26:	4013      	ands	r3, r2
 8006f28:	d00f      	beq.n	8006f4a <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006f2a:	183b      	adds	r3, r7, r0
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	2220      	movs	r2, #32
 8006f30:	4013      	ands	r3, r2
 8006f32:	d00a      	beq.n	8006f4a <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d100      	bne.n	8006f3e <HAL_UART_IRQHandler+0x62>
 8006f3c:	e286      	b.n	800744c <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006f42:	687a      	ldr	r2, [r7, #4]
 8006f44:	0010      	movs	r0, r2
 8006f46:	4798      	blx	r3
      }
      return;
 8006f48:	e280      	b.n	800744c <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006f4a:	2398      	movs	r3, #152	; 0x98
 8006f4c:	18fb      	adds	r3, r7, r3
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d100      	bne.n	8006f56 <HAL_UART_IRQHandler+0x7a>
 8006f54:	e114      	b.n	8007180 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006f56:	239c      	movs	r3, #156	; 0x9c
 8006f58:	18fb      	adds	r3, r7, r3
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	2201      	movs	r2, #1
 8006f5e:	4013      	ands	r3, r2
 8006f60:	d106      	bne.n	8006f70 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006f62:	23a0      	movs	r3, #160	; 0xa0
 8006f64:	18fb      	adds	r3, r7, r3
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	4a83      	ldr	r2, [pc, #524]	; (8007178 <HAL_UART_IRQHandler+0x29c>)
 8006f6a:	4013      	ands	r3, r2
 8006f6c:	d100      	bne.n	8006f70 <HAL_UART_IRQHandler+0x94>
 8006f6e:	e107      	b.n	8007180 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006f70:	23a4      	movs	r3, #164	; 0xa4
 8006f72:	18fb      	adds	r3, r7, r3
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	2201      	movs	r2, #1
 8006f78:	4013      	ands	r3, r2
 8006f7a:	d012      	beq.n	8006fa2 <HAL_UART_IRQHandler+0xc6>
 8006f7c:	23a0      	movs	r3, #160	; 0xa0
 8006f7e:	18fb      	adds	r3, r7, r3
 8006f80:	681a      	ldr	r2, [r3, #0]
 8006f82:	2380      	movs	r3, #128	; 0x80
 8006f84:	005b      	lsls	r3, r3, #1
 8006f86:	4013      	ands	r3, r2
 8006f88:	d00b      	beq.n	8006fa2 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	2284      	movs	r2, #132	; 0x84
 8006f96:	589b      	ldr	r3, [r3, r2]
 8006f98:	2201      	movs	r2, #1
 8006f9a:	431a      	orrs	r2, r3
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2184      	movs	r1, #132	; 0x84
 8006fa0:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006fa2:	23a4      	movs	r3, #164	; 0xa4
 8006fa4:	18fb      	adds	r3, r7, r3
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	2202      	movs	r2, #2
 8006faa:	4013      	ands	r3, r2
 8006fac:	d011      	beq.n	8006fd2 <HAL_UART_IRQHandler+0xf6>
 8006fae:	239c      	movs	r3, #156	; 0x9c
 8006fb0:	18fb      	adds	r3, r7, r3
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	2201      	movs	r2, #1
 8006fb6:	4013      	ands	r3, r2
 8006fb8:	d00b      	beq.n	8006fd2 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	2202      	movs	r2, #2
 8006fc0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2284      	movs	r2, #132	; 0x84
 8006fc6:	589b      	ldr	r3, [r3, r2]
 8006fc8:	2204      	movs	r2, #4
 8006fca:	431a      	orrs	r2, r3
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2184      	movs	r1, #132	; 0x84
 8006fd0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006fd2:	23a4      	movs	r3, #164	; 0xa4
 8006fd4:	18fb      	adds	r3, r7, r3
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	2204      	movs	r2, #4
 8006fda:	4013      	ands	r3, r2
 8006fdc:	d011      	beq.n	8007002 <HAL_UART_IRQHandler+0x126>
 8006fde:	239c      	movs	r3, #156	; 0x9c
 8006fe0:	18fb      	adds	r3, r7, r3
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	2201      	movs	r2, #1
 8006fe6:	4013      	ands	r3, r2
 8006fe8:	d00b      	beq.n	8007002 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	2204      	movs	r2, #4
 8006ff0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2284      	movs	r2, #132	; 0x84
 8006ff6:	589b      	ldr	r3, [r3, r2]
 8006ff8:	2202      	movs	r2, #2
 8006ffa:	431a      	orrs	r2, r3
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2184      	movs	r1, #132	; 0x84
 8007000:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007002:	23a4      	movs	r3, #164	; 0xa4
 8007004:	18fb      	adds	r3, r7, r3
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	2208      	movs	r2, #8
 800700a:	4013      	ands	r3, r2
 800700c:	d017      	beq.n	800703e <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800700e:	23a0      	movs	r3, #160	; 0xa0
 8007010:	18fb      	adds	r3, r7, r3
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	2220      	movs	r2, #32
 8007016:	4013      	ands	r3, r2
 8007018:	d105      	bne.n	8007026 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800701a:	239c      	movs	r3, #156	; 0x9c
 800701c:	18fb      	adds	r3, r7, r3
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	2201      	movs	r2, #1
 8007022:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007024:	d00b      	beq.n	800703e <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	2208      	movs	r2, #8
 800702c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2284      	movs	r2, #132	; 0x84
 8007032:	589b      	ldr	r3, [r3, r2]
 8007034:	2208      	movs	r2, #8
 8007036:	431a      	orrs	r2, r3
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2184      	movs	r1, #132	; 0x84
 800703c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800703e:	23a4      	movs	r3, #164	; 0xa4
 8007040:	18fb      	adds	r3, r7, r3
 8007042:	681a      	ldr	r2, [r3, #0]
 8007044:	2380      	movs	r3, #128	; 0x80
 8007046:	011b      	lsls	r3, r3, #4
 8007048:	4013      	ands	r3, r2
 800704a:	d013      	beq.n	8007074 <HAL_UART_IRQHandler+0x198>
 800704c:	23a0      	movs	r3, #160	; 0xa0
 800704e:	18fb      	adds	r3, r7, r3
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	2380      	movs	r3, #128	; 0x80
 8007054:	04db      	lsls	r3, r3, #19
 8007056:	4013      	ands	r3, r2
 8007058:	d00c      	beq.n	8007074 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	2280      	movs	r2, #128	; 0x80
 8007060:	0112      	lsls	r2, r2, #4
 8007062:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2284      	movs	r2, #132	; 0x84
 8007068:	589b      	ldr	r3, [r3, r2]
 800706a:	2220      	movs	r2, #32
 800706c:	431a      	orrs	r2, r3
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2184      	movs	r1, #132	; 0x84
 8007072:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2284      	movs	r2, #132	; 0x84
 8007078:	589b      	ldr	r3, [r3, r2]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d100      	bne.n	8007080 <HAL_UART_IRQHandler+0x1a4>
 800707e:	e1e7      	b.n	8007450 <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007080:	23a4      	movs	r3, #164	; 0xa4
 8007082:	18fb      	adds	r3, r7, r3
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	2220      	movs	r2, #32
 8007088:	4013      	ands	r3, r2
 800708a:	d00e      	beq.n	80070aa <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800708c:	23a0      	movs	r3, #160	; 0xa0
 800708e:	18fb      	adds	r3, r7, r3
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	2220      	movs	r2, #32
 8007094:	4013      	ands	r3, r2
 8007096:	d008      	beq.n	80070aa <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800709c:	2b00      	cmp	r3, #0
 800709e:	d004      	beq.n	80070aa <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80070a4:	687a      	ldr	r2, [r7, #4]
 80070a6:	0010      	movs	r0, r2
 80070a8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2284      	movs	r2, #132	; 0x84
 80070ae:	589b      	ldr	r3, [r3, r2]
 80070b0:	2194      	movs	r1, #148	; 0x94
 80070b2:	187a      	adds	r2, r7, r1
 80070b4:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	689b      	ldr	r3, [r3, #8]
 80070bc:	2240      	movs	r2, #64	; 0x40
 80070be:	4013      	ands	r3, r2
 80070c0:	2b40      	cmp	r3, #64	; 0x40
 80070c2:	d004      	beq.n	80070ce <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80070c4:	187b      	adds	r3, r7, r1
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	2228      	movs	r2, #40	; 0x28
 80070ca:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80070cc:	d047      	beq.n	800715e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	0018      	movs	r0, r3
 80070d2:	f000 fced 	bl	8007ab0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	689b      	ldr	r3, [r3, #8]
 80070dc:	2240      	movs	r2, #64	; 0x40
 80070de:	4013      	ands	r3, r2
 80070e0:	2b40      	cmp	r3, #64	; 0x40
 80070e2:	d137      	bne.n	8007154 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070e4:	f3ef 8310 	mrs	r3, PRIMASK
 80070e8:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80070ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070ec:	2090      	movs	r0, #144	; 0x90
 80070ee:	183a      	adds	r2, r7, r0
 80070f0:	6013      	str	r3, [r2, #0]
 80070f2:	2301      	movs	r3, #1
 80070f4:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80070f8:	f383 8810 	msr	PRIMASK, r3
}
 80070fc:	46c0      	nop			; (mov r8, r8)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	689a      	ldr	r2, [r3, #8]
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	2140      	movs	r1, #64	; 0x40
 800710a:	438a      	bics	r2, r1
 800710c:	609a      	str	r2, [r3, #8]
 800710e:	183b      	adds	r3, r7, r0
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007114:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007116:	f383 8810 	msr	PRIMASK, r3
}
 800711a:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007120:	2b00      	cmp	r3, #0
 8007122:	d012      	beq.n	800714a <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007128:	4a14      	ldr	r2, [pc, #80]	; (800717c <HAL_UART_IRQHandler+0x2a0>)
 800712a:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007130:	0018      	movs	r0, r3
 8007132:	f7fc fb3f 	bl	80037b4 <HAL_DMA_Abort_IT>
 8007136:	1e03      	subs	r3, r0, #0
 8007138:	d01a      	beq.n	8007170 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800713e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007144:	0018      	movs	r0, r3
 8007146:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007148:	e012      	b.n	8007170 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	0018      	movs	r0, r3
 800714e:	f000 f995 	bl	800747c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007152:	e00d      	b.n	8007170 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	0018      	movs	r0, r3
 8007158:	f000 f990 	bl	800747c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800715c:	e008      	b.n	8007170 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	0018      	movs	r0, r3
 8007162:	f000 f98b 	bl	800747c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2284      	movs	r2, #132	; 0x84
 800716a:	2100      	movs	r1, #0
 800716c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800716e:	e16f      	b.n	8007450 <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007170:	46c0      	nop			; (mov r8, r8)
    return;
 8007172:	e16d      	b.n	8007450 <HAL_UART_IRQHandler+0x574>
 8007174:	0000080f 	.word	0x0000080f
 8007178:	04000120 	.word	0x04000120
 800717c:	08007b79 	.word	0x08007b79

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007184:	2b01      	cmp	r3, #1
 8007186:	d000      	beq.n	800718a <HAL_UART_IRQHandler+0x2ae>
 8007188:	e139      	b.n	80073fe <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800718a:	23a4      	movs	r3, #164	; 0xa4
 800718c:	18fb      	adds	r3, r7, r3
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	2210      	movs	r2, #16
 8007192:	4013      	ands	r3, r2
 8007194:	d100      	bne.n	8007198 <HAL_UART_IRQHandler+0x2bc>
 8007196:	e132      	b.n	80073fe <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007198:	23a0      	movs	r3, #160	; 0xa0
 800719a:	18fb      	adds	r3, r7, r3
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	2210      	movs	r2, #16
 80071a0:	4013      	ands	r3, r2
 80071a2:	d100      	bne.n	80071a6 <HAL_UART_IRQHandler+0x2ca>
 80071a4:	e12b      	b.n	80073fe <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	2210      	movs	r2, #16
 80071ac:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	689b      	ldr	r3, [r3, #8]
 80071b4:	2240      	movs	r2, #64	; 0x40
 80071b6:	4013      	ands	r3, r2
 80071b8:	2b40      	cmp	r3, #64	; 0x40
 80071ba:	d000      	beq.n	80071be <HAL_UART_IRQHandler+0x2e2>
 80071bc:	e09f      	b.n	80072fe <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	685a      	ldr	r2, [r3, #4]
 80071c6:	217e      	movs	r1, #126	; 0x7e
 80071c8:	187b      	adds	r3, r7, r1
 80071ca:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80071cc:	187b      	adds	r3, r7, r1
 80071ce:	881b      	ldrh	r3, [r3, #0]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d100      	bne.n	80071d6 <HAL_UART_IRQHandler+0x2fa>
 80071d4:	e13e      	b.n	8007454 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2258      	movs	r2, #88	; 0x58
 80071da:	5a9b      	ldrh	r3, [r3, r2]
 80071dc:	187a      	adds	r2, r7, r1
 80071de:	8812      	ldrh	r2, [r2, #0]
 80071e0:	429a      	cmp	r2, r3
 80071e2:	d300      	bcc.n	80071e6 <HAL_UART_IRQHandler+0x30a>
 80071e4:	e136      	b.n	8007454 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	187a      	adds	r2, r7, r1
 80071ea:	215a      	movs	r1, #90	; 0x5a
 80071ec:	8812      	ldrh	r2, [r2, #0]
 80071ee:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071f4:	699b      	ldr	r3, [r3, #24]
 80071f6:	2b20      	cmp	r3, #32
 80071f8:	d06f      	beq.n	80072da <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071fa:	f3ef 8310 	mrs	r3, PRIMASK
 80071fe:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8007200:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007202:	67bb      	str	r3, [r7, #120]	; 0x78
 8007204:	2301      	movs	r3, #1
 8007206:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007208:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800720a:	f383 8810 	msr	PRIMASK, r3
}
 800720e:	46c0      	nop			; (mov r8, r8)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	681a      	ldr	r2, [r3, #0]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4992      	ldr	r1, [pc, #584]	; (8007464 <HAL_UART_IRQHandler+0x588>)
 800721c:	400a      	ands	r2, r1
 800721e:	601a      	str	r2, [r3, #0]
 8007220:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007222:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007226:	f383 8810 	msr	PRIMASK, r3
}
 800722a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800722c:	f3ef 8310 	mrs	r3, PRIMASK
 8007230:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8007232:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007234:	677b      	str	r3, [r7, #116]	; 0x74
 8007236:	2301      	movs	r3, #1
 8007238:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800723a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800723c:	f383 8810 	msr	PRIMASK, r3
}
 8007240:	46c0      	nop			; (mov r8, r8)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	689a      	ldr	r2, [r3, #8]
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	2101      	movs	r1, #1
 800724e:	438a      	bics	r2, r1
 8007250:	609a      	str	r2, [r3, #8]
 8007252:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007254:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007256:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007258:	f383 8810 	msr	PRIMASK, r3
}
 800725c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800725e:	f3ef 8310 	mrs	r3, PRIMASK
 8007262:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8007264:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007266:	673b      	str	r3, [r7, #112]	; 0x70
 8007268:	2301      	movs	r3, #1
 800726a:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800726c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800726e:	f383 8810 	msr	PRIMASK, r3
}
 8007272:	46c0      	nop			; (mov r8, r8)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	689a      	ldr	r2, [r3, #8]
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	2140      	movs	r1, #64	; 0x40
 8007280:	438a      	bics	r2, r1
 8007282:	609a      	str	r2, [r3, #8]
 8007284:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007286:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007288:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800728a:	f383 8810 	msr	PRIMASK, r3
}
 800728e:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2280      	movs	r2, #128	; 0x80
 8007294:	2120      	movs	r1, #32
 8007296:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2200      	movs	r2, #0
 800729c:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800729e:	f3ef 8310 	mrs	r3, PRIMASK
 80072a2:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80072a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072a6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80072a8:	2301      	movs	r3, #1
 80072aa:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072ac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80072ae:	f383 8810 	msr	PRIMASK, r3
}
 80072b2:	46c0      	nop			; (mov r8, r8)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	681a      	ldr	r2, [r3, #0]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	2110      	movs	r1, #16
 80072c0:	438a      	bics	r2, r1
 80072c2:	601a      	str	r2, [r3, #0]
 80072c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072c6:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80072ca:	f383 8810 	msr	PRIMASK, r3
}
 80072ce:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072d4:	0018      	movs	r0, r3
 80072d6:	f7fc fa35 	bl	8003744 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2202      	movs	r2, #2
 80072de:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2258      	movs	r2, #88	; 0x58
 80072e4:	5a9a      	ldrh	r2, [r3, r2]
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	215a      	movs	r1, #90	; 0x5a
 80072ea:	5a5b      	ldrh	r3, [r3, r1]
 80072ec:	b29b      	uxth	r3, r3
 80072ee:	1ad3      	subs	r3, r2, r3
 80072f0:	b29a      	uxth	r2, r3
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	0011      	movs	r1, r2
 80072f6:	0018      	movs	r0, r3
 80072f8:	f000 f8c8 	bl	800748c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80072fc:	e0aa      	b.n	8007454 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2258      	movs	r2, #88	; 0x58
 8007302:	5a99      	ldrh	r1, [r3, r2]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	225a      	movs	r2, #90	; 0x5a
 8007308:	5a9b      	ldrh	r3, [r3, r2]
 800730a:	b29a      	uxth	r2, r3
 800730c:	208e      	movs	r0, #142	; 0x8e
 800730e:	183b      	adds	r3, r7, r0
 8007310:	1a8a      	subs	r2, r1, r2
 8007312:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	225a      	movs	r2, #90	; 0x5a
 8007318:	5a9b      	ldrh	r3, [r3, r2]
 800731a:	b29b      	uxth	r3, r3
 800731c:	2b00      	cmp	r3, #0
 800731e:	d100      	bne.n	8007322 <HAL_UART_IRQHandler+0x446>
 8007320:	e09a      	b.n	8007458 <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 8007322:	183b      	adds	r3, r7, r0
 8007324:	881b      	ldrh	r3, [r3, #0]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d100      	bne.n	800732c <HAL_UART_IRQHandler+0x450>
 800732a:	e095      	b.n	8007458 <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800732c:	f3ef 8310 	mrs	r3, PRIMASK
 8007330:	60fb      	str	r3, [r7, #12]
  return(result);
 8007332:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007334:	2488      	movs	r4, #136	; 0x88
 8007336:	193a      	adds	r2, r7, r4
 8007338:	6013      	str	r3, [r2, #0]
 800733a:	2301      	movs	r3, #1
 800733c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	f383 8810 	msr	PRIMASK, r3
}
 8007344:	46c0      	nop			; (mov r8, r8)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	681a      	ldr	r2, [r3, #0]
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4945      	ldr	r1, [pc, #276]	; (8007468 <HAL_UART_IRQHandler+0x58c>)
 8007352:	400a      	ands	r2, r1
 8007354:	601a      	str	r2, [r3, #0]
 8007356:	193b      	adds	r3, r7, r4
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800735c:	697b      	ldr	r3, [r7, #20]
 800735e:	f383 8810 	msr	PRIMASK, r3
}
 8007362:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007364:	f3ef 8310 	mrs	r3, PRIMASK
 8007368:	61bb      	str	r3, [r7, #24]
  return(result);
 800736a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800736c:	2484      	movs	r4, #132	; 0x84
 800736e:	193a      	adds	r2, r7, r4
 8007370:	6013      	str	r3, [r2, #0]
 8007372:	2301      	movs	r3, #1
 8007374:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007376:	69fb      	ldr	r3, [r7, #28]
 8007378:	f383 8810 	msr	PRIMASK, r3
}
 800737c:	46c0      	nop			; (mov r8, r8)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	689a      	ldr	r2, [r3, #8]
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	2101      	movs	r1, #1
 800738a:	438a      	bics	r2, r1
 800738c:	609a      	str	r2, [r3, #8]
 800738e:	193b      	adds	r3, r7, r4
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007394:	6a3b      	ldr	r3, [r7, #32]
 8007396:	f383 8810 	msr	PRIMASK, r3
}
 800739a:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2280      	movs	r2, #128	; 0x80
 80073a0:	2120      	movs	r1, #32
 80073a2:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2200      	movs	r2, #0
 80073a8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2200      	movs	r2, #0
 80073ae:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073b0:	f3ef 8310 	mrs	r3, PRIMASK
 80073b4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80073b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073b8:	2480      	movs	r4, #128	; 0x80
 80073ba:	193a      	adds	r2, r7, r4
 80073bc:	6013      	str	r3, [r2, #0]
 80073be:	2301      	movs	r3, #1
 80073c0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073c4:	f383 8810 	msr	PRIMASK, r3
}
 80073c8:	46c0      	nop			; (mov r8, r8)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	681a      	ldr	r2, [r3, #0]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	2110      	movs	r1, #16
 80073d6:	438a      	bics	r2, r1
 80073d8:	601a      	str	r2, [r3, #0]
 80073da:	193b      	adds	r3, r7, r4
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073e2:	f383 8810 	msr	PRIMASK, r3
}
 80073e6:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2202      	movs	r2, #2
 80073ec:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80073ee:	183b      	adds	r3, r7, r0
 80073f0:	881a      	ldrh	r2, [r3, #0]
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	0011      	movs	r1, r2
 80073f6:	0018      	movs	r0, r3
 80073f8:	f000 f848 	bl	800748c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80073fc:	e02c      	b.n	8007458 <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80073fe:	23a4      	movs	r3, #164	; 0xa4
 8007400:	18fb      	adds	r3, r7, r3
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	2280      	movs	r2, #128	; 0x80
 8007406:	4013      	ands	r3, r2
 8007408:	d00f      	beq.n	800742a <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800740a:	23a0      	movs	r3, #160	; 0xa0
 800740c:	18fb      	adds	r3, r7, r3
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	2280      	movs	r2, #128	; 0x80
 8007412:	4013      	ands	r3, r2
 8007414:	d009      	beq.n	800742a <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800741a:	2b00      	cmp	r3, #0
 800741c:	d01e      	beq.n	800745c <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007422:	687a      	ldr	r2, [r7, #4]
 8007424:	0010      	movs	r0, r2
 8007426:	4798      	blx	r3
    }
    return;
 8007428:	e018      	b.n	800745c <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800742a:	23a4      	movs	r3, #164	; 0xa4
 800742c:	18fb      	adds	r3, r7, r3
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	2240      	movs	r2, #64	; 0x40
 8007432:	4013      	ands	r3, r2
 8007434:	d013      	beq.n	800745e <HAL_UART_IRQHandler+0x582>
 8007436:	23a0      	movs	r3, #160	; 0xa0
 8007438:	18fb      	adds	r3, r7, r3
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	2240      	movs	r2, #64	; 0x40
 800743e:	4013      	ands	r3, r2
 8007440:	d00d      	beq.n	800745e <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	0018      	movs	r0, r3
 8007446:	f000 fbae 	bl	8007ba6 <UART_EndTransmit_IT>
    return;
 800744a:	e008      	b.n	800745e <HAL_UART_IRQHandler+0x582>
      return;
 800744c:	46c0      	nop			; (mov r8, r8)
 800744e:	e006      	b.n	800745e <HAL_UART_IRQHandler+0x582>
    return;
 8007450:	46c0      	nop			; (mov r8, r8)
 8007452:	e004      	b.n	800745e <HAL_UART_IRQHandler+0x582>
      return;
 8007454:	46c0      	nop			; (mov r8, r8)
 8007456:	e002      	b.n	800745e <HAL_UART_IRQHandler+0x582>
      return;
 8007458:	46c0      	nop			; (mov r8, r8)
 800745a:	e000      	b.n	800745e <HAL_UART_IRQHandler+0x582>
    return;
 800745c:	46c0      	nop			; (mov r8, r8)
  }

}
 800745e:	46bd      	mov	sp, r7
 8007460:	b02b      	add	sp, #172	; 0xac
 8007462:	bd90      	pop	{r4, r7, pc}
 8007464:	fffffeff 	.word	0xfffffeff
 8007468:	fffffedf 	.word	0xfffffedf

0800746c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b082      	sub	sp, #8
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007474:	46c0      	nop			; (mov r8, r8)
 8007476:	46bd      	mov	sp, r7
 8007478:	b002      	add	sp, #8
 800747a:	bd80      	pop	{r7, pc}

0800747c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b082      	sub	sp, #8
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007484:	46c0      	nop			; (mov r8, r8)
 8007486:	46bd      	mov	sp, r7
 8007488:	b002      	add	sp, #8
 800748a:	bd80      	pop	{r7, pc}

0800748c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b082      	sub	sp, #8
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
 8007494:	000a      	movs	r2, r1
 8007496:	1cbb      	adds	r3, r7, #2
 8007498:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800749a:	46c0      	nop			; (mov r8, r8)
 800749c:	46bd      	mov	sp, r7
 800749e:	b002      	add	sp, #8
 80074a0:	bd80      	pop	{r7, pc}
	...

080074a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b088      	sub	sp, #32
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80074ac:	231e      	movs	r3, #30
 80074ae:	18fb      	adds	r3, r7, r3
 80074b0:	2200      	movs	r2, #0
 80074b2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	689a      	ldr	r2, [r3, #8]
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	691b      	ldr	r3, [r3, #16]
 80074bc:	431a      	orrs	r2, r3
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	695b      	ldr	r3, [r3, #20]
 80074c2:	431a      	orrs	r2, r3
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	69db      	ldr	r3, [r3, #28]
 80074c8:	4313      	orrs	r3, r2
 80074ca:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	4a8d      	ldr	r2, [pc, #564]	; (8007708 <UART_SetConfig+0x264>)
 80074d4:	4013      	ands	r3, r2
 80074d6:	0019      	movs	r1, r3
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	697a      	ldr	r2, [r7, #20]
 80074de:	430a      	orrs	r2, r1
 80074e0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	685b      	ldr	r3, [r3, #4]
 80074e8:	4a88      	ldr	r2, [pc, #544]	; (800770c <UART_SetConfig+0x268>)
 80074ea:	4013      	ands	r3, r2
 80074ec:	0019      	movs	r1, r3
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	68da      	ldr	r2, [r3, #12]
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	430a      	orrs	r2, r1
 80074f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	699b      	ldr	r3, [r3, #24]
 80074fe:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6a1b      	ldr	r3, [r3, #32]
 8007504:	697a      	ldr	r2, [r7, #20]
 8007506:	4313      	orrs	r3, r2
 8007508:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	689b      	ldr	r3, [r3, #8]
 8007510:	4a7f      	ldr	r2, [pc, #508]	; (8007710 <UART_SetConfig+0x26c>)
 8007512:	4013      	ands	r3, r2
 8007514:	0019      	movs	r1, r3
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	697a      	ldr	r2, [r7, #20]
 800751c:	430a      	orrs	r2, r1
 800751e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	4a7b      	ldr	r2, [pc, #492]	; (8007714 <UART_SetConfig+0x270>)
 8007526:	4293      	cmp	r3, r2
 8007528:	d127      	bne.n	800757a <UART_SetConfig+0xd6>
 800752a:	4b7b      	ldr	r3, [pc, #492]	; (8007718 <UART_SetConfig+0x274>)
 800752c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800752e:	2203      	movs	r2, #3
 8007530:	4013      	ands	r3, r2
 8007532:	2b03      	cmp	r3, #3
 8007534:	d00d      	beq.n	8007552 <UART_SetConfig+0xae>
 8007536:	d81b      	bhi.n	8007570 <UART_SetConfig+0xcc>
 8007538:	2b02      	cmp	r3, #2
 800753a:	d014      	beq.n	8007566 <UART_SetConfig+0xc2>
 800753c:	d818      	bhi.n	8007570 <UART_SetConfig+0xcc>
 800753e:	2b00      	cmp	r3, #0
 8007540:	d002      	beq.n	8007548 <UART_SetConfig+0xa4>
 8007542:	2b01      	cmp	r3, #1
 8007544:	d00a      	beq.n	800755c <UART_SetConfig+0xb8>
 8007546:	e013      	b.n	8007570 <UART_SetConfig+0xcc>
 8007548:	231f      	movs	r3, #31
 800754a:	18fb      	adds	r3, r7, r3
 800754c:	2200      	movs	r2, #0
 800754e:	701a      	strb	r2, [r3, #0]
 8007550:	e021      	b.n	8007596 <UART_SetConfig+0xf2>
 8007552:	231f      	movs	r3, #31
 8007554:	18fb      	adds	r3, r7, r3
 8007556:	2202      	movs	r2, #2
 8007558:	701a      	strb	r2, [r3, #0]
 800755a:	e01c      	b.n	8007596 <UART_SetConfig+0xf2>
 800755c:	231f      	movs	r3, #31
 800755e:	18fb      	adds	r3, r7, r3
 8007560:	2204      	movs	r2, #4
 8007562:	701a      	strb	r2, [r3, #0]
 8007564:	e017      	b.n	8007596 <UART_SetConfig+0xf2>
 8007566:	231f      	movs	r3, #31
 8007568:	18fb      	adds	r3, r7, r3
 800756a:	2208      	movs	r2, #8
 800756c:	701a      	strb	r2, [r3, #0]
 800756e:	e012      	b.n	8007596 <UART_SetConfig+0xf2>
 8007570:	231f      	movs	r3, #31
 8007572:	18fb      	adds	r3, r7, r3
 8007574:	2210      	movs	r2, #16
 8007576:	701a      	strb	r2, [r3, #0]
 8007578:	e00d      	b.n	8007596 <UART_SetConfig+0xf2>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	4a67      	ldr	r2, [pc, #412]	; (800771c <UART_SetConfig+0x278>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d104      	bne.n	800758e <UART_SetConfig+0xea>
 8007584:	231f      	movs	r3, #31
 8007586:	18fb      	adds	r3, r7, r3
 8007588:	2200      	movs	r2, #0
 800758a:	701a      	strb	r2, [r3, #0]
 800758c:	e003      	b.n	8007596 <UART_SetConfig+0xf2>
 800758e:	231f      	movs	r3, #31
 8007590:	18fb      	adds	r3, r7, r3
 8007592:	2210      	movs	r2, #16
 8007594:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	69da      	ldr	r2, [r3, #28]
 800759a:	2380      	movs	r3, #128	; 0x80
 800759c:	021b      	lsls	r3, r3, #8
 800759e:	429a      	cmp	r2, r3
 80075a0:	d15c      	bne.n	800765c <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 80075a2:	231f      	movs	r3, #31
 80075a4:	18fb      	adds	r3, r7, r3
 80075a6:	781b      	ldrb	r3, [r3, #0]
 80075a8:	2b08      	cmp	r3, #8
 80075aa:	d015      	beq.n	80075d8 <UART_SetConfig+0x134>
 80075ac:	dc18      	bgt.n	80075e0 <UART_SetConfig+0x13c>
 80075ae:	2b04      	cmp	r3, #4
 80075b0:	d00d      	beq.n	80075ce <UART_SetConfig+0x12a>
 80075b2:	dc15      	bgt.n	80075e0 <UART_SetConfig+0x13c>
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d002      	beq.n	80075be <UART_SetConfig+0x11a>
 80075b8:	2b02      	cmp	r3, #2
 80075ba:	d005      	beq.n	80075c8 <UART_SetConfig+0x124>
 80075bc:	e010      	b.n	80075e0 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075be:	f7fe fec5 	bl	800634c <HAL_RCC_GetPCLK1Freq>
 80075c2:	0003      	movs	r3, r0
 80075c4:	61bb      	str	r3, [r7, #24]
        break;
 80075c6:	e012      	b.n	80075ee <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075c8:	4b55      	ldr	r3, [pc, #340]	; (8007720 <UART_SetConfig+0x27c>)
 80075ca:	61bb      	str	r3, [r7, #24]
        break;
 80075cc:	e00f      	b.n	80075ee <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075ce:	f7fe fe5d 	bl	800628c <HAL_RCC_GetSysClockFreq>
 80075d2:	0003      	movs	r3, r0
 80075d4:	61bb      	str	r3, [r7, #24]
        break;
 80075d6:	e00a      	b.n	80075ee <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80075d8:	2380      	movs	r3, #128	; 0x80
 80075da:	021b      	lsls	r3, r3, #8
 80075dc:	61bb      	str	r3, [r7, #24]
        break;
 80075de:	e006      	b.n	80075ee <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80075e0:	2300      	movs	r3, #0
 80075e2:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80075e4:	231e      	movs	r3, #30
 80075e6:	18fb      	adds	r3, r7, r3
 80075e8:	2201      	movs	r2, #1
 80075ea:	701a      	strb	r2, [r3, #0]
        break;
 80075ec:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80075ee:	69bb      	ldr	r3, [r7, #24]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d100      	bne.n	80075f6 <UART_SetConfig+0x152>
 80075f4:	e07a      	b.n	80076ec <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80075f6:	69bb      	ldr	r3, [r7, #24]
 80075f8:	005a      	lsls	r2, r3, #1
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	685b      	ldr	r3, [r3, #4]
 80075fe:	085b      	lsrs	r3, r3, #1
 8007600:	18d2      	adds	r2, r2, r3
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	0019      	movs	r1, r3
 8007608:	0010      	movs	r0, r2
 800760a:	f7f8 fd85 	bl	8000118 <__udivsi3>
 800760e:	0003      	movs	r3, r0
 8007610:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	2b0f      	cmp	r3, #15
 8007616:	d91c      	bls.n	8007652 <UART_SetConfig+0x1ae>
 8007618:	693a      	ldr	r2, [r7, #16]
 800761a:	2380      	movs	r3, #128	; 0x80
 800761c:	025b      	lsls	r3, r3, #9
 800761e:	429a      	cmp	r2, r3
 8007620:	d217      	bcs.n	8007652 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007622:	693b      	ldr	r3, [r7, #16]
 8007624:	b29a      	uxth	r2, r3
 8007626:	200e      	movs	r0, #14
 8007628:	183b      	adds	r3, r7, r0
 800762a:	210f      	movs	r1, #15
 800762c:	438a      	bics	r2, r1
 800762e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	085b      	lsrs	r3, r3, #1
 8007634:	b29b      	uxth	r3, r3
 8007636:	2207      	movs	r2, #7
 8007638:	4013      	ands	r3, r2
 800763a:	b299      	uxth	r1, r3
 800763c:	183b      	adds	r3, r7, r0
 800763e:	183a      	adds	r2, r7, r0
 8007640:	8812      	ldrh	r2, [r2, #0]
 8007642:	430a      	orrs	r2, r1
 8007644:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	183a      	adds	r2, r7, r0
 800764c:	8812      	ldrh	r2, [r2, #0]
 800764e:	60da      	str	r2, [r3, #12]
 8007650:	e04c      	b.n	80076ec <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8007652:	231e      	movs	r3, #30
 8007654:	18fb      	adds	r3, r7, r3
 8007656:	2201      	movs	r2, #1
 8007658:	701a      	strb	r2, [r3, #0]
 800765a:	e047      	b.n	80076ec <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 800765c:	231f      	movs	r3, #31
 800765e:	18fb      	adds	r3, r7, r3
 8007660:	781b      	ldrb	r3, [r3, #0]
 8007662:	2b08      	cmp	r3, #8
 8007664:	d015      	beq.n	8007692 <UART_SetConfig+0x1ee>
 8007666:	dc18      	bgt.n	800769a <UART_SetConfig+0x1f6>
 8007668:	2b04      	cmp	r3, #4
 800766a:	d00d      	beq.n	8007688 <UART_SetConfig+0x1e4>
 800766c:	dc15      	bgt.n	800769a <UART_SetConfig+0x1f6>
 800766e:	2b00      	cmp	r3, #0
 8007670:	d002      	beq.n	8007678 <UART_SetConfig+0x1d4>
 8007672:	2b02      	cmp	r3, #2
 8007674:	d005      	beq.n	8007682 <UART_SetConfig+0x1de>
 8007676:	e010      	b.n	800769a <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007678:	f7fe fe68 	bl	800634c <HAL_RCC_GetPCLK1Freq>
 800767c:	0003      	movs	r3, r0
 800767e:	61bb      	str	r3, [r7, #24]
        break;
 8007680:	e012      	b.n	80076a8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007682:	4b27      	ldr	r3, [pc, #156]	; (8007720 <UART_SetConfig+0x27c>)
 8007684:	61bb      	str	r3, [r7, #24]
        break;
 8007686:	e00f      	b.n	80076a8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007688:	f7fe fe00 	bl	800628c <HAL_RCC_GetSysClockFreq>
 800768c:	0003      	movs	r3, r0
 800768e:	61bb      	str	r3, [r7, #24]
        break;
 8007690:	e00a      	b.n	80076a8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007692:	2380      	movs	r3, #128	; 0x80
 8007694:	021b      	lsls	r3, r3, #8
 8007696:	61bb      	str	r3, [r7, #24]
        break;
 8007698:	e006      	b.n	80076a8 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800769a:	2300      	movs	r3, #0
 800769c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800769e:	231e      	movs	r3, #30
 80076a0:	18fb      	adds	r3, r7, r3
 80076a2:	2201      	movs	r2, #1
 80076a4:	701a      	strb	r2, [r3, #0]
        break;
 80076a6:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80076a8:	69bb      	ldr	r3, [r7, #24]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d01e      	beq.n	80076ec <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	685b      	ldr	r3, [r3, #4]
 80076b2:	085a      	lsrs	r2, r3, #1
 80076b4:	69bb      	ldr	r3, [r7, #24]
 80076b6:	18d2      	adds	r2, r2, r3
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	685b      	ldr	r3, [r3, #4]
 80076bc:	0019      	movs	r1, r3
 80076be:	0010      	movs	r0, r2
 80076c0:	f7f8 fd2a 	bl	8000118 <__udivsi3>
 80076c4:	0003      	movs	r3, r0
 80076c6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80076c8:	693b      	ldr	r3, [r7, #16]
 80076ca:	2b0f      	cmp	r3, #15
 80076cc:	d90a      	bls.n	80076e4 <UART_SetConfig+0x240>
 80076ce:	693a      	ldr	r2, [r7, #16]
 80076d0:	2380      	movs	r3, #128	; 0x80
 80076d2:	025b      	lsls	r3, r3, #9
 80076d4:	429a      	cmp	r2, r3
 80076d6:	d205      	bcs.n	80076e4 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80076d8:	693b      	ldr	r3, [r7, #16]
 80076da:	b29a      	uxth	r2, r3
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	60da      	str	r2, [r3, #12]
 80076e2:	e003      	b.n	80076ec <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80076e4:	231e      	movs	r3, #30
 80076e6:	18fb      	adds	r3, r7, r3
 80076e8:	2201      	movs	r2, #1
 80076ea:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2200      	movs	r2, #0
 80076f0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2200      	movs	r2, #0
 80076f6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80076f8:	231e      	movs	r3, #30
 80076fa:	18fb      	adds	r3, r7, r3
 80076fc:	781b      	ldrb	r3, [r3, #0]
}
 80076fe:	0018      	movs	r0, r3
 8007700:	46bd      	mov	sp, r7
 8007702:	b008      	add	sp, #32
 8007704:	bd80      	pop	{r7, pc}
 8007706:	46c0      	nop			; (mov r8, r8)
 8007708:	ffff69f3 	.word	0xffff69f3
 800770c:	ffffcfff 	.word	0xffffcfff
 8007710:	fffff4ff 	.word	0xfffff4ff
 8007714:	40013800 	.word	0x40013800
 8007718:	40021000 	.word	0x40021000
 800771c:	40004400 	.word	0x40004400
 8007720:	007a1200 	.word	0x007a1200

08007724 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b082      	sub	sp, #8
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007730:	2201      	movs	r2, #1
 8007732:	4013      	ands	r3, r2
 8007734:	d00b      	beq.n	800774e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	685b      	ldr	r3, [r3, #4]
 800773c:	4a4a      	ldr	r2, [pc, #296]	; (8007868 <UART_AdvFeatureConfig+0x144>)
 800773e:	4013      	ands	r3, r2
 8007740:	0019      	movs	r1, r3
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	430a      	orrs	r2, r1
 800774c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007752:	2202      	movs	r2, #2
 8007754:	4013      	ands	r3, r2
 8007756:	d00b      	beq.n	8007770 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	685b      	ldr	r3, [r3, #4]
 800775e:	4a43      	ldr	r2, [pc, #268]	; (800786c <UART_AdvFeatureConfig+0x148>)
 8007760:	4013      	ands	r3, r2
 8007762:	0019      	movs	r1, r3
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	430a      	orrs	r2, r1
 800776e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007774:	2204      	movs	r2, #4
 8007776:	4013      	ands	r3, r2
 8007778:	d00b      	beq.n	8007792 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	4a3b      	ldr	r2, [pc, #236]	; (8007870 <UART_AdvFeatureConfig+0x14c>)
 8007782:	4013      	ands	r3, r2
 8007784:	0019      	movs	r1, r3
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	430a      	orrs	r2, r1
 8007790:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007796:	2208      	movs	r2, #8
 8007798:	4013      	ands	r3, r2
 800779a:	d00b      	beq.n	80077b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	4a34      	ldr	r2, [pc, #208]	; (8007874 <UART_AdvFeatureConfig+0x150>)
 80077a4:	4013      	ands	r3, r2
 80077a6:	0019      	movs	r1, r3
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	430a      	orrs	r2, r1
 80077b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077b8:	2210      	movs	r2, #16
 80077ba:	4013      	ands	r3, r2
 80077bc:	d00b      	beq.n	80077d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	689b      	ldr	r3, [r3, #8]
 80077c4:	4a2c      	ldr	r2, [pc, #176]	; (8007878 <UART_AdvFeatureConfig+0x154>)
 80077c6:	4013      	ands	r3, r2
 80077c8:	0019      	movs	r1, r3
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	430a      	orrs	r2, r1
 80077d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077da:	2220      	movs	r2, #32
 80077dc:	4013      	ands	r3, r2
 80077de:	d00b      	beq.n	80077f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	4a25      	ldr	r2, [pc, #148]	; (800787c <UART_AdvFeatureConfig+0x158>)
 80077e8:	4013      	ands	r3, r2
 80077ea:	0019      	movs	r1, r3
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	430a      	orrs	r2, r1
 80077f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077fc:	2240      	movs	r2, #64	; 0x40
 80077fe:	4013      	ands	r3, r2
 8007800:	d01d      	beq.n	800783e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	685b      	ldr	r3, [r3, #4]
 8007808:	4a1d      	ldr	r2, [pc, #116]	; (8007880 <UART_AdvFeatureConfig+0x15c>)
 800780a:	4013      	ands	r3, r2
 800780c:	0019      	movs	r1, r3
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	430a      	orrs	r2, r1
 8007818:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800781e:	2380      	movs	r3, #128	; 0x80
 8007820:	035b      	lsls	r3, r3, #13
 8007822:	429a      	cmp	r2, r3
 8007824:	d10b      	bne.n	800783e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	685b      	ldr	r3, [r3, #4]
 800782c:	4a15      	ldr	r2, [pc, #84]	; (8007884 <UART_AdvFeatureConfig+0x160>)
 800782e:	4013      	ands	r3, r2
 8007830:	0019      	movs	r1, r3
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	430a      	orrs	r2, r1
 800783c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007842:	2280      	movs	r2, #128	; 0x80
 8007844:	4013      	ands	r3, r2
 8007846:	d00b      	beq.n	8007860 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	685b      	ldr	r3, [r3, #4]
 800784e:	4a0e      	ldr	r2, [pc, #56]	; (8007888 <UART_AdvFeatureConfig+0x164>)
 8007850:	4013      	ands	r3, r2
 8007852:	0019      	movs	r1, r3
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	430a      	orrs	r2, r1
 800785e:	605a      	str	r2, [r3, #4]
  }
}
 8007860:	46c0      	nop			; (mov r8, r8)
 8007862:	46bd      	mov	sp, r7
 8007864:	b002      	add	sp, #8
 8007866:	bd80      	pop	{r7, pc}
 8007868:	fffdffff 	.word	0xfffdffff
 800786c:	fffeffff 	.word	0xfffeffff
 8007870:	fffbffff 	.word	0xfffbffff
 8007874:	ffff7fff 	.word	0xffff7fff
 8007878:	ffffefff 	.word	0xffffefff
 800787c:	ffffdfff 	.word	0xffffdfff
 8007880:	ffefffff 	.word	0xffefffff
 8007884:	ff9fffff 	.word	0xff9fffff
 8007888:	fff7ffff 	.word	0xfff7ffff

0800788c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b092      	sub	sp, #72	; 0x48
 8007890:	af02      	add	r7, sp, #8
 8007892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2284      	movs	r2, #132	; 0x84
 8007898:	2100      	movs	r1, #0
 800789a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800789c:	f7fb fd98 	bl	80033d0 <HAL_GetTick>
 80078a0:	0003      	movs	r3, r0
 80078a2:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	2208      	movs	r2, #8
 80078ac:	4013      	ands	r3, r2
 80078ae:	2b08      	cmp	r3, #8
 80078b0:	d12c      	bne.n	800790c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80078b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078b4:	2280      	movs	r2, #128	; 0x80
 80078b6:	0391      	lsls	r1, r2, #14
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	4a46      	ldr	r2, [pc, #280]	; (80079d4 <UART_CheckIdleState+0x148>)
 80078bc:	9200      	str	r2, [sp, #0]
 80078be:	2200      	movs	r2, #0
 80078c0:	f000 f88c 	bl	80079dc <UART_WaitOnFlagUntilTimeout>
 80078c4:	1e03      	subs	r3, r0, #0
 80078c6:	d021      	beq.n	800790c <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80078c8:	f3ef 8310 	mrs	r3, PRIMASK
 80078cc:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80078ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80078d0:	63bb      	str	r3, [r7, #56]	; 0x38
 80078d2:	2301      	movs	r3, #1
 80078d4:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078d8:	f383 8810 	msr	PRIMASK, r3
}
 80078dc:	46c0      	nop			; (mov r8, r8)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	681a      	ldr	r2, [r3, #0]
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	2180      	movs	r1, #128	; 0x80
 80078ea:	438a      	bics	r2, r1
 80078ec:	601a      	str	r2, [r3, #0]
 80078ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078f4:	f383 8810 	msr	PRIMASK, r3
}
 80078f8:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2220      	movs	r2, #32
 80078fe:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2278      	movs	r2, #120	; 0x78
 8007904:	2100      	movs	r1, #0
 8007906:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007908:	2303      	movs	r3, #3
 800790a:	e05f      	b.n	80079cc <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	2204      	movs	r2, #4
 8007914:	4013      	ands	r3, r2
 8007916:	2b04      	cmp	r3, #4
 8007918:	d146      	bne.n	80079a8 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800791a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800791c:	2280      	movs	r2, #128	; 0x80
 800791e:	03d1      	lsls	r1, r2, #15
 8007920:	6878      	ldr	r0, [r7, #4]
 8007922:	4a2c      	ldr	r2, [pc, #176]	; (80079d4 <UART_CheckIdleState+0x148>)
 8007924:	9200      	str	r2, [sp, #0]
 8007926:	2200      	movs	r2, #0
 8007928:	f000 f858 	bl	80079dc <UART_WaitOnFlagUntilTimeout>
 800792c:	1e03      	subs	r3, r0, #0
 800792e:	d03b      	beq.n	80079a8 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007930:	f3ef 8310 	mrs	r3, PRIMASK
 8007934:	60fb      	str	r3, [r7, #12]
  return(result);
 8007936:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007938:	637b      	str	r3, [r7, #52]	; 0x34
 800793a:	2301      	movs	r3, #1
 800793c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800793e:	693b      	ldr	r3, [r7, #16]
 8007940:	f383 8810 	msr	PRIMASK, r3
}
 8007944:	46c0      	nop			; (mov r8, r8)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	681a      	ldr	r2, [r3, #0]
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	4921      	ldr	r1, [pc, #132]	; (80079d8 <UART_CheckIdleState+0x14c>)
 8007952:	400a      	ands	r2, r1
 8007954:	601a      	str	r2, [r3, #0]
 8007956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007958:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	f383 8810 	msr	PRIMASK, r3
}
 8007960:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007962:	f3ef 8310 	mrs	r3, PRIMASK
 8007966:	61bb      	str	r3, [r7, #24]
  return(result);
 8007968:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800796a:	633b      	str	r3, [r7, #48]	; 0x30
 800796c:	2301      	movs	r3, #1
 800796e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007970:	69fb      	ldr	r3, [r7, #28]
 8007972:	f383 8810 	msr	PRIMASK, r3
}
 8007976:	46c0      	nop			; (mov r8, r8)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	689a      	ldr	r2, [r3, #8]
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	2101      	movs	r1, #1
 8007984:	438a      	bics	r2, r1
 8007986:	609a      	str	r2, [r3, #8]
 8007988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800798a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800798c:	6a3b      	ldr	r3, [r7, #32]
 800798e:	f383 8810 	msr	PRIMASK, r3
}
 8007992:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2280      	movs	r2, #128	; 0x80
 8007998:	2120      	movs	r1, #32
 800799a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2278      	movs	r2, #120	; 0x78
 80079a0:	2100      	movs	r1, #0
 80079a2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80079a4:	2303      	movs	r3, #3
 80079a6:	e011      	b.n	80079cc <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2220      	movs	r2, #32
 80079ac:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2280      	movs	r2, #128	; 0x80
 80079b2:	2120      	movs	r1, #32
 80079b4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2200      	movs	r2, #0
 80079ba:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2200      	movs	r2, #0
 80079c0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2278      	movs	r2, #120	; 0x78
 80079c6:	2100      	movs	r1, #0
 80079c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80079ca:	2300      	movs	r3, #0
}
 80079cc:	0018      	movs	r0, r3
 80079ce:	46bd      	mov	sp, r7
 80079d0:	b010      	add	sp, #64	; 0x40
 80079d2:	bd80      	pop	{r7, pc}
 80079d4:	01ffffff 	.word	0x01ffffff
 80079d8:	fffffedf 	.word	0xfffffedf

080079dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b084      	sub	sp, #16
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	60f8      	str	r0, [r7, #12]
 80079e4:	60b9      	str	r1, [r7, #8]
 80079e6:	603b      	str	r3, [r7, #0]
 80079e8:	1dfb      	adds	r3, r7, #7
 80079ea:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079ec:	e04b      	b.n	8007a86 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80079ee:	69bb      	ldr	r3, [r7, #24]
 80079f0:	3301      	adds	r3, #1
 80079f2:	d048      	beq.n	8007a86 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80079f4:	f7fb fcec 	bl	80033d0 <HAL_GetTick>
 80079f8:	0002      	movs	r2, r0
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	1ad3      	subs	r3, r2, r3
 80079fe:	69ba      	ldr	r2, [r7, #24]
 8007a00:	429a      	cmp	r2, r3
 8007a02:	d302      	bcc.n	8007a0a <UART_WaitOnFlagUntilTimeout+0x2e>
 8007a04:	69bb      	ldr	r3, [r7, #24]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d101      	bne.n	8007a0e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8007a0a:	2303      	movs	r3, #3
 8007a0c:	e04b      	b.n	8007aa6 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	2204      	movs	r2, #4
 8007a16:	4013      	ands	r3, r2
 8007a18:	d035      	beq.n	8007a86 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	69db      	ldr	r3, [r3, #28]
 8007a20:	2208      	movs	r2, #8
 8007a22:	4013      	ands	r3, r2
 8007a24:	2b08      	cmp	r3, #8
 8007a26:	d111      	bne.n	8007a4c <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	2208      	movs	r2, #8
 8007a2e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	0018      	movs	r0, r3
 8007a34:	f000 f83c 	bl	8007ab0 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	2284      	movs	r2, #132	; 0x84
 8007a3c:	2108      	movs	r1, #8
 8007a3e:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	2278      	movs	r2, #120	; 0x78
 8007a44:	2100      	movs	r1, #0
 8007a46:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	e02c      	b.n	8007aa6 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	69da      	ldr	r2, [r3, #28]
 8007a52:	2380      	movs	r3, #128	; 0x80
 8007a54:	011b      	lsls	r3, r3, #4
 8007a56:	401a      	ands	r2, r3
 8007a58:	2380      	movs	r3, #128	; 0x80
 8007a5a:	011b      	lsls	r3, r3, #4
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d112      	bne.n	8007a86 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	2280      	movs	r2, #128	; 0x80
 8007a66:	0112      	lsls	r2, r2, #4
 8007a68:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	0018      	movs	r0, r3
 8007a6e:	f000 f81f 	bl	8007ab0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	2284      	movs	r2, #132	; 0x84
 8007a76:	2120      	movs	r1, #32
 8007a78:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	2278      	movs	r2, #120	; 0x78
 8007a7e:	2100      	movs	r1, #0
 8007a80:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007a82:	2303      	movs	r3, #3
 8007a84:	e00f      	b.n	8007aa6 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	69db      	ldr	r3, [r3, #28]
 8007a8c:	68ba      	ldr	r2, [r7, #8]
 8007a8e:	4013      	ands	r3, r2
 8007a90:	68ba      	ldr	r2, [r7, #8]
 8007a92:	1ad3      	subs	r3, r2, r3
 8007a94:	425a      	negs	r2, r3
 8007a96:	4153      	adcs	r3, r2
 8007a98:	b2db      	uxtb	r3, r3
 8007a9a:	001a      	movs	r2, r3
 8007a9c:	1dfb      	adds	r3, r7, #7
 8007a9e:	781b      	ldrb	r3, [r3, #0]
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d0a4      	beq.n	80079ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007aa4:	2300      	movs	r3, #0
}
 8007aa6:	0018      	movs	r0, r3
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	b004      	add	sp, #16
 8007aac:	bd80      	pop	{r7, pc}
	...

08007ab0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b08e      	sub	sp, #56	; 0x38
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ab8:	f3ef 8310 	mrs	r3, PRIMASK
 8007abc:	617b      	str	r3, [r7, #20]
  return(result);
 8007abe:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ac0:	637b      	str	r3, [r7, #52]	; 0x34
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ac6:	69bb      	ldr	r3, [r7, #24]
 8007ac8:	f383 8810 	msr	PRIMASK, r3
}
 8007acc:	46c0      	nop			; (mov r8, r8)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	681a      	ldr	r2, [r3, #0]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	4926      	ldr	r1, [pc, #152]	; (8007b74 <UART_EndRxTransfer+0xc4>)
 8007ada:	400a      	ands	r2, r1
 8007adc:	601a      	str	r2, [r3, #0]
 8007ade:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ae0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ae2:	69fb      	ldr	r3, [r7, #28]
 8007ae4:	f383 8810 	msr	PRIMASK, r3
}
 8007ae8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007aea:	f3ef 8310 	mrs	r3, PRIMASK
 8007aee:	623b      	str	r3, [r7, #32]
  return(result);
 8007af0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007af2:	633b      	str	r3, [r7, #48]	; 0x30
 8007af4:	2301      	movs	r3, #1
 8007af6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007afa:	f383 8810 	msr	PRIMASK, r3
}
 8007afe:	46c0      	nop			; (mov r8, r8)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	689a      	ldr	r2, [r3, #8]
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	2101      	movs	r1, #1
 8007b0c:	438a      	bics	r2, r1
 8007b0e:	609a      	str	r2, [r3, #8]
 8007b10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b12:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b16:	f383 8810 	msr	PRIMASK, r3
}
 8007b1a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b20:	2b01      	cmp	r3, #1
 8007b22:	d118      	bne.n	8007b56 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b24:	f3ef 8310 	mrs	r3, PRIMASK
 8007b28:	60bb      	str	r3, [r7, #8]
  return(result);
 8007b2a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007b2e:	2301      	movs	r3, #1
 8007b30:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	f383 8810 	msr	PRIMASK, r3
}
 8007b38:	46c0      	nop			; (mov r8, r8)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	681a      	ldr	r2, [r3, #0]
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	2110      	movs	r1, #16
 8007b46:	438a      	bics	r2, r1
 8007b48:	601a      	str	r2, [r3, #0]
 8007b4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b4c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	f383 8810 	msr	PRIMASK, r3
}
 8007b54:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2280      	movs	r2, #128	; 0x80
 8007b5a:	2120      	movs	r1, #32
 8007b5c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2200      	movs	r2, #0
 8007b62:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2200      	movs	r2, #0
 8007b68:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007b6a:	46c0      	nop			; (mov r8, r8)
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	b00e      	add	sp, #56	; 0x38
 8007b70:	bd80      	pop	{r7, pc}
 8007b72:	46c0      	nop			; (mov r8, r8)
 8007b74:	fffffedf 	.word	0xfffffedf

08007b78 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b084      	sub	sp, #16
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b84:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	225a      	movs	r2, #90	; 0x5a
 8007b8a:	2100      	movs	r1, #0
 8007b8c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	2252      	movs	r2, #82	; 0x52
 8007b92:	2100      	movs	r1, #0
 8007b94:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	0018      	movs	r0, r3
 8007b9a:	f7ff fc6f 	bl	800747c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b9e:	46c0      	nop			; (mov r8, r8)
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	b004      	add	sp, #16
 8007ba4:	bd80      	pop	{r7, pc}

08007ba6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007ba6:	b580      	push	{r7, lr}
 8007ba8:	b086      	sub	sp, #24
 8007baa:	af00      	add	r7, sp, #0
 8007bac:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007bae:	f3ef 8310 	mrs	r3, PRIMASK
 8007bb2:	60bb      	str	r3, [r7, #8]
  return(result);
 8007bb4:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007bb6:	617b      	str	r3, [r7, #20]
 8007bb8:	2301      	movs	r3, #1
 8007bba:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	f383 8810 	msr	PRIMASK, r3
}
 8007bc2:	46c0      	nop			; (mov r8, r8)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	681a      	ldr	r2, [r3, #0]
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	2140      	movs	r1, #64	; 0x40
 8007bd0:	438a      	bics	r2, r1
 8007bd2:	601a      	str	r2, [r3, #0]
 8007bd4:	697b      	ldr	r3, [r7, #20]
 8007bd6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bd8:	693b      	ldr	r3, [r7, #16]
 8007bda:	f383 8810 	msr	PRIMASK, r3
}
 8007bde:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2220      	movs	r2, #32
 8007be4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2200      	movs	r2, #0
 8007bea:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	0018      	movs	r0, r3
 8007bf0:	f7ff fc3c 	bl	800746c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007bf4:	46c0      	nop			; (mov r8, r8)
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	b006      	add	sp, #24
 8007bfa:	bd80      	pop	{r7, pc}

08007bfc <_ZdlPvj>:
 8007bfc:	b510      	push	{r4, lr}
 8007bfe:	f000 fb4e 	bl	800829e <_ZdlPv>
 8007c02:	bd10      	pop	{r4, pc}

08007c04 <_Znwj>:
 8007c04:	b510      	push	{r4, lr}
 8007c06:	1e04      	subs	r4, r0, #0
 8007c08:	d100      	bne.n	8007c0c <_Znwj+0x8>
 8007c0a:	3401      	adds	r4, #1
 8007c0c:	0020      	movs	r0, r4
 8007c0e:	f000 fb59 	bl	80082c4 <malloc>
 8007c12:	2800      	cmp	r0, #0
 8007c14:	d000      	beq.n	8007c18 <_Znwj+0x14>
 8007c16:	bd10      	pop	{r4, pc}
 8007c18:	f000 fb46 	bl	80082a8 <_ZSt15get_new_handlerv>
 8007c1c:	2800      	cmp	r0, #0
 8007c1e:	d101      	bne.n	8007c24 <_Znwj+0x20>
 8007c20:	f000 fb48 	bl	80082b4 <abort>
 8007c24:	4780      	blx	r0
 8007c26:	e7f1      	b.n	8007c0c <_Znwj+0x8>

08007c28 <_ZNSaIcEC1Ev>:
 8007c28:	4770      	bx	lr

08007c2a <_ZNSaIcEC1ERKS_>:
 8007c2a:	4770      	bx	lr

08007c2c <_ZNSaIcED1Ev>:
 8007c2c:	4770      	bx	lr

08007c2e <_ZSt17__throw_bad_allocv>:
 8007c2e:	b510      	push	{r4, lr}
 8007c30:	f000 fb40 	bl	80082b4 <abort>

08007c34 <_ZSt28__throw_bad_array_new_lengthv>:
 8007c34:	b510      	push	{r4, lr}
 8007c36:	f000 fb3d 	bl	80082b4 <abort>

08007c3a <_ZSt19__throw_logic_errorPKc>:
 8007c3a:	b510      	push	{r4, lr}
 8007c3c:	f000 fb3a 	bl	80082b4 <abort>

08007c40 <_ZSt20__throw_length_errorPKc>:
 8007c40:	b510      	push	{r4, lr}
 8007c42:	f000 fb37 	bl	80082b4 <abort>
	...

08007c48 <_ZSt24__throw_out_of_range_fmtPKcz>:
 8007c48:	b40f      	push	{r0, r1, r2, r3}
 8007c4a:	2318      	movs	r3, #24
 8007c4c:	b5b3      	push	{r0, r1, r4, r5, r7, lr}
 8007c4e:	af00      	add	r7, sp, #0
 8007c50:	18fc      	adds	r4, r7, r3
 8007c52:	cc20      	ldmia	r4!, {r5}
 8007c54:	0028      	movs	r0, r5
 8007c56:	f7f8 fa57 	bl	8000108 <strlen>
 8007c5a:	2380      	movs	r3, #128	; 0x80
 8007c5c:	009b      	lsls	r3, r3, #2
 8007c5e:	18c1      	adds	r1, r0, r3
 8007c60:	4b07      	ldr	r3, [pc, #28]	; (8007c80 <_ZSt24__throw_out_of_range_fmtPKcz+0x38>)
 8007c62:	002a      	movs	r2, r5
 8007c64:	18c0      	adds	r0, r0, r3
 8007c66:	466b      	mov	r3, sp
 8007c68:	08c0      	lsrs	r0, r0, #3
 8007c6a:	00c0      	lsls	r0, r0, #3
 8007c6c:	1a1b      	subs	r3, r3, r0
 8007c6e:	469d      	mov	sp, r3
 8007c70:	0023      	movs	r3, r4
 8007c72:	4668      	mov	r0, sp
 8007c74:	607c      	str	r4, [r7, #4]
 8007c76:	f000 f861 	bl	8007d3c <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list>
 8007c7a:	f000 fb1b 	bl	80082b4 <abort>
 8007c7e:	46c0      	nop			; (mov r8, r8)
 8007c80:	00000207 	.word	0x00000207

08007c84 <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_>:
 8007c84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c86:	0006      	movs	r6, r0
 8007c88:	000c      	movs	r4, r1
 8007c8a:	b09d      	sub	sp, #116	; 0x74
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	1ba4      	subs	r4, r4, r6
 8007c90:	2269      	movs	r2, #105	; 0x69
 8007c92:	490f      	ldr	r1, [pc, #60]	; (8007cd0 <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_+0x4c>)
 8007c94:	1d38      	adds	r0, r7, #4
 8007c96:	f000 fc8f 	bl	80085b8 <memcpy>
 8007c9a:	0023      	movs	r3, r4
 8007c9c:	466a      	mov	r2, sp
 8007c9e:	3370      	adds	r3, #112	; 0x70
 8007ca0:	08db      	lsrs	r3, r3, #3
 8007ca2:	00db      	lsls	r3, r3, #3
 8007ca4:	1ad3      	subs	r3, r2, r3
 8007ca6:	469d      	mov	sp, r3
 8007ca8:	466d      	mov	r5, sp
 8007caa:	2268      	movs	r2, #104	; 0x68
 8007cac:	1d39      	adds	r1, r7, #4
 8007cae:	0028      	movs	r0, r5
 8007cb0:	f000 fc82 	bl	80085b8 <memcpy>
 8007cb4:	0028      	movs	r0, r5
 8007cb6:	0022      	movs	r2, r4
 8007cb8:	0031      	movs	r1, r6
 8007cba:	3068      	adds	r0, #104	; 0x68
 8007cbc:	f000 fc7c 	bl	80085b8 <memcpy>
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	192c      	adds	r4, r5, r4
 8007cc4:	3468      	adds	r4, #104	; 0x68
 8007cc6:	0028      	movs	r0, r5
 8007cc8:	7023      	strb	r3, [r4, #0]
 8007cca:	f7ff ffb6 	bl	8007c3a <_ZSt19__throw_logic_errorPKc>
 8007cce:	46c0      	nop			; (mov r8, r8)
 8007cd0:	08008950 	.word	0x08008950

08007cd4 <_ZN9__gnu_cxx15__concat_size_tEPcjj>:
 8007cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007cd6:	b087      	sub	sp, #28
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	b084      	sub	sp, #16
 8007cdc:	466e      	mov	r6, sp
 8007cde:	0033      	movs	r3, r6
 8007ce0:	0014      	movs	r4, r2
 8007ce2:	330c      	adds	r3, #12
 8007ce4:	001d      	movs	r5, r3
 8007ce6:	617b      	str	r3, [r7, #20]
 8007ce8:	4b13      	ldr	r3, [pc, #76]	; (8007d38 <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x64>)
 8007cea:	60f8      	str	r0, [r7, #12]
 8007cec:	60b9      	str	r1, [r7, #8]
 8007cee:	607b      	str	r3, [r7, #4]
 8007cf0:	0020      	movs	r0, r4
 8007cf2:	210a      	movs	r1, #10
 8007cf4:	f7f8 fa96 	bl	8000224 <__aeabi_uidivmod>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	3d01      	subs	r5, #1
 8007cfc:	5c5b      	ldrb	r3, [r3, r1]
 8007cfe:	0020      	movs	r0, r4
 8007d00:	702b      	strb	r3, [r5, #0]
 8007d02:	210a      	movs	r1, #10
 8007d04:	613c      	str	r4, [r7, #16]
 8007d06:	f7f8 fa07 	bl	8000118 <__udivsi3>
 8007d0a:	693b      	ldr	r3, [r7, #16]
 8007d0c:	0004      	movs	r4, r0
 8007d0e:	2b09      	cmp	r3, #9
 8007d10:	d8ee      	bhi.n	8007cf0 <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x1c>
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	1b5d      	subs	r5, r3, r5
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	429d      	cmp	r5, r3
 8007d1a:	d809      	bhi.n	8007d30 <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x5c>
 8007d1c:	1b71      	subs	r1, r6, r5
 8007d1e:	002a      	movs	r2, r5
 8007d20:	68f8      	ldr	r0, [r7, #12]
 8007d22:	310c      	adds	r1, #12
 8007d24:	f000 fc48 	bl	80085b8 <memcpy>
 8007d28:	0028      	movs	r0, r5
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	b007      	add	sp, #28
 8007d2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d30:	2501      	movs	r5, #1
 8007d32:	426d      	negs	r5, r5
 8007d34:	e7f8      	b.n	8007d28 <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x54>
 8007d36:	46c0      	nop			; (mov r8, r8)
 8007d38:	080089b9 	.word	0x080089b9

08007d3c <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list>:
 8007d3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d3e:	0006      	movs	r6, r0
 8007d40:	0004      	movs	r4, r0
 8007d42:	3901      	subs	r1, #1
 8007d44:	0015      	movs	r5, r2
 8007d46:	1842      	adds	r2, r0, r1
 8007d48:	9201      	str	r2, [sp, #4]
 8007d4a:	782a      	ldrb	r2, [r5, #0]
 8007d4c:	2a00      	cmp	r2, #0
 8007d4e:	d037      	beq.n	8007dc0 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x84>
 8007d50:	9901      	ldr	r1, [sp, #4]
 8007d52:	428c      	cmp	r4, r1
 8007d54:	d301      	bcc.n	8007d5a <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x1e>
 8007d56:	0021      	movs	r1, r4
 8007d58:	e019      	b.n	8007d8e <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x52>
 8007d5a:	2a25      	cmp	r2, #37	; 0x25
 8007d5c:	d108      	bne.n	8007d70 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x34>
 8007d5e:	786a      	ldrb	r2, [r5, #1]
 8007d60:	2a73      	cmp	r2, #115	; 0x73
 8007d62:	d00a      	beq.n	8007d7a <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x3e>
 8007d64:	2a7a      	cmp	r2, #122	; 0x7a
 8007d66:	d019      	beq.n	8007d9c <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x60>
 8007d68:	3a25      	subs	r2, #37	; 0x25
 8007d6a:	4251      	negs	r1, r2
 8007d6c:	414a      	adcs	r2, r1
 8007d6e:	18ad      	adds	r5, r5, r2
 8007d70:	782a      	ldrb	r2, [r5, #0]
 8007d72:	3501      	adds	r5, #1
 8007d74:	7022      	strb	r2, [r4, #0]
 8007d76:	3401      	adds	r4, #1
 8007d78:	e7e7      	b.n	8007d4a <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0xe>
 8007d7a:	0022      	movs	r2, r4
 8007d7c:	cb02      	ldmia	r3!, {r1}
 8007d7e:	7808      	ldrb	r0, [r1, #0]
 8007d80:	0014      	movs	r4, r2
 8007d82:	2800      	cmp	r0, #0
 8007d84:	d01a      	beq.n	8007dbc <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x80>
 8007d86:	9c01      	ldr	r4, [sp, #4]
 8007d88:	4294      	cmp	r4, r2
 8007d8a:	d103      	bne.n	8007d94 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x58>
 8007d8c:	9901      	ldr	r1, [sp, #4]
 8007d8e:	0030      	movs	r0, r6
 8007d90:	f7ff ff78 	bl	8007c84 <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_>
 8007d94:	7010      	strb	r0, [r2, #0]
 8007d96:	3101      	adds	r1, #1
 8007d98:	3201      	adds	r2, #1
 8007d9a:	e7f0      	b.n	8007d7e <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x42>
 8007d9c:	78aa      	ldrb	r2, [r5, #2]
 8007d9e:	2a75      	cmp	r2, #117	; 0x75
 8007da0:	d1e6      	bne.n	8007d70 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x34>
 8007da2:	001f      	movs	r7, r3
 8007da4:	9b01      	ldr	r3, [sp, #4]
 8007da6:	0020      	movs	r0, r4
 8007da8:	cf04      	ldmia	r7!, {r2}
 8007daa:	1b19      	subs	r1, r3, r4
 8007dac:	f7ff ff92 	bl	8007cd4 <_ZN9__gnu_cxx15__concat_size_tEPcjj>
 8007db0:	2800      	cmp	r0, #0
 8007db2:	ddd0      	ble.n	8007d56 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x1a>
 8007db4:	003b      	movs	r3, r7
 8007db6:	1824      	adds	r4, r4, r0
 8007db8:	3503      	adds	r5, #3
 8007dba:	e7c6      	b.n	8007d4a <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0xe>
 8007dbc:	3502      	adds	r5, #2
 8007dbe:	e7c4      	b.n	8007d4a <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0xe>
 8007dc0:	1ba0      	subs	r0, r4, r6
 8007dc2:	7022      	strb	r2, [r4, #0]
 8007dc4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08007dc6 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>:
 8007dc6:	b510      	push	{r4, lr}
 8007dc8:	2a00      	cmp	r2, #0
 8007dca:	d001      	beq.n	8007dd0 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0+0xa>
 8007dcc:	f000 fbf4 	bl	80085b8 <memcpy>
 8007dd0:	bd10      	pop	{r4, pc}
	...

08007dd4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 8007dd4:	2080      	movs	r0, #128	; 0x80
 8007dd6:	680b      	ldr	r3, [r1, #0]
 8007dd8:	b510      	push	{r4, lr}
 8007dda:	05c0      	lsls	r0, r0, #23
 8007ddc:	4283      	cmp	r3, r0
 8007dde:	d302      	bcc.n	8007de6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x12>
 8007de0:	480a      	ldr	r0, [pc, #40]	; (8007e0c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x38>)
 8007de2:	f7ff ff2d 	bl	8007c40 <_ZSt20__throw_length_errorPKc>
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d905      	bls.n	8007df6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x22>
 8007dea:	0052      	lsls	r2, r2, #1
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d202      	bcs.n	8007df6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x22>
 8007df0:	4282      	cmp	r2, r0
 8007df2:	d205      	bcs.n	8007e00 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 8007df4:	600a      	str	r2, [r1, #0]
 8007df6:	6808      	ldr	r0, [r1, #0]
 8007df8:	3001      	adds	r0, #1
 8007dfa:	d504      	bpl.n	8007e06 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x32>
 8007dfc:	f7ff ff17 	bl	8007c2e <_ZSt17__throw_bad_allocv>
 8007e00:	4b03      	ldr	r3, [pc, #12]	; (8007e10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x3c>)
 8007e02:	600b      	str	r3, [r1, #0]
 8007e04:	e7f7      	b.n	8007df6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x22>
 8007e06:	f7ff fefd 	bl	8007c04 <_Znwj>
 8007e0a:	bd10      	pop	{r4, pc}
 8007e0c:	080089c4 	.word	0x080089c4
 8007e10:	3fffffff 	.word	0x3fffffff

08007e14 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 8007e14:	0003      	movs	r3, r0
 8007e16:	6800      	ldr	r0, [r0, #0]
 8007e18:	3308      	adds	r3, #8
 8007e1a:	b510      	push	{r4, lr}
 8007e1c:	4298      	cmp	r0, r3
 8007e1e:	d001      	beq.n	8007e24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x10>
 8007e20:	f000 fa3d 	bl	800829e <_ZdlPv>
 8007e24:	bd10      	pop	{r4, pc}
	...

08007e28 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>:
 8007e28:	6843      	ldr	r3, [r0, #4]
 8007e2a:	b510      	push	{r4, lr}
 8007e2c:	000c      	movs	r4, r1
 8007e2e:	0011      	movs	r1, r2
 8007e30:	429c      	cmp	r4, r3
 8007e32:	d903      	bls.n	8007e3c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc+0x14>
 8007e34:	0022      	movs	r2, r4
 8007e36:	4802      	ldr	r0, [pc, #8]	; (8007e40 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc+0x18>)
 8007e38:	f7ff ff06 	bl	8007c48 <_ZSt24__throw_out_of_range_fmtPKcz>
 8007e3c:	0020      	movs	r0, r4
 8007e3e:	bd10      	pop	{r4, pc}
 8007e40:	080089dc 	.word	0x080089dc

08007e44 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>:
 8007e44:	b510      	push	{r4, lr}
 8007e46:	4c05      	ldr	r4, [pc, #20]	; (8007e5c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc+0x18>)
 8007e48:	6840      	ldr	r0, [r0, #4]
 8007e4a:	1909      	adds	r1, r1, r4
 8007e4c:	1a09      	subs	r1, r1, r0
 8007e4e:	4291      	cmp	r1, r2
 8007e50:	d202      	bcs.n	8007e58 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc+0x14>
 8007e52:	0018      	movs	r0, r3
 8007e54:	f7ff fef4 	bl	8007c40 <_ZSt20__throw_length_errorPKc>
 8007e58:	bd10      	pop	{r4, pc}
 8007e5a:	46c0      	nop			; (mov r8, r8)
 8007e5c:	3fffffff 	.word	0x3fffffff

08007e60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 8007e60:	b510      	push	{r4, lr}
 8007e62:	2a01      	cmp	r2, #1
 8007e64:	d102      	bne.n	8007e6c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xc>
 8007e66:	780b      	ldrb	r3, [r1, #0]
 8007e68:	7003      	strb	r3, [r0, #0]
 8007e6a:	bd10      	pop	{r4, pc}
 8007e6c:	f7ff ffab 	bl	8007dc6 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>
 8007e70:	e7fb      	b.n	8007e6a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xa>

08007e72 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>:
 8007e72:	b510      	push	{r4, lr}
 8007e74:	2a01      	cmp	r2, #1
 8007e76:	d102      	bne.n	8007e7e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0xc>
 8007e78:	780b      	ldrb	r3, [r1, #0]
 8007e7a:	7003      	strb	r3, [r0, #0]
 8007e7c:	bd10      	pop	{r4, pc}
 8007e7e:	2a00      	cmp	r2, #0
 8007e80:	d0fc      	beq.n	8007e7c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0xa>
 8007e82:	f000 fae7 	bl	8008454 <memmove>
 8007e86:	e7f9      	b.n	8007e7c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0xa>

08007e88 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>:
 8007e88:	000b      	movs	r3, r1
 8007e8a:	b510      	push	{r4, lr}
 8007e8c:	0011      	movs	r1, r2
 8007e8e:	2b01      	cmp	r3, #1
 8007e90:	d101      	bne.n	8007e96 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0xe>
 8007e92:	7002      	strb	r2, [r0, #0]
 8007e94:	bd10      	pop	{r4, pc}
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d0fc      	beq.n	8007e94 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0xc>
 8007e9a:	001a      	movs	r2, r3
 8007e9c:	f000 faed 	bl	800847a <memset>
 8007ea0:	e7f8      	b.n	8007e94 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0xc>

08007ea2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>:
 8007ea2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007ea4:	0004      	movs	r4, r0
 8007ea6:	0015      	movs	r5, r2
 8007ea8:	9101      	str	r1, [sp, #4]
 8007eaa:	290f      	cmp	r1, #15
 8007eac:	d906      	bls.n	8007ebc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x1a>
 8007eae:	2200      	movs	r2, #0
 8007eb0:	a901      	add	r1, sp, #4
 8007eb2:	f7ff ff8f 	bl	8007dd4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8007eb6:	9b01      	ldr	r3, [sp, #4]
 8007eb8:	6020      	str	r0, [r4, #0]
 8007eba:	60a3      	str	r3, [r4, #8]
 8007ebc:	9901      	ldr	r1, [sp, #4]
 8007ebe:	2900      	cmp	r1, #0
 8007ec0:	d003      	beq.n	8007eca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x28>
 8007ec2:	002a      	movs	r2, r5
 8007ec4:	6820      	ldr	r0, [r4, #0]
 8007ec6:	f7ff ffdf 	bl	8007e88 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>
 8007eca:	2100      	movs	r1, #0
 8007ecc:	9b01      	ldr	r3, [sp, #4]
 8007ece:	6822      	ldr	r2, [r4, #0]
 8007ed0:	6063      	str	r3, [r4, #4]
 8007ed2:	54d1      	strb	r1, [r2, r3]
 8007ed4:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08007ed6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>:
 8007ed6:	b510      	push	{r4, lr}
 8007ed8:	1a52      	subs	r2, r2, r1
 8007eda:	f7ff ffc1 	bl	8007e60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007ede:	bd10      	pop	{r4, pc}

08007ee0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>:
 8007ee0:	b510      	push	{r4, lr}
 8007ee2:	1a52      	subs	r2, r2, r1
 8007ee4:	f7ff ffbc 	bl	8007e60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007ee8:	bd10      	pop	{r4, pc}

08007eea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>:
 8007eea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007eec:	0004      	movs	r4, r0
 8007eee:	000e      	movs	r6, r1
 8007ef0:	4288      	cmp	r0, r1
 8007ef2:	d020      	beq.n	8007f36 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x4c>
 8007ef4:	0003      	movs	r3, r0
 8007ef6:	684d      	ldr	r5, [r1, #4]
 8007ef8:	6801      	ldr	r1, [r0, #0]
 8007efa:	3308      	adds	r3, #8
 8007efc:	220f      	movs	r2, #15
 8007efe:	4299      	cmp	r1, r3
 8007f00:	d000      	beq.n	8007f04 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x1a>
 8007f02:	6882      	ldr	r2, [r0, #8]
 8007f04:	42aa      	cmp	r2, r5
 8007f06:	d20b      	bcs.n	8007f20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x36>
 8007f08:	a901      	add	r1, sp, #4
 8007f0a:	0020      	movs	r0, r4
 8007f0c:	9501      	str	r5, [sp, #4]
 8007f0e:	f7ff ff61 	bl	8007dd4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8007f12:	0007      	movs	r7, r0
 8007f14:	0020      	movs	r0, r4
 8007f16:	f7ff ff7d 	bl	8007e14 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8007f1a:	9b01      	ldr	r3, [sp, #4]
 8007f1c:	6027      	str	r7, [r4, #0]
 8007f1e:	60a3      	str	r3, [r4, #8]
 8007f20:	2d00      	cmp	r5, #0
 8007f22:	d004      	beq.n	8007f2e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x44>
 8007f24:	002a      	movs	r2, r5
 8007f26:	6831      	ldr	r1, [r6, #0]
 8007f28:	6820      	ldr	r0, [r4, #0]
 8007f2a:	f7ff ff99 	bl	8007e60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007f2e:	2200      	movs	r2, #0
 8007f30:	6823      	ldr	r3, [r4, #0]
 8007f32:	6065      	str	r5, [r4, #4]
 8007f34:	555a      	strb	r2, [r3, r5]
 8007f36:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

08007f38 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>:
 8007f38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f3a:	001f      	movs	r7, r3
 8007f3c:	6843      	ldr	r3, [r0, #4]
 8007f3e:	b085      	sub	sp, #20
 8007f40:	000d      	movs	r5, r1
 8007f42:	1889      	adds	r1, r1, r2
 8007f44:	9101      	str	r1, [sp, #4]
 8007f46:	1a59      	subs	r1, r3, r1
 8007f48:	9100      	str	r1, [sp, #0]
 8007f4a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007f4c:	0004      	movs	r4, r0
 8007f4e:	1a8a      	subs	r2, r1, r2
 8007f50:	18d2      	adds	r2, r2, r3
 8007f52:	0003      	movs	r3, r0
 8007f54:	6801      	ldr	r1, [r0, #0]
 8007f56:	3308      	adds	r3, #8
 8007f58:	9203      	str	r2, [sp, #12]
 8007f5a:	220f      	movs	r2, #15
 8007f5c:	4299      	cmp	r1, r3
 8007f5e:	d000      	beq.n	8007f62 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x2a>
 8007f60:	6882      	ldr	r2, [r0, #8]
 8007f62:	0020      	movs	r0, r4
 8007f64:	a903      	add	r1, sp, #12
 8007f66:	f7ff ff35 	bl	8007dd4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8007f6a:	0006      	movs	r6, r0
 8007f6c:	2d00      	cmp	r5, #0
 8007f6e:	d003      	beq.n	8007f78 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x40>
 8007f70:	002a      	movs	r2, r5
 8007f72:	6821      	ldr	r1, [r4, #0]
 8007f74:	f7ff ff74 	bl	8007e60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007f78:	2f00      	cmp	r7, #0
 8007f7a:	d007      	beq.n	8007f8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x54>
 8007f7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d004      	beq.n	8007f8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x54>
 8007f82:	001a      	movs	r2, r3
 8007f84:	0039      	movs	r1, r7
 8007f86:	1970      	adds	r0, r6, r5
 8007f88:	f7ff ff6a 	bl	8007e60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007f8c:	9b00      	ldr	r3, [sp, #0]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d008      	beq.n	8007fa4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x6c>
 8007f92:	9b01      	ldr	r3, [sp, #4]
 8007f94:	6821      	ldr	r1, [r4, #0]
 8007f96:	9a00      	ldr	r2, [sp, #0]
 8007f98:	18c9      	adds	r1, r1, r3
 8007f9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f9c:	18e8      	adds	r0, r5, r3
 8007f9e:	1830      	adds	r0, r6, r0
 8007fa0:	f7ff ff5e 	bl	8007e60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007fa4:	0020      	movs	r0, r4
 8007fa6:	f7ff ff35 	bl	8007e14 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8007faa:	9b03      	ldr	r3, [sp, #12]
 8007fac:	6026      	str	r6, [r4, #0]
 8007fae:	60a3      	str	r3, [r4, #8]
 8007fb0:	b005      	add	sp, #20
 8007fb2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007fb4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_eraseEjj>:
 8007fb4:	b570      	push	{r4, r5, r6, lr}
 8007fb6:	0004      	movs	r4, r0
 8007fb8:	6840      	ldr	r0, [r0, #4]
 8007fba:	000b      	movs	r3, r1
 8007fbc:	1889      	adds	r1, r1, r2
 8007fbe:	0015      	movs	r5, r2
 8007fc0:	1a42      	subs	r2, r0, r1
 8007fc2:	4288      	cmp	r0, r1
 8007fc4:	d006      	beq.n	8007fd4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_eraseEjj+0x20>
 8007fc6:	2d00      	cmp	r5, #0
 8007fc8:	d004      	beq.n	8007fd4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_eraseEjj+0x20>
 8007fca:	6820      	ldr	r0, [r4, #0]
 8007fcc:	1841      	adds	r1, r0, r1
 8007fce:	18c0      	adds	r0, r0, r3
 8007fd0:	f7ff ff4f 	bl	8007e72 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 8007fd4:	2100      	movs	r1, #0
 8007fd6:	6863      	ldr	r3, [r4, #4]
 8007fd8:	6822      	ldr	r2, [r4, #0]
 8007fda:	1b5b      	subs	r3, r3, r5
 8007fdc:	6063      	str	r3, [r4, #4]
 8007fde:	54d1      	strb	r1, [r2, r3]
 8007fe0:	bd70      	pop	{r4, r5, r6, pc}

08007fe2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS3_>:
 8007fe2:	0003      	movs	r3, r0
 8007fe4:	3308      	adds	r3, #8
 8007fe6:	6003      	str	r3, [r0, #0]
 8007fe8:	2300      	movs	r3, #0
 8007fea:	6043      	str	r3, [r0, #4]
 8007fec:	7203      	strb	r3, [r0, #8]
 8007fee:	4770      	bx	lr

08007ff0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EjcRKS3_>:
 8007ff0:	0003      	movs	r3, r0
 8007ff2:	b510      	push	{r4, lr}
 8007ff4:	0004      	movs	r4, r0
 8007ff6:	3308      	adds	r3, #8
 8007ff8:	6003      	str	r3, [r0, #0]
 8007ffa:	f7ff ff52 	bl	8007ea2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>
 8007ffe:	0020      	movs	r0, r4
 8008000:	bd10      	pop	{r4, pc}

08008002 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>:
 8008002:	b570      	push	{r4, r5, r6, lr}
 8008004:	0005      	movs	r5, r0
 8008006:	000e      	movs	r6, r1
 8008008:	3008      	adds	r0, #8
 800800a:	6028      	str	r0, [r5, #0]
 800800c:	680b      	ldr	r3, [r1, #0]
 800800e:	3608      	adds	r6, #8
 8008010:	000c      	movs	r4, r1
 8008012:	429e      	cmp	r6, r3
 8008014:	d10b      	bne.n	800802e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x2c>
 8008016:	2210      	movs	r2, #16
 8008018:	0031      	movs	r1, r6
 800801a:	f7ff fed4 	bl	8007dc6 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>
 800801e:	6863      	ldr	r3, [r4, #4]
 8008020:	0028      	movs	r0, r5
 8008022:	606b      	str	r3, [r5, #4]
 8008024:	2300      	movs	r3, #0
 8008026:	6026      	str	r6, [r4, #0]
 8008028:	6063      	str	r3, [r4, #4]
 800802a:	7223      	strb	r3, [r4, #8]
 800802c:	bd70      	pop	{r4, r5, r6, pc}
 800802e:	602b      	str	r3, [r5, #0]
 8008030:	688b      	ldr	r3, [r1, #8]
 8008032:	60ab      	str	r3, [r5, #8]
 8008034:	e7f3      	b.n	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x1c>

08008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 8008036:	b510      	push	{r4, lr}
 8008038:	0004      	movs	r4, r0
 800803a:	f7ff feeb 	bl	8007e14 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800803e:	0020      	movs	r0, r4
 8008040:	bd10      	pop	{r4, pc}

08008042 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>:
 8008042:	b510      	push	{r4, lr}
 8008044:	0004      	movs	r4, r0
 8008046:	f7ff ff50 	bl	8007eea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 800804a:	0020      	movs	r0, r4
 800804c:	bd10      	pop	{r4, pc}

0800804e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>:
 800804e:	680b      	ldr	r3, [r1, #0]
 8008050:	b570      	push	{r4, r5, r6, lr}
 8008052:	000c      	movs	r4, r1
 8008054:	3108      	adds	r1, #8
 8008056:	0005      	movs	r5, r0
 8008058:	6800      	ldr	r0, [r0, #0]
 800805a:	4299      	cmp	r1, r3
 800805c:	d111      	bne.n	8008082 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x34>
 800805e:	42a5      	cmp	r5, r4
 8008060:	d009      	beq.n	8008076 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x28>
 8008062:	6862      	ldr	r2, [r4, #4]
 8008064:	2a00      	cmp	r2, #0
 8008066:	d001      	beq.n	800806c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x1e>
 8008068:	f7ff fefa 	bl	8007e60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800806c:	2100      	movs	r1, #0
 800806e:	6863      	ldr	r3, [r4, #4]
 8008070:	682a      	ldr	r2, [r5, #0]
 8008072:	606b      	str	r3, [r5, #4]
 8008074:	54d1      	strb	r1, [r2, r3]
 8008076:	2300      	movs	r3, #0
 8008078:	6822      	ldr	r2, [r4, #0]
 800807a:	0028      	movs	r0, r5
 800807c:	6063      	str	r3, [r4, #4]
 800807e:	7013      	strb	r3, [r2, #0]
 8008080:	bd70      	pop	{r4, r5, r6, pc}
 8008082:	002e      	movs	r6, r5
 8008084:	3608      	adds	r6, #8
 8008086:	42b0      	cmp	r0, r6
 8008088:	d00a      	beq.n	80080a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x52>
 800808a:	68aa      	ldr	r2, [r5, #8]
 800808c:	602b      	str	r3, [r5, #0]
 800808e:	6863      	ldr	r3, [r4, #4]
 8008090:	606b      	str	r3, [r5, #4]
 8008092:	68a3      	ldr	r3, [r4, #8]
 8008094:	60ab      	str	r3, [r5, #8]
 8008096:	2800      	cmp	r0, #0
 8008098:	d004      	beq.n	80080a4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x56>
 800809a:	6020      	str	r0, [r4, #0]
 800809c:	60a2      	str	r2, [r4, #8]
 800809e:	e7ea      	b.n	8008076 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x28>
 80080a0:	2000      	movs	r0, #0
 80080a2:	e7f3      	b.n	800808c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x3e>
 80080a4:	6021      	str	r1, [r4, #0]
 80080a6:	e7e6      	b.n	8008076 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x28>

080080a8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>:
 80080a8:	6840      	ldr	r0, [r0, #4]
 80080aa:	4770      	bx	lr

080080ac <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>:
 80080ac:	6840      	ldr	r0, [r0, #4]
 80080ae:	4770      	bx	lr

080080b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEj>:
 80080b0:	0003      	movs	r3, r0
 80080b2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80080b4:	9101      	str	r1, [sp, #4]
 80080b6:	6801      	ldr	r1, [r0, #0]
 80080b8:	3308      	adds	r3, #8
 80080ba:	0004      	movs	r4, r0
 80080bc:	220f      	movs	r2, #15
 80080be:	4299      	cmp	r1, r3
 80080c0:	d000      	beq.n	80080c4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEj+0x14>
 80080c2:	6882      	ldr	r2, [r0, #8]
 80080c4:	9b01      	ldr	r3, [sp, #4]
 80080c6:	4293      	cmp	r3, r2
 80080c8:	d90f      	bls.n	80080ea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEj+0x3a>
 80080ca:	a901      	add	r1, sp, #4
 80080cc:	0020      	movs	r0, r4
 80080ce:	f7ff fe81 	bl	8007dd4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 80080d2:	0005      	movs	r5, r0
 80080d4:	6862      	ldr	r2, [r4, #4]
 80080d6:	6821      	ldr	r1, [r4, #0]
 80080d8:	3201      	adds	r2, #1
 80080da:	f7ff fec1 	bl	8007e60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80080de:	0020      	movs	r0, r4
 80080e0:	f7ff fe98 	bl	8007e14 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 80080e4:	9b01      	ldr	r3, [sp, #4]
 80080e6:	6025      	str	r5, [r4, #0]
 80080e8:	60a3      	str	r3, [r4, #8]
 80080ea:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

080080ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>:
 80080ec:	6800      	ldr	r0, [r0, #0]
 80080ee:	1840      	adds	r0, r0, r1
 80080f0:	4770      	bx	lr
	...

080080f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5eraseEjj>:
 80080f4:	b570      	push	{r4, r5, r6, lr}
 80080f6:	0016      	movs	r6, r2
 80080f8:	4a0c      	ldr	r2, [pc, #48]	; (800812c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5eraseEjj+0x38>)
 80080fa:	0004      	movs	r4, r0
 80080fc:	000d      	movs	r5, r1
 80080fe:	f7ff fe93 	bl	8007e28 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>
 8008102:	1c73      	adds	r3, r6, #1
 8008104:	d105      	bne.n	8008112 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5eraseEjj+0x1e>
 8008106:	2200      	movs	r2, #0
 8008108:	6823      	ldr	r3, [r4, #0]
 800810a:	6065      	str	r5, [r4, #4]
 800810c:	555a      	strb	r2, [r3, r5]
 800810e:	0020      	movs	r0, r4
 8008110:	bd70      	pop	{r4, r5, r6, pc}
 8008112:	2e00      	cmp	r6, #0
 8008114:	d0fb      	beq.n	800810e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5eraseEjj+0x1a>
 8008116:	6862      	ldr	r2, [r4, #4]
 8008118:	1b52      	subs	r2, r2, r5
 800811a:	42b2      	cmp	r2, r6
 800811c:	d900      	bls.n	8008120 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5eraseEjj+0x2c>
 800811e:	0032      	movs	r2, r6
 8008120:	0029      	movs	r1, r5
 8008122:	0020      	movs	r0, r4
 8008124:	f7ff ff46 	bl	8007fb4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_eraseEjj>
 8008128:	e7f1      	b.n	800810e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5eraseEjj+0x1a>
 800812a:	46c0      	nop			; (mov r8, r8)
 800812c:	08008a13 	.word	0x08008a13

08008130 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>:
 8008130:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008132:	0004      	movs	r4, r0
 8008134:	0027      	movs	r7, r4
 8008136:	000b      	movs	r3, r1
 8008138:	6841      	ldr	r1, [r0, #4]
 800813a:	6800      	ldr	r0, [r0, #0]
 800813c:	3708      	adds	r7, #8
 800813e:	260f      	movs	r6, #15
 8008140:	188d      	adds	r5, r1, r2
 8008142:	42b8      	cmp	r0, r7
 8008144:	d000      	beq.n	8008148 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x18>
 8008146:	68a6      	ldr	r6, [r4, #8]
 8008148:	42b5      	cmp	r5, r6
 800814a:	d80b      	bhi.n	8008164 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x34>
 800814c:	2a00      	cmp	r2, #0
 800814e:	d003      	beq.n	8008158 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x28>
 8008150:	1840      	adds	r0, r0, r1
 8008152:	0019      	movs	r1, r3
 8008154:	f7ff fe84 	bl	8007e60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8008158:	2200      	movs	r2, #0
 800815a:	6823      	ldr	r3, [r4, #0]
 800815c:	6065      	str	r5, [r4, #4]
 800815e:	0020      	movs	r0, r4
 8008160:	555a      	strb	r2, [r3, r5]
 8008162:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008164:	9200      	str	r2, [sp, #0]
 8008166:	0020      	movs	r0, r4
 8008168:	2200      	movs	r2, #0
 800816a:	f7ff fee5 	bl	8007f38 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 800816e:	e7f3      	b.n	8008158 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x28>

08008170 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>:
 8008170:	b510      	push	{r4, lr}
 8008172:	c906      	ldmia	r1, {r1, r2}
 8008174:	f7ff ffdc 	bl	8008130 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 8008178:	bd10      	pop	{r4, pc}
	...

0800817c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj>:
 800817c:	b570      	push	{r4, r5, r6, lr}
 800817e:	000e      	movs	r6, r1
 8008180:	0015      	movs	r5, r2
 8008182:	0004      	movs	r4, r0
 8008184:	4b04      	ldr	r3, [pc, #16]	; (8008198 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj+0x1c>)
 8008186:	2100      	movs	r1, #0
 8008188:	f7ff fe5c 	bl	8007e44 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
 800818c:	002a      	movs	r2, r5
 800818e:	0031      	movs	r1, r6
 8008190:	0020      	movs	r0, r4
 8008192:	f7ff ffcd 	bl	8008130 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 8008196:	bd70      	pop	{r4, r5, r6, pc}
 8008198:	08008a27 	.word	0x08008a27

0800819c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>:
 800819c:	b570      	push	{r4, r5, r6, lr}
 800819e:	0004      	movs	r4, r0
 80081a0:	0008      	movs	r0, r1
 80081a2:	000d      	movs	r5, r1
 80081a4:	f7f7 ffb0 	bl	8000108 <strlen>
 80081a8:	0006      	movs	r6, r0
 80081aa:	0002      	movs	r2, r0
 80081ac:	4b05      	ldr	r3, [pc, #20]	; (80081c4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc+0x28>)
 80081ae:	0020      	movs	r0, r4
 80081b0:	2100      	movs	r1, #0
 80081b2:	f7ff fe47 	bl	8007e44 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
 80081b6:	0032      	movs	r2, r6
 80081b8:	0029      	movs	r1, r5
 80081ba:	0020      	movs	r0, r4
 80081bc:	f7ff ffb8 	bl	8008130 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 80081c0:	bd70      	pop	{r4, r5, r6, pc}
 80081c2:	46c0      	nop			; (mov r8, r8)
 80081c4:	08008a27 	.word	0x08008a27

080081c8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13get_allocatorEv>:
 80081c8:	4770      	bx	lr
	...

080081cc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
 80081cc:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80081ce:	0004      	movs	r4, r0
 80081d0:	000d      	movs	r5, r1
 80081d2:	0016      	movs	r6, r2
 80081d4:	2900      	cmp	r1, #0
 80081d6:	d104      	bne.n	80081e2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x16>
 80081d8:	2a00      	cmp	r2, #0
 80081da:	d002      	beq.n	80081e2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x16>
 80081dc:	480c      	ldr	r0, [pc, #48]	; (8008210 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x44>)
 80081de:	f7ff fd2c 	bl	8007c3a <_ZSt19__throw_logic_errorPKc>
 80081e2:	1b73      	subs	r3, r6, r5
 80081e4:	9301      	str	r3, [sp, #4]
 80081e6:	2b0f      	cmp	r3, #15
 80081e8:	d907      	bls.n	80081fa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x2e>
 80081ea:	2200      	movs	r2, #0
 80081ec:	0020      	movs	r0, r4
 80081ee:	a901      	add	r1, sp, #4
 80081f0:	f7ff fdf0 	bl	8007dd4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 80081f4:	9b01      	ldr	r3, [sp, #4]
 80081f6:	6020      	str	r0, [r4, #0]
 80081f8:	60a3      	str	r3, [r4, #8]
 80081fa:	0032      	movs	r2, r6
 80081fc:	0029      	movs	r1, r5
 80081fe:	6820      	ldr	r0, [r4, #0]
 8008200:	f7ff fe69 	bl	8007ed6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>
 8008204:	2100      	movs	r1, #0
 8008206:	9b01      	ldr	r3, [sp, #4]
 8008208:	6822      	ldr	r2, [r4, #0]
 800820a:	6063      	str	r3, [r4, #4]
 800820c:	54d1      	strb	r1, [r2, r3]
 800820e:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
 8008210:	08008a3c 	.word	0x08008a3c

08008214 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>:
 8008214:	0002      	movs	r2, r0
 8008216:	000b      	movs	r3, r1
 8008218:	b510      	push	{r4, lr}
 800821a:	0004      	movs	r4, r0
 800821c:	3208      	adds	r2, #8
 800821e:	6002      	str	r2, [r0, #0]
 8008220:	cb06      	ldmia	r3!, {r1, r2}
 8008222:	2300      	movs	r3, #0
 8008224:	188a      	adds	r2, r1, r2
 8008226:	f7ff ffd1 	bl	80081cc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
 800822a:	0020      	movs	r0, r4
 800822c:	bd10      	pop	{r4, pc}
	...

08008230 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
 8008230:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008232:	0004      	movs	r4, r0
 8008234:	000d      	movs	r5, r1
 8008236:	0016      	movs	r6, r2
 8008238:	2900      	cmp	r1, #0
 800823a:	d104      	bne.n	8008246 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x16>
 800823c:	2a00      	cmp	r2, #0
 800823e:	d002      	beq.n	8008246 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x16>
 8008240:	480c      	ldr	r0, [pc, #48]	; (8008274 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x44>)
 8008242:	f7ff fcfa 	bl	8007c3a <_ZSt19__throw_logic_errorPKc>
 8008246:	1b73      	subs	r3, r6, r5
 8008248:	9301      	str	r3, [sp, #4]
 800824a:	2b0f      	cmp	r3, #15
 800824c:	d907      	bls.n	800825e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x2e>
 800824e:	2200      	movs	r2, #0
 8008250:	0020      	movs	r0, r4
 8008252:	a901      	add	r1, sp, #4
 8008254:	f7ff fdbe 	bl	8007dd4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8008258:	9b01      	ldr	r3, [sp, #4]
 800825a:	6020      	str	r0, [r4, #0]
 800825c:	60a3      	str	r3, [r4, #8]
 800825e:	0032      	movs	r2, r6
 8008260:	0029      	movs	r1, r5
 8008262:	6820      	ldr	r0, [r4, #0]
 8008264:	f7ff fe3c 	bl	8007ee0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
 8008268:	2100      	movs	r1, #0
 800826a:	9b01      	ldr	r3, [sp, #4]
 800826c:	6822      	ldr	r2, [r4, #0]
 800826e:	6063      	str	r3, [r4, #4]
 8008270:	54d1      	strb	r1, [r2, r3]
 8008272:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
 8008274:	08008a3c 	.word	0x08008a3c

08008278 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>:
 8008278:	0003      	movs	r3, r0
 800827a:	3308      	adds	r3, #8
 800827c:	b570      	push	{r4, r5, r6, lr}
 800827e:	2201      	movs	r2, #1
 8008280:	0004      	movs	r4, r0
 8008282:	1e0d      	subs	r5, r1, #0
 8008284:	6003      	str	r3, [r0, #0]
 8008286:	d003      	beq.n	8008290 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x18>
 8008288:	0008      	movs	r0, r1
 800828a:	f7f7 ff3d 	bl	8000108 <strlen>
 800828e:	182a      	adds	r2, r5, r0
 8008290:	0029      	movs	r1, r5
 8008292:	0020      	movs	r0, r4
 8008294:	2300      	movs	r3, #0
 8008296:	f7ff ffcb 	bl	8008230 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 800829a:	0020      	movs	r0, r4
 800829c:	bd70      	pop	{r4, r5, r6, pc}

0800829e <_ZdlPv>:
 800829e:	b510      	push	{r4, lr}
 80082a0:	f000 f81a 	bl	80082d8 <free>
 80082a4:	bd10      	pop	{r4, pc}
	...

080082a8 <_ZSt15get_new_handlerv>:
 80082a8:	4b01      	ldr	r3, [pc, #4]	; (80082b0 <_ZSt15get_new_handlerv+0x8>)
 80082aa:	6818      	ldr	r0, [r3, #0]
 80082ac:	4770      	bx	lr
 80082ae:	46c0      	nop			; (mov r8, r8)
 80082b0:	200002d8 	.word	0x200002d8

080082b4 <abort>:
 80082b4:	2006      	movs	r0, #6
 80082b6:	b510      	push	{r4, lr}
 80082b8:	f000 f920 	bl	80084fc <raise>
 80082bc:	2001      	movs	r0, #1
 80082be:	f7fa ffbb 	bl	8003238 <_exit>
	...

080082c4 <malloc>:
 80082c4:	b510      	push	{r4, lr}
 80082c6:	4b03      	ldr	r3, [pc, #12]	; (80082d4 <malloc+0x10>)
 80082c8:	0001      	movs	r1, r0
 80082ca:	6818      	ldr	r0, [r3, #0]
 80082cc:	f000 f830 	bl	8008330 <_malloc_r>
 80082d0:	bd10      	pop	{r4, pc}
 80082d2:	46c0      	nop			; (mov r8, r8)
 80082d4:	20000058 	.word	0x20000058

080082d8 <free>:
 80082d8:	b510      	push	{r4, lr}
 80082da:	4b03      	ldr	r3, [pc, #12]	; (80082e8 <free+0x10>)
 80082dc:	0001      	movs	r1, r0
 80082de:	6818      	ldr	r0, [r3, #0]
 80082e0:	f000 f974 	bl	80085cc <_free_r>
 80082e4:	bd10      	pop	{r4, pc}
 80082e6:	46c0      	nop			; (mov r8, r8)
 80082e8:	20000058 	.word	0x20000058

080082ec <sbrk_aligned>:
 80082ec:	b570      	push	{r4, r5, r6, lr}
 80082ee:	4e0f      	ldr	r6, [pc, #60]	; (800832c <sbrk_aligned+0x40>)
 80082f0:	000d      	movs	r5, r1
 80082f2:	6831      	ldr	r1, [r6, #0]
 80082f4:	0004      	movs	r4, r0
 80082f6:	2900      	cmp	r1, #0
 80082f8:	d102      	bne.n	8008300 <sbrk_aligned+0x14>
 80082fa:	f000 f91f 	bl	800853c <_sbrk_r>
 80082fe:	6030      	str	r0, [r6, #0]
 8008300:	0029      	movs	r1, r5
 8008302:	0020      	movs	r0, r4
 8008304:	f000 f91a 	bl	800853c <_sbrk_r>
 8008308:	1c43      	adds	r3, r0, #1
 800830a:	d00a      	beq.n	8008322 <sbrk_aligned+0x36>
 800830c:	2303      	movs	r3, #3
 800830e:	1cc5      	adds	r5, r0, #3
 8008310:	439d      	bics	r5, r3
 8008312:	42a8      	cmp	r0, r5
 8008314:	d007      	beq.n	8008326 <sbrk_aligned+0x3a>
 8008316:	1a29      	subs	r1, r5, r0
 8008318:	0020      	movs	r0, r4
 800831a:	f000 f90f 	bl	800853c <_sbrk_r>
 800831e:	3001      	adds	r0, #1
 8008320:	d101      	bne.n	8008326 <sbrk_aligned+0x3a>
 8008322:	2501      	movs	r5, #1
 8008324:	426d      	negs	r5, r5
 8008326:	0028      	movs	r0, r5
 8008328:	bd70      	pop	{r4, r5, r6, pc}
 800832a:	46c0      	nop			; (mov r8, r8)
 800832c:	200002e0 	.word	0x200002e0

08008330 <_malloc_r>:
 8008330:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008332:	2203      	movs	r2, #3
 8008334:	1ccb      	adds	r3, r1, #3
 8008336:	4393      	bics	r3, r2
 8008338:	3308      	adds	r3, #8
 800833a:	0006      	movs	r6, r0
 800833c:	001f      	movs	r7, r3
 800833e:	2b0c      	cmp	r3, #12
 8008340:	d238      	bcs.n	80083b4 <_malloc_r+0x84>
 8008342:	270c      	movs	r7, #12
 8008344:	42b9      	cmp	r1, r7
 8008346:	d837      	bhi.n	80083b8 <_malloc_r+0x88>
 8008348:	0030      	movs	r0, r6
 800834a:	f000 f873 	bl	8008434 <__malloc_lock>
 800834e:	4b38      	ldr	r3, [pc, #224]	; (8008430 <_malloc_r+0x100>)
 8008350:	9300      	str	r3, [sp, #0]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	001c      	movs	r4, r3
 8008356:	2c00      	cmp	r4, #0
 8008358:	d133      	bne.n	80083c2 <_malloc_r+0x92>
 800835a:	0039      	movs	r1, r7
 800835c:	0030      	movs	r0, r6
 800835e:	f7ff ffc5 	bl	80082ec <sbrk_aligned>
 8008362:	0004      	movs	r4, r0
 8008364:	1c43      	adds	r3, r0, #1
 8008366:	d15e      	bne.n	8008426 <_malloc_r+0xf6>
 8008368:	9b00      	ldr	r3, [sp, #0]
 800836a:	681c      	ldr	r4, [r3, #0]
 800836c:	0025      	movs	r5, r4
 800836e:	2d00      	cmp	r5, #0
 8008370:	d14e      	bne.n	8008410 <_malloc_r+0xe0>
 8008372:	2c00      	cmp	r4, #0
 8008374:	d051      	beq.n	800841a <_malloc_r+0xea>
 8008376:	6823      	ldr	r3, [r4, #0]
 8008378:	0029      	movs	r1, r5
 800837a:	18e3      	adds	r3, r4, r3
 800837c:	0030      	movs	r0, r6
 800837e:	9301      	str	r3, [sp, #4]
 8008380:	f000 f8dc 	bl	800853c <_sbrk_r>
 8008384:	9b01      	ldr	r3, [sp, #4]
 8008386:	4283      	cmp	r3, r0
 8008388:	d147      	bne.n	800841a <_malloc_r+0xea>
 800838a:	6823      	ldr	r3, [r4, #0]
 800838c:	0030      	movs	r0, r6
 800838e:	1aff      	subs	r7, r7, r3
 8008390:	0039      	movs	r1, r7
 8008392:	f7ff ffab 	bl	80082ec <sbrk_aligned>
 8008396:	3001      	adds	r0, #1
 8008398:	d03f      	beq.n	800841a <_malloc_r+0xea>
 800839a:	6823      	ldr	r3, [r4, #0]
 800839c:	19db      	adds	r3, r3, r7
 800839e:	6023      	str	r3, [r4, #0]
 80083a0:	9b00      	ldr	r3, [sp, #0]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d040      	beq.n	800842a <_malloc_r+0xfa>
 80083a8:	685a      	ldr	r2, [r3, #4]
 80083aa:	42a2      	cmp	r2, r4
 80083ac:	d133      	bne.n	8008416 <_malloc_r+0xe6>
 80083ae:	2200      	movs	r2, #0
 80083b0:	605a      	str	r2, [r3, #4]
 80083b2:	e014      	b.n	80083de <_malloc_r+0xae>
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	dac5      	bge.n	8008344 <_malloc_r+0x14>
 80083b8:	230c      	movs	r3, #12
 80083ba:	2500      	movs	r5, #0
 80083bc:	6033      	str	r3, [r6, #0]
 80083be:	0028      	movs	r0, r5
 80083c0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80083c2:	6821      	ldr	r1, [r4, #0]
 80083c4:	1bc9      	subs	r1, r1, r7
 80083c6:	d420      	bmi.n	800840a <_malloc_r+0xda>
 80083c8:	290b      	cmp	r1, #11
 80083ca:	d918      	bls.n	80083fe <_malloc_r+0xce>
 80083cc:	19e2      	adds	r2, r4, r7
 80083ce:	6027      	str	r7, [r4, #0]
 80083d0:	42a3      	cmp	r3, r4
 80083d2:	d112      	bne.n	80083fa <_malloc_r+0xca>
 80083d4:	9b00      	ldr	r3, [sp, #0]
 80083d6:	601a      	str	r2, [r3, #0]
 80083d8:	6863      	ldr	r3, [r4, #4]
 80083da:	6011      	str	r1, [r2, #0]
 80083dc:	6053      	str	r3, [r2, #4]
 80083de:	0030      	movs	r0, r6
 80083e0:	0025      	movs	r5, r4
 80083e2:	f000 f82f 	bl	8008444 <__malloc_unlock>
 80083e6:	2207      	movs	r2, #7
 80083e8:	350b      	adds	r5, #11
 80083ea:	1d23      	adds	r3, r4, #4
 80083ec:	4395      	bics	r5, r2
 80083ee:	1aea      	subs	r2, r5, r3
 80083f0:	429d      	cmp	r5, r3
 80083f2:	d0e4      	beq.n	80083be <_malloc_r+0x8e>
 80083f4:	1b5b      	subs	r3, r3, r5
 80083f6:	50a3      	str	r3, [r4, r2]
 80083f8:	e7e1      	b.n	80083be <_malloc_r+0x8e>
 80083fa:	605a      	str	r2, [r3, #4]
 80083fc:	e7ec      	b.n	80083d8 <_malloc_r+0xa8>
 80083fe:	6862      	ldr	r2, [r4, #4]
 8008400:	42a3      	cmp	r3, r4
 8008402:	d1d5      	bne.n	80083b0 <_malloc_r+0x80>
 8008404:	9b00      	ldr	r3, [sp, #0]
 8008406:	601a      	str	r2, [r3, #0]
 8008408:	e7e9      	b.n	80083de <_malloc_r+0xae>
 800840a:	0023      	movs	r3, r4
 800840c:	6864      	ldr	r4, [r4, #4]
 800840e:	e7a2      	b.n	8008356 <_malloc_r+0x26>
 8008410:	002c      	movs	r4, r5
 8008412:	686d      	ldr	r5, [r5, #4]
 8008414:	e7ab      	b.n	800836e <_malloc_r+0x3e>
 8008416:	0013      	movs	r3, r2
 8008418:	e7c4      	b.n	80083a4 <_malloc_r+0x74>
 800841a:	230c      	movs	r3, #12
 800841c:	0030      	movs	r0, r6
 800841e:	6033      	str	r3, [r6, #0]
 8008420:	f000 f810 	bl	8008444 <__malloc_unlock>
 8008424:	e7cb      	b.n	80083be <_malloc_r+0x8e>
 8008426:	6027      	str	r7, [r4, #0]
 8008428:	e7d9      	b.n	80083de <_malloc_r+0xae>
 800842a:	605b      	str	r3, [r3, #4]
 800842c:	deff      	udf	#255	; 0xff
 800842e:	46c0      	nop			; (mov r8, r8)
 8008430:	200002dc 	.word	0x200002dc

08008434 <__malloc_lock>:
 8008434:	b510      	push	{r4, lr}
 8008436:	4802      	ldr	r0, [pc, #8]	; (8008440 <__malloc_lock+0xc>)
 8008438:	f000 f8bc 	bl	80085b4 <__retarget_lock_acquire_recursive>
 800843c:	bd10      	pop	{r4, pc}
 800843e:	46c0      	nop			; (mov r8, r8)
 8008440:	20000420 	.word	0x20000420

08008444 <__malloc_unlock>:
 8008444:	b510      	push	{r4, lr}
 8008446:	4802      	ldr	r0, [pc, #8]	; (8008450 <__malloc_unlock+0xc>)
 8008448:	f000 f8b5 	bl	80085b6 <__retarget_lock_release_recursive>
 800844c:	bd10      	pop	{r4, pc}
 800844e:	46c0      	nop			; (mov r8, r8)
 8008450:	20000420 	.word	0x20000420

08008454 <memmove>:
 8008454:	b510      	push	{r4, lr}
 8008456:	4288      	cmp	r0, r1
 8008458:	d902      	bls.n	8008460 <memmove+0xc>
 800845a:	188b      	adds	r3, r1, r2
 800845c:	4298      	cmp	r0, r3
 800845e:	d303      	bcc.n	8008468 <memmove+0x14>
 8008460:	2300      	movs	r3, #0
 8008462:	e007      	b.n	8008474 <memmove+0x20>
 8008464:	5c8b      	ldrb	r3, [r1, r2]
 8008466:	5483      	strb	r3, [r0, r2]
 8008468:	3a01      	subs	r2, #1
 800846a:	d2fb      	bcs.n	8008464 <memmove+0x10>
 800846c:	bd10      	pop	{r4, pc}
 800846e:	5ccc      	ldrb	r4, [r1, r3]
 8008470:	54c4      	strb	r4, [r0, r3]
 8008472:	3301      	adds	r3, #1
 8008474:	429a      	cmp	r2, r3
 8008476:	d1fa      	bne.n	800846e <memmove+0x1a>
 8008478:	e7f8      	b.n	800846c <memmove+0x18>

0800847a <memset>:
 800847a:	0003      	movs	r3, r0
 800847c:	1882      	adds	r2, r0, r2
 800847e:	4293      	cmp	r3, r2
 8008480:	d100      	bne.n	8008484 <memset+0xa>
 8008482:	4770      	bx	lr
 8008484:	7019      	strb	r1, [r3, #0]
 8008486:	3301      	adds	r3, #1
 8008488:	e7f9      	b.n	800847e <memset+0x4>

0800848a <strchr>:
 800848a:	b2c9      	uxtb	r1, r1
 800848c:	7803      	ldrb	r3, [r0, #0]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d004      	beq.n	800849c <strchr+0x12>
 8008492:	428b      	cmp	r3, r1
 8008494:	d100      	bne.n	8008498 <strchr+0xe>
 8008496:	4770      	bx	lr
 8008498:	3001      	adds	r0, #1
 800849a:	e7f7      	b.n	800848c <strchr+0x2>
 800849c:	424b      	negs	r3, r1
 800849e:	4159      	adcs	r1, r3
 80084a0:	4249      	negs	r1, r1
 80084a2:	4008      	ands	r0, r1
 80084a4:	e7f7      	b.n	8008496 <strchr+0xc>

080084a6 <_raise_r>:
 80084a6:	b570      	push	{r4, r5, r6, lr}
 80084a8:	0004      	movs	r4, r0
 80084aa:	000d      	movs	r5, r1
 80084ac:	291f      	cmp	r1, #31
 80084ae:	d904      	bls.n	80084ba <_raise_r+0x14>
 80084b0:	2316      	movs	r3, #22
 80084b2:	6003      	str	r3, [r0, #0]
 80084b4:	2001      	movs	r0, #1
 80084b6:	4240      	negs	r0, r0
 80084b8:	bd70      	pop	{r4, r5, r6, pc}
 80084ba:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d004      	beq.n	80084ca <_raise_r+0x24>
 80084c0:	008a      	lsls	r2, r1, #2
 80084c2:	189b      	adds	r3, r3, r2
 80084c4:	681a      	ldr	r2, [r3, #0]
 80084c6:	2a00      	cmp	r2, #0
 80084c8:	d108      	bne.n	80084dc <_raise_r+0x36>
 80084ca:	0020      	movs	r0, r4
 80084cc:	f000 f832 	bl	8008534 <_getpid_r>
 80084d0:	002a      	movs	r2, r5
 80084d2:	0001      	movs	r1, r0
 80084d4:	0020      	movs	r0, r4
 80084d6:	f000 f81b 	bl	8008510 <_kill_r>
 80084da:	e7ed      	b.n	80084b8 <_raise_r+0x12>
 80084dc:	2000      	movs	r0, #0
 80084de:	2a01      	cmp	r2, #1
 80084e0:	d0ea      	beq.n	80084b8 <_raise_r+0x12>
 80084e2:	1c51      	adds	r1, r2, #1
 80084e4:	d103      	bne.n	80084ee <_raise_r+0x48>
 80084e6:	2316      	movs	r3, #22
 80084e8:	3001      	adds	r0, #1
 80084ea:	6023      	str	r3, [r4, #0]
 80084ec:	e7e4      	b.n	80084b8 <_raise_r+0x12>
 80084ee:	2400      	movs	r4, #0
 80084f0:	0028      	movs	r0, r5
 80084f2:	601c      	str	r4, [r3, #0]
 80084f4:	4790      	blx	r2
 80084f6:	0020      	movs	r0, r4
 80084f8:	e7de      	b.n	80084b8 <_raise_r+0x12>
	...

080084fc <raise>:
 80084fc:	b510      	push	{r4, lr}
 80084fe:	4b03      	ldr	r3, [pc, #12]	; (800850c <raise+0x10>)
 8008500:	0001      	movs	r1, r0
 8008502:	6818      	ldr	r0, [r3, #0]
 8008504:	f7ff ffcf 	bl	80084a6 <_raise_r>
 8008508:	bd10      	pop	{r4, pc}
 800850a:	46c0      	nop			; (mov r8, r8)
 800850c:	20000058 	.word	0x20000058

08008510 <_kill_r>:
 8008510:	2300      	movs	r3, #0
 8008512:	b570      	push	{r4, r5, r6, lr}
 8008514:	4d06      	ldr	r5, [pc, #24]	; (8008530 <_kill_r+0x20>)
 8008516:	0004      	movs	r4, r0
 8008518:	0008      	movs	r0, r1
 800851a:	0011      	movs	r1, r2
 800851c:	602b      	str	r3, [r5, #0]
 800851e:	f7fa fe7b 	bl	8003218 <_kill>
 8008522:	1c43      	adds	r3, r0, #1
 8008524:	d103      	bne.n	800852e <_kill_r+0x1e>
 8008526:	682b      	ldr	r3, [r5, #0]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d000      	beq.n	800852e <_kill_r+0x1e>
 800852c:	6023      	str	r3, [r4, #0]
 800852e:	bd70      	pop	{r4, r5, r6, pc}
 8008530:	2000041c 	.word	0x2000041c

08008534 <_getpid_r>:
 8008534:	b510      	push	{r4, lr}
 8008536:	f7fa fe69 	bl	800320c <_getpid>
 800853a:	bd10      	pop	{r4, pc}

0800853c <_sbrk_r>:
 800853c:	2300      	movs	r3, #0
 800853e:	b570      	push	{r4, r5, r6, lr}
 8008540:	4d06      	ldr	r5, [pc, #24]	; (800855c <_sbrk_r+0x20>)
 8008542:	0004      	movs	r4, r0
 8008544:	0008      	movs	r0, r1
 8008546:	602b      	str	r3, [r5, #0]
 8008548:	f7fa fe82 	bl	8003250 <_sbrk>
 800854c:	1c43      	adds	r3, r0, #1
 800854e:	d103      	bne.n	8008558 <_sbrk_r+0x1c>
 8008550:	682b      	ldr	r3, [r5, #0]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d000      	beq.n	8008558 <_sbrk_r+0x1c>
 8008556:	6023      	str	r3, [r4, #0]
 8008558:	bd70      	pop	{r4, r5, r6, pc}
 800855a:	46c0      	nop			; (mov r8, r8)
 800855c:	2000041c 	.word	0x2000041c

08008560 <__errno>:
 8008560:	4b01      	ldr	r3, [pc, #4]	; (8008568 <__errno+0x8>)
 8008562:	6818      	ldr	r0, [r3, #0]
 8008564:	4770      	bx	lr
 8008566:	46c0      	nop			; (mov r8, r8)
 8008568:	20000058 	.word	0x20000058

0800856c <__libc_init_array>:
 800856c:	b570      	push	{r4, r5, r6, lr}
 800856e:	2600      	movs	r6, #0
 8008570:	4c0c      	ldr	r4, [pc, #48]	; (80085a4 <__libc_init_array+0x38>)
 8008572:	4d0d      	ldr	r5, [pc, #52]	; (80085a8 <__libc_init_array+0x3c>)
 8008574:	1b64      	subs	r4, r4, r5
 8008576:	10a4      	asrs	r4, r4, #2
 8008578:	42a6      	cmp	r6, r4
 800857a:	d109      	bne.n	8008590 <__libc_init_array+0x24>
 800857c:	2600      	movs	r6, #0
 800857e:	f000 f86f 	bl	8008660 <_init>
 8008582:	4c0a      	ldr	r4, [pc, #40]	; (80085ac <__libc_init_array+0x40>)
 8008584:	4d0a      	ldr	r5, [pc, #40]	; (80085b0 <__libc_init_array+0x44>)
 8008586:	1b64      	subs	r4, r4, r5
 8008588:	10a4      	asrs	r4, r4, #2
 800858a:	42a6      	cmp	r6, r4
 800858c:	d105      	bne.n	800859a <__libc_init_array+0x2e>
 800858e:	bd70      	pop	{r4, r5, r6, pc}
 8008590:	00b3      	lsls	r3, r6, #2
 8008592:	58eb      	ldr	r3, [r5, r3]
 8008594:	4798      	blx	r3
 8008596:	3601      	adds	r6, #1
 8008598:	e7ee      	b.n	8008578 <__libc_init_array+0xc>
 800859a:	00b3      	lsls	r3, r6, #2
 800859c:	58eb      	ldr	r3, [r5, r3]
 800859e:	4798      	blx	r3
 80085a0:	3601      	adds	r6, #1
 80085a2:	e7f2      	b.n	800858a <__libc_init_array+0x1e>
 80085a4:	08008a68 	.word	0x08008a68
 80085a8:	08008a68 	.word	0x08008a68
 80085ac:	08008a6c 	.word	0x08008a6c
 80085b0:	08008a68 	.word	0x08008a68

080085b4 <__retarget_lock_acquire_recursive>:
 80085b4:	4770      	bx	lr

080085b6 <__retarget_lock_release_recursive>:
 80085b6:	4770      	bx	lr

080085b8 <memcpy>:
 80085b8:	2300      	movs	r3, #0
 80085ba:	b510      	push	{r4, lr}
 80085bc:	429a      	cmp	r2, r3
 80085be:	d100      	bne.n	80085c2 <memcpy+0xa>
 80085c0:	bd10      	pop	{r4, pc}
 80085c2:	5ccc      	ldrb	r4, [r1, r3]
 80085c4:	54c4      	strb	r4, [r0, r3]
 80085c6:	3301      	adds	r3, #1
 80085c8:	e7f8      	b.n	80085bc <memcpy+0x4>
	...

080085cc <_free_r>:
 80085cc:	b570      	push	{r4, r5, r6, lr}
 80085ce:	0005      	movs	r5, r0
 80085d0:	2900      	cmp	r1, #0
 80085d2:	d010      	beq.n	80085f6 <_free_r+0x2a>
 80085d4:	1f0c      	subs	r4, r1, #4
 80085d6:	6823      	ldr	r3, [r4, #0]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	da00      	bge.n	80085de <_free_r+0x12>
 80085dc:	18e4      	adds	r4, r4, r3
 80085de:	0028      	movs	r0, r5
 80085e0:	f7ff ff28 	bl	8008434 <__malloc_lock>
 80085e4:	4a1d      	ldr	r2, [pc, #116]	; (800865c <_free_r+0x90>)
 80085e6:	6813      	ldr	r3, [r2, #0]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d105      	bne.n	80085f8 <_free_r+0x2c>
 80085ec:	6063      	str	r3, [r4, #4]
 80085ee:	6014      	str	r4, [r2, #0]
 80085f0:	0028      	movs	r0, r5
 80085f2:	f7ff ff27 	bl	8008444 <__malloc_unlock>
 80085f6:	bd70      	pop	{r4, r5, r6, pc}
 80085f8:	42a3      	cmp	r3, r4
 80085fa:	d908      	bls.n	800860e <_free_r+0x42>
 80085fc:	6820      	ldr	r0, [r4, #0]
 80085fe:	1821      	adds	r1, r4, r0
 8008600:	428b      	cmp	r3, r1
 8008602:	d1f3      	bne.n	80085ec <_free_r+0x20>
 8008604:	6819      	ldr	r1, [r3, #0]
 8008606:	685b      	ldr	r3, [r3, #4]
 8008608:	1809      	adds	r1, r1, r0
 800860a:	6021      	str	r1, [r4, #0]
 800860c:	e7ee      	b.n	80085ec <_free_r+0x20>
 800860e:	001a      	movs	r2, r3
 8008610:	685b      	ldr	r3, [r3, #4]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d001      	beq.n	800861a <_free_r+0x4e>
 8008616:	42a3      	cmp	r3, r4
 8008618:	d9f9      	bls.n	800860e <_free_r+0x42>
 800861a:	6811      	ldr	r1, [r2, #0]
 800861c:	1850      	adds	r0, r2, r1
 800861e:	42a0      	cmp	r0, r4
 8008620:	d10b      	bne.n	800863a <_free_r+0x6e>
 8008622:	6820      	ldr	r0, [r4, #0]
 8008624:	1809      	adds	r1, r1, r0
 8008626:	1850      	adds	r0, r2, r1
 8008628:	6011      	str	r1, [r2, #0]
 800862a:	4283      	cmp	r3, r0
 800862c:	d1e0      	bne.n	80085f0 <_free_r+0x24>
 800862e:	6818      	ldr	r0, [r3, #0]
 8008630:	685b      	ldr	r3, [r3, #4]
 8008632:	1841      	adds	r1, r0, r1
 8008634:	6011      	str	r1, [r2, #0]
 8008636:	6053      	str	r3, [r2, #4]
 8008638:	e7da      	b.n	80085f0 <_free_r+0x24>
 800863a:	42a0      	cmp	r0, r4
 800863c:	d902      	bls.n	8008644 <_free_r+0x78>
 800863e:	230c      	movs	r3, #12
 8008640:	602b      	str	r3, [r5, #0]
 8008642:	e7d5      	b.n	80085f0 <_free_r+0x24>
 8008644:	6820      	ldr	r0, [r4, #0]
 8008646:	1821      	adds	r1, r4, r0
 8008648:	428b      	cmp	r3, r1
 800864a:	d103      	bne.n	8008654 <_free_r+0x88>
 800864c:	6819      	ldr	r1, [r3, #0]
 800864e:	685b      	ldr	r3, [r3, #4]
 8008650:	1809      	adds	r1, r1, r0
 8008652:	6021      	str	r1, [r4, #0]
 8008654:	6063      	str	r3, [r4, #4]
 8008656:	6054      	str	r4, [r2, #4]
 8008658:	e7ca      	b.n	80085f0 <_free_r+0x24>
 800865a:	46c0      	nop			; (mov r8, r8)
 800865c:	200002dc 	.word	0x200002dc

08008660 <_init>:
 8008660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008662:	46c0      	nop			; (mov r8, r8)
 8008664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008666:	bc08      	pop	{r3}
 8008668:	469e      	mov	lr, r3
 800866a:	4770      	bx	lr

0800866c <_fini>:
 800866c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800866e:	46c0      	nop			; (mov r8, r8)
 8008670:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008672:	bc08      	pop	{r3}
 8008674:	469e      	mov	lr, r3
 8008676:	4770      	bx	lr
