INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mayan/OneDrive/Desktop/project/p3_full _using_half/p3_full _using_half.srcs/sources_1/new/full_using_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_using_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mayan/OneDrive/Desktop/project/p3_full _using_half/p3_full _using_half.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
