
STM32_lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002444  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002550  08002550  00012550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002574  08002574  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08002574  08002574  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002574  08002574  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002574  08002574  00012574  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002578  08002578  00012578  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800257c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000414  20000078  080025f4  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000048c  080025f4  0002048c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c145  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002193  00000000  00000000  0002c1e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab8  00000000  00000000  0002e380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009b8  00000000  00000000  0002ee38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017b6e  00000000  00000000  0002f7f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cd5a  00000000  00000000  0004735e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085e11  00000000  00000000  000540b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d9ec9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b9c  00000000  00000000  000d9f1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	08002538 	.word	0x08002538

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	08002538 	.word	0x08002538

0800014c <fsm_run>:
#include "main.h"
#include "fsm_run.h"
#include "global.h"
#include "traffic_light.h"

void fsm_run(machine_state mode){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
	switch(mode){
 8000156:	79fb      	ldrb	r3, [r7, #7]
 8000158:	2b03      	cmp	r3, #3
 800015a:	d816      	bhi.n	800018a <fsm_run+0x3e>
 800015c:	a201      	add	r2, pc, #4	; (adr r2, 8000164 <fsm_run+0x18>)
 800015e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000162:	bf00      	nop
 8000164:	08000175 	.word	0x08000175
 8000168:	0800018b 	.word	0x0800018b
 800016c:	0800018b 	.word	0x0800018b
 8000170:	0800018b 	.word	0x0800018b
	case mode1:// run normaly
		fsm_traffic_main(t_mode_main);
 8000174:	4b07      	ldr	r3, [pc, #28]	; (8000194 <fsm_run+0x48>)
 8000176:	781b      	ldrb	r3, [r3, #0]
 8000178:	4618      	mov	r0, r3
 800017a:	f000 fcc1 	bl	8000b00 <fsm_traffic_main>
		fsm_traffic_side(t_mode_side);
 800017e:	4b06      	ldr	r3, [pc, #24]	; (8000198 <fsm_run+0x4c>)
 8000180:	781b      	ldrb	r3, [r3, #0]
 8000182:	4618      	mov	r0, r3
 8000184:	f000 fd1e 	bl	8000bc4 <fsm_traffic_side>
		break;
 8000188:	e000      	b.n	800018c <fsm_run+0x40>
	case mode4:

		break;
	default:

		break;
 800018a:	bf00      	nop
	}
}
 800018c:	bf00      	nop
 800018e:	3708      	adds	r7, #8
 8000190:	46bd      	mov	sp, r7
 8000192:	bd80      	pop	{r7, pc}
 8000194:	200000bc 	.word	0x200000bc
 8000198:	20000008 	.word	0x20000008

0800019c <fsm_for_input_processing>:
    BUTTON_PRESSED_MORE_THAN_1_SECOND
};

enum ButtonState buttonState = BUTTON_RELEASED;

void fsm_for_input_processing(void) {
 800019c:	b580      	push	{r7, lr}
 800019e:	af00      	add	r7, sp, #0
    switch (buttonState) {
 80001a0:	4b1c      	ldr	r3, [pc, #112]	; (8000214 <fsm_for_input_processing+0x78>)
 80001a2:	781b      	ldrb	r3, [r3, #0]
 80001a4:	2b02      	cmp	r3, #2
 80001a6:	d024      	beq.n	80001f2 <fsm_for_input_processing+0x56>
 80001a8:	2b02      	cmp	r3, #2
 80001aa:	dc31      	bgt.n	8000210 <fsm_for_input_processing+0x74>
 80001ac:	2b00      	cmp	r3, #0
 80001ae:	d002      	beq.n	80001b6 <fsm_for_input_processing+0x1a>
 80001b0:	2b01      	cmp	r3, #1
 80001b2:	d00a      	beq.n	80001ca <fsm_for_input_processing+0x2e>
                buttonState = BUTTON_RELEASED;
            }
            // TODO: Add further functionality here
            break;
    }
}
 80001b4:	e02c      	b.n	8000210 <fsm_for_input_processing+0x74>
            if (is_button_press(0)) {
 80001b6:	2000      	movs	r0, #0
 80001b8:	f000 f920 	bl	80003fc <is_button_press>
 80001bc:	4603      	mov	r3, r0
 80001be:	2b00      	cmp	r3, #0
 80001c0:	d021      	beq.n	8000206 <fsm_for_input_processing+0x6a>
                buttonState = BUTTON_PRESSED;
 80001c2:	4b14      	ldr	r3, [pc, #80]	; (8000214 <fsm_for_input_processing+0x78>)
 80001c4:	2201      	movs	r2, #1
 80001c6:	701a      	strb	r2, [r3, #0]
            break;
 80001c8:	e01d      	b.n	8000206 <fsm_for_input_processing+0x6a>
            if (!is_button_press(0)) {
 80001ca:	2000      	movs	r0, #0
 80001cc:	f000 f916 	bl	80003fc <is_button_press>
 80001d0:	4603      	mov	r3, r0
 80001d2:	2b00      	cmp	r3, #0
 80001d4:	d103      	bne.n	80001de <fsm_for_input_processing+0x42>
                buttonState = BUTTON_RELEASED;
 80001d6:	4b0f      	ldr	r3, [pc, #60]	; (8000214 <fsm_for_input_processing+0x78>)
 80001d8:	2200      	movs	r2, #0
 80001da:	701a      	strb	r2, [r3, #0]
            break;
 80001dc:	e015      	b.n	800020a <fsm_for_input_processing+0x6e>
                if (is_button_hold(0)) {
 80001de:	2000      	movs	r0, #0
 80001e0:	f000 f926 	bl	8000430 <is_button_hold>
 80001e4:	4603      	mov	r3, r0
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d00f      	beq.n	800020a <fsm_for_input_processing+0x6e>
                    buttonState = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 80001ea:	4b0a      	ldr	r3, [pc, #40]	; (8000214 <fsm_for_input_processing+0x78>)
 80001ec:	2202      	movs	r2, #2
 80001ee:	701a      	strb	r2, [r3, #0]
            break;
 80001f0:	e00b      	b.n	800020a <fsm_for_input_processing+0x6e>
            if (!is_button_press(0)) {
 80001f2:	2000      	movs	r0, #0
 80001f4:	f000 f902 	bl	80003fc <is_button_press>
 80001f8:	4603      	mov	r3, r0
 80001fa:	2b00      	cmp	r3, #0
 80001fc:	d107      	bne.n	800020e <fsm_for_input_processing+0x72>
                buttonState = BUTTON_RELEASED;
 80001fe:	4b05      	ldr	r3, [pc, #20]	; (8000214 <fsm_for_input_processing+0x78>)
 8000200:	2200      	movs	r2, #0
 8000202:	701a      	strb	r2, [r3, #0]
            break;
 8000204:	e003      	b.n	800020e <fsm_for_input_processing+0x72>
            break;
 8000206:	bf00      	nop
 8000208:	e002      	b.n	8000210 <fsm_for_input_processing+0x74>
            break;
 800020a:	bf00      	nop
 800020c:	e000      	b.n	8000210 <fsm_for_input_processing+0x74>
            break;
 800020e:	bf00      	nop
}
 8000210:	bf00      	nop
 8000212:	bd80      	pop	{r7, pc}
 8000214:	20000099 	.word	0x20000099

08000218 <button_pin_read>:
static GPIO_PinState debounceButtonBuffer2[NUMBER_OF_BUTTONS];
//counter
static uint16_t counterForButtonHold[NUMBER_OF_BUTTONS];
static uint16_t counterForButtonRelease[NUMBER_OF_BUTTONS];

GPIO_PinState button_pin_read(uint8_t index){//this is no good
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
 800021e:	4603      	mov	r3, r0
 8000220:	71fb      	strb	r3, [r7, #7]
	switch(index){
 8000222:	79fb      	ldrb	r3, [r7, #7]
 8000224:	2b02      	cmp	r3, #2
 8000226:	d012      	beq.n	800024e <button_pin_read+0x36>
 8000228:	2b02      	cmp	r3, #2
 800022a:	dc16      	bgt.n	800025a <button_pin_read+0x42>
 800022c:	2b00      	cmp	r3, #0
 800022e:	d002      	beq.n	8000236 <button_pin_read+0x1e>
 8000230:	2b01      	cmp	r3, #1
 8000232:	d006      	beq.n	8000242 <button_pin_read+0x2a>
		break;
	case 2:
		return HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin);
		break;
	default:
		break;
 8000234:	e011      	b.n	800025a <button_pin_read+0x42>
		return HAL_GPIO_ReadPin(BUTTON_0_GPIO_Port, BUTTON_0_Pin);
 8000236:	2101      	movs	r1, #1
 8000238:	480b      	ldr	r0, [pc, #44]	; (8000268 <button_pin_read+0x50>)
 800023a:	f001 f877 	bl	800132c <HAL_GPIO_ReadPin>
 800023e:	4603      	mov	r3, r0
 8000240:	e00d      	b.n	800025e <button_pin_read+0x46>
		return HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin);
 8000242:	2102      	movs	r1, #2
 8000244:	4808      	ldr	r0, [pc, #32]	; (8000268 <button_pin_read+0x50>)
 8000246:	f001 f871 	bl	800132c <HAL_GPIO_ReadPin>
 800024a:	4603      	mov	r3, r0
 800024c:	e007      	b.n	800025e <button_pin_read+0x46>
		return HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin);
 800024e:	2104      	movs	r1, #4
 8000250:	4805      	ldr	r0, [pc, #20]	; (8000268 <button_pin_read+0x50>)
 8000252:	f001 f86b 	bl	800132c <HAL_GPIO_ReadPin>
 8000256:	4603      	mov	r3, r0
 8000258:	e001      	b.n	800025e <button_pin_read+0x46>
		break;
 800025a:	bf00      	nop
	}
	return SET;
 800025c:	2301      	movs	r3, #1
}
 800025e:	4618      	mov	r0, r3
 8000260:	3708      	adds	r7, #8
 8000262:	46bd      	mov	sp, r7
 8000264:	bd80      	pop	{r7, pc}
 8000266:	bf00      	nop
 8000268:	40010800 	.word	0x40010800

0800026c <button_reading>:

void button_reading() {
 800026c:	b590      	push	{r4, r7, lr}
 800026e:	b083      	sub	sp, #12
 8000270:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < NUMBER_OF_BUTTONS; i++) {
 8000272:	2300      	movs	r3, #0
 8000274:	71fb      	strb	r3, [r7, #7]
 8000276:	e0a3      	b.n	80003c0 <button_reading+0x154>
    	//DEBOUNCE
        debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000278:	79fa      	ldrb	r2, [r7, #7]
 800027a:	79fb      	ldrb	r3, [r7, #7]
 800027c:	4955      	ldr	r1, [pc, #340]	; (80003d4 <button_reading+0x168>)
 800027e:	5c89      	ldrb	r1, [r1, r2]
 8000280:	4a55      	ldr	r2, [pc, #340]	; (80003d8 <button_reading+0x16c>)
 8000282:	54d1      	strb	r1, [r2, r3]
        debounceButtonBuffer1[i] = button_pin_read(i);
 8000284:	79fc      	ldrb	r4, [r7, #7]
 8000286:	79fb      	ldrb	r3, [r7, #7]
 8000288:	4618      	mov	r0, r3
 800028a:	f7ff ffc5 	bl	8000218 <button_pin_read>
 800028e:	4603      	mov	r3, r0
 8000290:	461a      	mov	r2, r3
 8000292:	4b50      	ldr	r3, [pc, #320]	; (80003d4 <button_reading+0x168>)
 8000294:	551a      	strb	r2, [r3, r4]

        if (debounceButtonBuffer1[i] == debounceButtonBuffer2[i])
 8000296:	79fb      	ldrb	r3, [r7, #7]
 8000298:	4a4e      	ldr	r2, [pc, #312]	; (80003d4 <button_reading+0x168>)
 800029a:	5cd2      	ldrb	r2, [r2, r3]
 800029c:	79fb      	ldrb	r3, [r7, #7]
 800029e:	494e      	ldr	r1, [pc, #312]	; (80003d8 <button_reading+0x16c>)
 80002a0:	5ccb      	ldrb	r3, [r1, r3]
 80002a2:	429a      	cmp	r2, r3
 80002a4:	d105      	bne.n	80002b2 <button_reading+0x46>
            buttonBuffer[i] = debounceButtonBuffer1[i];
 80002a6:	79fa      	ldrb	r2, [r7, #7]
 80002a8:	79fb      	ldrb	r3, [r7, #7]
 80002aa:	494a      	ldr	r1, [pc, #296]	; (80003d4 <button_reading+0x168>)
 80002ac:	5c89      	ldrb	r1, [r1, r2]
 80002ae:	4a4b      	ldr	r2, [pc, #300]	; (80003dc <button_reading+0x170>)
 80002b0:	54d1      	strb	r1, [r2, r3]

        //UPDATE COUNTER
        if(buttonBuffer[i] == BUTTON_IS_PRESSED){
 80002b2:	79fb      	ldrb	r3, [r7, #7]
 80002b4:	4a49      	ldr	r2, [pc, #292]	; (80003dc <button_reading+0x170>)
 80002b6:	5cd3      	ldrb	r3, [r2, r3]
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d113      	bne.n	80002e4 <button_reading+0x78>
        	counterForButtonRelease[i] = 0;
 80002bc:	79fb      	ldrb	r3, [r7, #7]
 80002be:	4a48      	ldr	r2, [pc, #288]	; (80003e0 <button_reading+0x174>)
 80002c0:	2100      	movs	r1, #0
 80002c2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        	if(counterForButtonHold[i] < HOLD_TIME) counterForButtonHold[i]++;
 80002c6:	79fb      	ldrb	r3, [r7, #7]
 80002c8:	4a46      	ldr	r2, [pc, #280]	; (80003e4 <button_reading+0x178>)
 80002ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80002ce:	2b63      	cmp	r3, #99	; 0x63
 80002d0:	d808      	bhi.n	80002e4 <button_reading+0x78>
 80002d2:	79fb      	ldrb	r3, [r7, #7]
 80002d4:	4a43      	ldr	r2, [pc, #268]	; (80003e4 <button_reading+0x178>)
 80002d6:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80002da:	3201      	adds	r2, #1
 80002dc:	b291      	uxth	r1, r2
 80002de:	4a41      	ldr	r2, [pc, #260]	; (80003e4 <button_reading+0x178>)
 80002e0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        }
        if(buttonBuffer[i] == BUTTON_IS_RELEASED){
 80002e4:	79fb      	ldrb	r3, [r7, #7]
 80002e6:	4a3d      	ldr	r2, [pc, #244]	; (80003dc <button_reading+0x170>)
 80002e8:	5cd3      	ldrb	r3, [r2, r3]
 80002ea:	2b01      	cmp	r3, #1
 80002ec:	d113      	bne.n	8000316 <button_reading+0xaa>
        	counterForButtonHold[i] = 0;
 80002ee:	79fb      	ldrb	r3, [r7, #7]
 80002f0:	4a3c      	ldr	r2, [pc, #240]	; (80003e4 <button_reading+0x178>)
 80002f2:	2100      	movs	r1, #0
 80002f4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        	if(counterForButtonRelease[i] < RELEASE_TIME) counterForButtonRelease[i]++;
 80002f8:	79fb      	ldrb	r3, [r7, #7]
 80002fa:	4a39      	ldr	r2, [pc, #228]	; (80003e0 <button_reading+0x174>)
 80002fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000300:	2b07      	cmp	r3, #7
 8000302:	d808      	bhi.n	8000316 <button_reading+0xaa>
 8000304:	79fb      	ldrb	r3, [r7, #7]
 8000306:	4a36      	ldr	r2, [pc, #216]	; (80003e0 <button_reading+0x174>)
 8000308:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800030c:	3201      	adds	r2, #1
 800030e:	b291      	uxth	r1, r2
 8000310:	4a33      	ldr	r2, [pc, #204]	; (80003e0 <button_reading+0x174>)
 8000312:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        }
        //RECOGNIZE
        if(buttonBuffer[i] == BUTTON_IS_PRESSED){
 8000316:	79fb      	ldrb	r3, [r7, #7]
 8000318:	4a30      	ldr	r2, [pc, #192]	; (80003dc <button_reading+0x170>)
 800031a:	5cd3      	ldrb	r3, [r2, r3]
 800031c:	2b00      	cmp	r3, #0
 800031e:	d125      	bne.n	800036c <button_reading+0x100>
        	if(counterForButtonRelease[i] >= RELEASE_TIME){//Press or Hold
 8000320:	79fb      	ldrb	r3, [r7, #7]
 8000322:	4a2f      	ldr	r2, [pc, #188]	; (80003e0 <button_reading+0x174>)
 8000324:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000328:	2b07      	cmp	r3, #7
 800032a:	d90f      	bls.n	800034c <button_reading+0xe0>
        		if(counterForButtonHold[i] < HOLD_TIME){//Press
 800032c:	79fb      	ldrb	r3, [r7, #7]
 800032e:	4a2d      	ldr	r2, [pc, #180]	; (80003e4 <button_reading+0x178>)
 8000330:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000334:	2b63      	cmp	r3, #99	; 0x63
 8000336:	d804      	bhi.n	8000342 <button_reading+0xd6>
        			flagForButtonPress[i] = 1;
 8000338:	79fb      	ldrb	r3, [r7, #7]
 800033a:	4a2b      	ldr	r2, [pc, #172]	; (80003e8 <button_reading+0x17c>)
 800033c:	2101      	movs	r1, #1
 800033e:	54d1      	strb	r1, [r2, r3]
 8000340:	e024      	b.n	800038c <button_reading+0x120>
        		}
        		else{//Hold
        			flagForButtonHold[i] = 1;
 8000342:	79fb      	ldrb	r3, [r7, #7]
 8000344:	4a29      	ldr	r2, [pc, #164]	; (80003ec <button_reading+0x180>)
 8000346:	2101      	movs	r1, #1
 8000348:	54d1      	strb	r1, [r2, r3]
 800034a:	e01f      	b.n	800038c <button_reading+0x120>
        		}
        	}
        	else{//Double Tap or Tap Hold
        		if(counterForButtonHold[i] < HOLD_TIME){//Double Tap
 800034c:	79fb      	ldrb	r3, [r7, #7]
 800034e:	4a25      	ldr	r2, [pc, #148]	; (80003e4 <button_reading+0x178>)
 8000350:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000354:	2b63      	cmp	r3, #99	; 0x63
 8000356:	d804      	bhi.n	8000362 <button_reading+0xf6>
        			flagForButtonDoubleTap[i] = 1;
 8000358:	79fb      	ldrb	r3, [r7, #7]
 800035a:	4a25      	ldr	r2, [pc, #148]	; (80003f0 <button_reading+0x184>)
 800035c:	2101      	movs	r1, #1
 800035e:	54d1      	strb	r1, [r2, r3]
 8000360:	e014      	b.n	800038c <button_reading+0x120>
        		}
        		else{//Tap Hold
        			flagForButtonTapHold[i] = 1;
 8000362:	79fb      	ldrb	r3, [r7, #7]
 8000364:	4a23      	ldr	r2, [pc, #140]	; (80003f4 <button_reading+0x188>)
 8000366:	2101      	movs	r1, #1
 8000368:	54d1      	strb	r1, [r2, r3]
 800036a:	e00f      	b.n	800038c <button_reading+0x120>
        		}
        	}
        }
        else{//button idle
        	flagForButtonPress[i] = 0;
 800036c:	79fb      	ldrb	r3, [r7, #7]
 800036e:	4a1e      	ldr	r2, [pc, #120]	; (80003e8 <button_reading+0x17c>)
 8000370:	2100      	movs	r1, #0
 8000372:	54d1      	strb	r1, [r2, r3]
        	flagForButtonHold[i] = 0;
 8000374:	79fb      	ldrb	r3, [r7, #7]
 8000376:	4a1d      	ldr	r2, [pc, #116]	; (80003ec <button_reading+0x180>)
 8000378:	2100      	movs	r1, #0
 800037a:	54d1      	strb	r1, [r2, r3]
        	flagForButtonDoubleTap[i] = 0;
 800037c:	79fb      	ldrb	r3, [r7, #7]
 800037e:	4a1c      	ldr	r2, [pc, #112]	; (80003f0 <button_reading+0x184>)
 8000380:	2100      	movs	r1, #0
 8000382:	54d1      	strb	r1, [r2, r3]
        	flagForButtonTapHold[i] = 0;
 8000384:	79fb      	ldrb	r3, [r7, #7]
 8000386:	4a1b      	ldr	r2, [pc, #108]	; (80003f4 <button_reading+0x188>)
 8000388:	2100      	movs	r1, #0
 800038a:	54d1      	strb	r1, [r2, r3]
        }
#ifdef UNIT_TEST
        if(i == 0) test_button = 0;
 800038c:	79fb      	ldrb	r3, [r7, #7]
 800038e:	2b00      	cmp	r3, #0
 8000390:	d102      	bne.n	8000398 <button_reading+0x12c>
 8000392:	4b19      	ldr	r3, [pc, #100]	; (80003f8 <button_reading+0x18c>)
 8000394:	2200      	movs	r2, #0
 8000396:	701a      	strb	r2, [r3, #0]
        test_button = test_button | !buttonBuffer[i];
 8000398:	79fb      	ldrb	r3, [r7, #7]
 800039a:	4a10      	ldr	r2, [pc, #64]	; (80003dc <button_reading+0x170>)
 800039c:	5cd3      	ldrb	r3, [r2, r3]
 800039e:	2b00      	cmp	r3, #0
 80003a0:	bf0c      	ite	eq
 80003a2:	2301      	moveq	r3, #1
 80003a4:	2300      	movne	r3, #0
 80003a6:	b2db      	uxtb	r3, r3
 80003a8:	b25a      	sxtb	r2, r3
 80003aa:	4b13      	ldr	r3, [pc, #76]	; (80003f8 <button_reading+0x18c>)
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	b25b      	sxtb	r3, r3
 80003b0:	4313      	orrs	r3, r2
 80003b2:	b25b      	sxtb	r3, r3
 80003b4:	b2da      	uxtb	r2, r3
 80003b6:	4b10      	ldr	r3, [pc, #64]	; (80003f8 <button_reading+0x18c>)
 80003b8:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < NUMBER_OF_BUTTONS; i++) {
 80003ba:	79fb      	ldrb	r3, [r7, #7]
 80003bc:	3301      	adds	r3, #1
 80003be:	71fb      	strb	r3, [r7, #7]
 80003c0:	79fb      	ldrb	r3, [r7, #7]
 80003c2:	2b02      	cmp	r3, #2
 80003c4:	f67f af58 	bls.w	8000278 <button_reading+0xc>
#endif
    }
}
 80003c8:	bf00      	nop
 80003ca:	bf00      	nop
 80003cc:	370c      	adds	r7, #12
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bd90      	pop	{r4, r7, pc}
 80003d2:	bf00      	nop
 80003d4:	200000a0 	.word	0x200000a0
 80003d8:	200000a4 	.word	0x200000a4
 80003dc:	2000009c 	.word	0x2000009c
 80003e0:	200000b0 	.word	0x200000b0
 80003e4:	200000a8 	.word	0x200000a8
 80003e8:	200003f8 	.word	0x200003f8
 80003ec:	200003f0 	.word	0x200003f0
 80003f0:	200000c8 	.word	0x200000c8
 80003f4:	2000042c 	.word	0x2000042c
 80003f8:	2000009a 	.word	0x2000009a

080003fc <is_button_press>:

unsigned char is_button_press(unsigned char index) {
 80003fc:	b480      	push	{r7}
 80003fe:	b083      	sub	sp, #12
 8000400:	af00      	add	r7, sp, #0
 8000402:	4603      	mov	r3, r0
 8000404:	71fb      	strb	r3, [r7, #7]
    if (index >= NUMBER_OF_BUTTONS)
 8000406:	79fb      	ldrb	r3, [r7, #7]
 8000408:	2b02      	cmp	r3, #2
 800040a:	d901      	bls.n	8000410 <is_button_press+0x14>
        return 0;
 800040c:	2300      	movs	r3, #0
 800040e:	e007      	b.n	8000420 <is_button_press+0x24>
    return (flagForButtonPress[index] == 1);
 8000410:	79fb      	ldrb	r3, [r7, #7]
 8000412:	4a06      	ldr	r2, [pc, #24]	; (800042c <is_button_press+0x30>)
 8000414:	5cd3      	ldrb	r3, [r2, r3]
 8000416:	2b01      	cmp	r3, #1
 8000418:	bf0c      	ite	eq
 800041a:	2301      	moveq	r3, #1
 800041c:	2300      	movne	r3, #0
 800041e:	b2db      	uxtb	r3, r3
}
 8000420:	4618      	mov	r0, r3
 8000422:	370c      	adds	r7, #12
 8000424:	46bd      	mov	sp, r7
 8000426:	bc80      	pop	{r7}
 8000428:	4770      	bx	lr
 800042a:	bf00      	nop
 800042c:	200003f8 	.word	0x200003f8

08000430 <is_button_hold>:

unsigned char is_button_hold(unsigned char index) {
 8000430:	b480      	push	{r7}
 8000432:	b083      	sub	sp, #12
 8000434:	af00      	add	r7, sp, #0
 8000436:	4603      	mov	r3, r0
 8000438:	71fb      	strb	r3, [r7, #7]
    if (index >= NUMBER_OF_BUTTONS)
 800043a:	79fb      	ldrb	r3, [r7, #7]
 800043c:	2b02      	cmp	r3, #2
 800043e:	d901      	bls.n	8000444 <is_button_hold+0x14>
        return 0;
 8000440:	2300      	movs	r3, #0
 8000442:	e007      	b.n	8000454 <is_button_hold+0x24>
    return (flagForButtonHold[index] == 1);
 8000444:	79fb      	ldrb	r3, [r7, #7]
 8000446:	4a06      	ldr	r2, [pc, #24]	; (8000460 <is_button_hold+0x30>)
 8000448:	5cd3      	ldrb	r3, [r2, r3]
 800044a:	2b01      	cmp	r3, #1
 800044c:	bf0c      	ite	eq
 800044e:	2301      	moveq	r3, #1
 8000450:	2300      	movne	r3, #0
 8000452:	b2db      	uxtb	r3, r3
}
 8000454:	4618      	mov	r0, r3
 8000456:	370c      	adds	r7, #12
 8000458:	46bd      	mov	sp, r7
 800045a:	bc80      	pop	{r7}
 800045c:	4770      	bx	lr
 800045e:	bf00      	nop
 8000460:	200003f0 	.word	0x200003f0

08000464 <unit_test_button_read>:
        return 0;
    return (flagForButtonTapHold[index] == 1);
}

#ifdef UNIT_TEST
void unit_test_button_read(){
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0
	if(test_button == 1) HAL_GPIO_WritePin(TEST_Button_GPIO_Port, TEST_Button_Pin, RESET);
 8000468:	4b0a      	ldr	r3, [pc, #40]	; (8000494 <unit_test_button_read+0x30>)
 800046a:	781b      	ldrb	r3, [r3, #0]
 800046c:	2b01      	cmp	r3, #1
 800046e:	d105      	bne.n	800047c <unit_test_button_read+0x18>
 8000470:	2200      	movs	r2, #0
 8000472:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000476:	4808      	ldr	r0, [pc, #32]	; (8000498 <unit_test_button_read+0x34>)
 8000478:	f000 ff6f 	bl	800135a <HAL_GPIO_WritePin>
	if(test_button == 0) HAL_GPIO_WritePin(TEST_Button_GPIO_Port, TEST_Button_Pin, SET);
 800047c:	4b05      	ldr	r3, [pc, #20]	; (8000494 <unit_test_button_read+0x30>)
 800047e:	781b      	ldrb	r3, [r3, #0]
 8000480:	2b00      	cmp	r3, #0
 8000482:	d105      	bne.n	8000490 <unit_test_button_read+0x2c>
 8000484:	2201      	movs	r2, #1
 8000486:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800048a:	4803      	ldr	r0, [pc, #12]	; (8000498 <unit_test_button_read+0x34>)
 800048c:	f000 ff65 	bl	800135a <HAL_GPIO_WritePin>
}
 8000490:	bf00      	nop
 8000492:	bd80      	pop	{r7, pc}
 8000494:	2000009a 	.word	0x2000009a
 8000498:	40010800 	.word	0x40010800

0800049c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004a0:	f000 fc5a 	bl	8000d58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004a4:	f000 f82c 	bl	8000500 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004a8:	f000 f8b2 	bl	8000610 <MX_GPIO_Init>
  MX_TIM2_Init();
 80004ac:	f000 f864 	bl	8000578 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80004b0:	480e      	ldr	r0, [pc, #56]	; (80004ec <main+0x50>)
 80004b2:	f001 fbaf 	bl	8001c14 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  set_timer(1000, &timer_flag[0]);
 80004b6:	490e      	ldr	r1, [pc, #56]	; (80004f0 <main+0x54>)
 80004b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004bc:	f000 f90e 	bl	80006dc <set_timer>
  set_timer(1000, &timer_flag[1]);
 80004c0:	490c      	ldr	r1, [pc, #48]	; (80004f4 <main+0x58>)
 80004c2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004c6:	f000 f909 	bl	80006dc <set_timer>
  set_timer(1000, &timer_flag[2]);
 80004ca:	490b      	ldr	r1, [pc, #44]	; (80004f8 <main+0x5c>)
 80004cc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004d0:	f000 f904 	bl	80006dc <set_timer>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // UNIT TEST
	  unit_test_software_timer();
 80004d4:	f000 fa36 	bl	8000944 <unit_test_software_timer>
//	  unit_test_7seg();
	  unit_test_button_read();
 80004d8:	f7ff ffc4 	bl	8000464 <unit_test_button_read>

	  // FSM
	  fsm_for_input_processing();
 80004dc:	f7ff fe5e 	bl	800019c <fsm_for_input_processing>
	  fsm_run(m_mode);
 80004e0:	4b06      	ldr	r3, [pc, #24]	; (80004fc <main+0x60>)
 80004e2:	781b      	ldrb	r3, [r3, #0]
 80004e4:	4618      	mov	r0, r3
 80004e6:	f7ff fe31 	bl	800014c <fsm_run>
	  unit_test_software_timer();
 80004ea:	e7f3      	b.n	80004d4 <main+0x38>
 80004ec:	20000430 	.word	0x20000430
 80004f0:	20000094 	.word	0x20000094
 80004f4:	20000095 	.word	0x20000095
 80004f8:	20000096 	.word	0x20000096
 80004fc:	20000098 	.word	0x20000098

08000500 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b090      	sub	sp, #64	; 0x40
 8000504:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000506:	f107 0318 	add.w	r3, r7, #24
 800050a:	2228      	movs	r2, #40	; 0x28
 800050c:	2100      	movs	r1, #0
 800050e:	4618      	mov	r0, r3
 8000510:	f001 ff46 	bl	80023a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000514:	1d3b      	adds	r3, r7, #4
 8000516:	2200      	movs	r2, #0
 8000518:	601a      	str	r2, [r3, #0]
 800051a:	605a      	str	r2, [r3, #4]
 800051c:	609a      	str	r2, [r3, #8]
 800051e:	60da      	str	r2, [r3, #12]
 8000520:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000522:	2302      	movs	r3, #2
 8000524:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000526:	2301      	movs	r3, #1
 8000528:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800052a:	2310      	movs	r3, #16
 800052c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800052e:	2300      	movs	r3, #0
 8000530:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000532:	f107 0318 	add.w	r3, r7, #24
 8000536:	4618      	mov	r0, r3
 8000538:	f000 ff40 	bl	80013bc <HAL_RCC_OscConfig>
 800053c:	4603      	mov	r3, r0
 800053e:	2b00      	cmp	r3, #0
 8000540:	d001      	beq.n	8000546 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000542:	f000 f8c5 	bl	80006d0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000546:	230f      	movs	r3, #15
 8000548:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800054a:	2300      	movs	r3, #0
 800054c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800054e:	2300      	movs	r3, #0
 8000550:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000552:	2300      	movs	r3, #0
 8000554:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000556:	2300      	movs	r3, #0
 8000558:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800055a:	1d3b      	adds	r3, r7, #4
 800055c:	2100      	movs	r1, #0
 800055e:	4618      	mov	r0, r3
 8000560:	f001 f9ac 	bl	80018bc <HAL_RCC_ClockConfig>
 8000564:	4603      	mov	r3, r0
 8000566:	2b00      	cmp	r3, #0
 8000568:	d001      	beq.n	800056e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800056a:	f000 f8b1 	bl	80006d0 <Error_Handler>
  }
}
 800056e:	bf00      	nop
 8000570:	3740      	adds	r7, #64	; 0x40
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
	...

08000578 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b086      	sub	sp, #24
 800057c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800057e:	f107 0308 	add.w	r3, r7, #8
 8000582:	2200      	movs	r2, #0
 8000584:	601a      	str	r2, [r3, #0]
 8000586:	605a      	str	r2, [r3, #4]
 8000588:	609a      	str	r2, [r3, #8]
 800058a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800058c:	463b      	mov	r3, r7
 800058e:	2200      	movs	r2, #0
 8000590:	601a      	str	r2, [r3, #0]
 8000592:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000594:	4b1d      	ldr	r3, [pc, #116]	; (800060c <MX_TIM2_Init+0x94>)
 8000596:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800059a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800059c:	4b1b      	ldr	r3, [pc, #108]	; (800060c <MX_TIM2_Init+0x94>)
 800059e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80005a2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005a4:	4b19      	ldr	r3, [pc, #100]	; (800060c <MX_TIM2_Init+0x94>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80005aa:	4b18      	ldr	r3, [pc, #96]	; (800060c <MX_TIM2_Init+0x94>)
 80005ac:	2209      	movs	r2, #9
 80005ae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005b0:	4b16      	ldr	r3, [pc, #88]	; (800060c <MX_TIM2_Init+0x94>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005b6:	4b15      	ldr	r3, [pc, #84]	; (800060c <MX_TIM2_Init+0x94>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80005bc:	4813      	ldr	r0, [pc, #76]	; (800060c <MX_TIM2_Init+0x94>)
 80005be:	f001 fad9 	bl	8001b74 <HAL_TIM_Base_Init>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d001      	beq.n	80005cc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80005c8:	f000 f882 	bl	80006d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80005d2:	f107 0308 	add.w	r3, r7, #8
 80005d6:	4619      	mov	r1, r3
 80005d8:	480c      	ldr	r0, [pc, #48]	; (800060c <MX_TIM2_Init+0x94>)
 80005da:	f001 fc57 	bl	8001e8c <HAL_TIM_ConfigClockSource>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d001      	beq.n	80005e8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80005e4:	f000 f874 	bl	80006d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005e8:	2300      	movs	r3, #0
 80005ea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005ec:	2300      	movs	r3, #0
 80005ee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80005f0:	463b      	mov	r3, r7
 80005f2:	4619      	mov	r1, r3
 80005f4:	4805      	ldr	r0, [pc, #20]	; (800060c <MX_TIM2_Init+0x94>)
 80005f6:	f001 fe2f 	bl	8002258 <HAL_TIMEx_MasterConfigSynchronization>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d001      	beq.n	8000604 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000600:	f000 f866 	bl	80006d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000604:	bf00      	nop
 8000606:	3718      	adds	r7, #24
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	20000430 	.word	0x20000430

08000610 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b086      	sub	sp, #24
 8000614:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000616:	f107 0308 	add.w	r3, r7, #8
 800061a:	2200      	movs	r2, #0
 800061c:	601a      	str	r2, [r3, #0]
 800061e:	605a      	str	r2, [r3, #4]
 8000620:	609a      	str	r2, [r3, #8]
 8000622:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000624:	4b27      	ldr	r3, [pc, #156]	; (80006c4 <MX_GPIO_Init+0xb4>)
 8000626:	699b      	ldr	r3, [r3, #24]
 8000628:	4a26      	ldr	r2, [pc, #152]	; (80006c4 <MX_GPIO_Init+0xb4>)
 800062a:	f043 0304 	orr.w	r3, r3, #4
 800062e:	6193      	str	r3, [r2, #24]
 8000630:	4b24      	ldr	r3, [pc, #144]	; (80006c4 <MX_GPIO_Init+0xb4>)
 8000632:	699b      	ldr	r3, [r3, #24]
 8000634:	f003 0304 	and.w	r3, r3, #4
 8000638:	607b      	str	r3, [r7, #4]
 800063a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800063c:	4b21      	ldr	r3, [pc, #132]	; (80006c4 <MX_GPIO_Init+0xb4>)
 800063e:	699b      	ldr	r3, [r3, #24]
 8000640:	4a20      	ldr	r2, [pc, #128]	; (80006c4 <MX_GPIO_Init+0xb4>)
 8000642:	f043 0308 	orr.w	r3, r3, #8
 8000646:	6193      	str	r3, [r2, #24]
 8000648:	4b1e      	ldr	r3, [pc, #120]	; (80006c4 <MX_GPIO_Init+0xb4>)
 800064a:	699b      	ldr	r3, [r3, #24]
 800064c:	f003 0308 	and.w	r3, r3, #8
 8000650:	603b      	str	r3, [r7, #0]
 8000652:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8000654:	2200      	movs	r2, #0
 8000656:	f64f 71f8 	movw	r1, #65528	; 0xfff8
 800065a:	481b      	ldr	r0, [pc, #108]	; (80006c8 <MX_GPIO_Init+0xb8>)
 800065c:	f000 fe7d 	bl	800135a <HAL_GPIO_WritePin>
                          |SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|TEST_Timer_Pin
                          |TEST_Button_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED0_R_Pin|LED0_Y_Pin|LED0_G_Pin|LED1_R_Pin
 8000660:	2200      	movs	r2, #0
 8000662:	213f      	movs	r1, #63	; 0x3f
 8000664:	4819      	ldr	r0, [pc, #100]	; (80006cc <MX_GPIO_Init+0xbc>)
 8000666:	f000 fe78 	bl	800135a <HAL_GPIO_WritePin>
                          |LED1_Y_Pin|LED1_G_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUTTON_0_Pin BUTTON_1_Pin BUTTON_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_0_Pin|BUTTON_1_Pin|BUTTON_2_Pin;
 800066a:	2307      	movs	r3, #7
 800066c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800066e:	2300      	movs	r3, #0
 8000670:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000672:	2301      	movs	r3, #1
 8000674:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000676:	f107 0308 	add.w	r3, r7, #8
 800067a:	4619      	mov	r1, r3
 800067c:	4812      	ldr	r0, [pc, #72]	; (80006c8 <MX_GPIO_Init+0xb8>)
 800067e:	f000 fcdb 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin EN3_Pin
                           SEG0_Pin SEG1_Pin SEG2_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin TEST_Timer_Pin
                           TEST_Button_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8000682:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8000686:	60bb      	str	r3, [r7, #8]
                          |SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|TEST_Timer_Pin
                          |TEST_Button_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000688:	2301      	movs	r3, #1
 800068a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068c:	2300      	movs	r3, #0
 800068e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000690:	2302      	movs	r3, #2
 8000692:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000694:	f107 0308 	add.w	r3, r7, #8
 8000698:	4619      	mov	r1, r3
 800069a:	480b      	ldr	r0, [pc, #44]	; (80006c8 <MX_GPIO_Init+0xb8>)
 800069c:	f000 fccc 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED0_R_Pin LED0_Y_Pin LED0_G_Pin LED1_R_Pin
                           LED1_Y_Pin LED1_G_Pin */
  GPIO_InitStruct.Pin = LED0_R_Pin|LED0_Y_Pin|LED0_G_Pin|LED1_R_Pin
 80006a0:	233f      	movs	r3, #63	; 0x3f
 80006a2:	60bb      	str	r3, [r7, #8]
                          |LED1_Y_Pin|LED1_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006a4:	2301      	movs	r3, #1
 80006a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a8:	2300      	movs	r3, #0
 80006aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ac:	2302      	movs	r3, #2
 80006ae:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006b0:	f107 0308 	add.w	r3, r7, #8
 80006b4:	4619      	mov	r1, r3
 80006b6:	4805      	ldr	r0, [pc, #20]	; (80006cc <MX_GPIO_Init+0xbc>)
 80006b8:	f000 fcbe 	bl	8001038 <HAL_GPIO_Init>

}
 80006bc:	bf00      	nop
 80006be:	3718      	adds	r7, #24
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	40021000 	.word	0x40021000
 80006c8:	40010800 	.word	0x40010800
 80006cc:	40010c00 	.word	0x40010c00

080006d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006d0:	b480      	push	{r7}
 80006d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006d4:	b672      	cpsid	i
}
 80006d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006d8:	e7fe      	b.n	80006d8 <Error_Handler+0x8>
	...

080006dc <set_timer>:
#include "stdlib.h"
#include "global.h"

uint8_t  currentTimerSlotWheel1 = 0, currentTimerSlotWheel2 = 0;

void set_timer(uint16_t duration, uint8_t* timer_flag){
 80006dc:	b580      	push	{r7, lr}
 80006de:	b084      	sub	sp, #16
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4603      	mov	r3, r0
 80006e4:	6039      	str	r1, [r7, #0]
 80006e6:	80fb      	strh	r3, [r7, #6]
	Timer* newTimer = (Timer*)malloc(sizeof(Timer));
 80006e8:	200c      	movs	r0, #12
 80006ea:	f001 fe49 	bl	8002380 <malloc>
 80006ee:	4603      	mov	r3, r0
 80006f0:	60fb      	str	r3, [r7, #12]
	if (newTimer == NULL) return;
 80006f2:	68fb      	ldr	r3, [r7, #12]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d050      	beq.n	800079a <set_timer+0xbe>
	newTimer->duration = duration;
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	88fa      	ldrh	r2, [r7, #6]
 80006fc:	801a      	strh	r2, [r3, #0]
	newTimer->timer_flag = timer_flag;
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	683a      	ldr	r2, [r7, #0]
 8000702:	605a      	str	r2, [r3, #4]
	if(duration / TIMER_CYCLE >= WHEEL1){// assign to wheel 2
 8000704:	88fb      	ldrh	r3, [r7, #6]
 8000706:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800070a:	d324      	bcc.n	8000756 <set_timer+0x7a>
		uint8_t newTimerSlot = (currentTimerSlotWheel2 + (duration / TIMER_CYCLE) / WHEEL1) % WHEEL2;
 800070c:	4b25      	ldr	r3, [pc, #148]	; (80007a4 <set_timer+0xc8>)
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	4619      	mov	r1, r3
 8000712:	88fb      	ldrh	r3, [r7, #6]
 8000714:	4a24      	ldr	r2, [pc, #144]	; (80007a8 <set_timer+0xcc>)
 8000716:	fba2 2303 	umull	r2, r3, r2, r3
 800071a:	099b      	lsrs	r3, r3, #6
 800071c:	b29b      	uxth	r3, r3
 800071e:	18ca      	adds	r2, r1, r3
 8000720:	4b22      	ldr	r3, [pc, #136]	; (80007ac <set_timer+0xd0>)
 8000722:	fb83 1302 	smull	r1, r3, r3, r2
 8000726:	4413      	add	r3, r2
 8000728:	1199      	asrs	r1, r3, #6
 800072a:	17d3      	asrs	r3, r2, #31
 800072c:	1ac9      	subs	r1, r1, r3
 800072e:	460b      	mov	r3, r1
 8000730:	005b      	lsls	r3, r3, #1
 8000732:	440b      	add	r3, r1
 8000734:	0159      	lsls	r1, r3, #5
 8000736:	440b      	add	r3, r1
 8000738:	1ad1      	subs	r1, r2, r3
 800073a:	460b      	mov	r3, r1
 800073c:	72bb      	strb	r3, [r7, #10]
		newTimer->next = timerWheel2[newTimerSlot];
 800073e:	7abb      	ldrb	r3, [r7, #10]
 8000740:	4a1b      	ldr	r2, [pc, #108]	; (80007b0 <set_timer+0xd4>)
 8000742:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	609a      	str	r2, [r3, #8]
		timerWheel2[newTimerSlot] = newTimer;
 800074a:	7abb      	ldrb	r3, [r7, #10]
 800074c:	4918      	ldr	r1, [pc, #96]	; (80007b0 <set_timer+0xd4>)
 800074e:	68fa      	ldr	r2, [r7, #12]
 8000750:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000754:	e022      	b.n	800079c <set_timer+0xc0>
	}
	else{// assign to wheel 1
		uint8_t newTimerSlot = (currentTimerSlotWheel1 + duration / TIMER_CYCLE) % WHEEL1;
 8000756:	4b17      	ldr	r3, [pc, #92]	; (80007b4 <set_timer+0xd8>)
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	4619      	mov	r1, r3
 800075c:	88fb      	ldrh	r3, [r7, #6]
 800075e:	4a16      	ldr	r2, [pc, #88]	; (80007b8 <set_timer+0xdc>)
 8000760:	fba2 2303 	umull	r2, r3, r2, r3
 8000764:	08db      	lsrs	r3, r3, #3
 8000766:	b29b      	uxth	r3, r3
 8000768:	440b      	add	r3, r1
 800076a:	4a14      	ldr	r2, [pc, #80]	; (80007bc <set_timer+0xe0>)
 800076c:	fb82 1203 	smull	r1, r2, r2, r3
 8000770:	1151      	asrs	r1, r2, #5
 8000772:	17da      	asrs	r2, r3, #31
 8000774:	1a8a      	subs	r2, r1, r2
 8000776:	2164      	movs	r1, #100	; 0x64
 8000778:	fb01 f202 	mul.w	r2, r1, r2
 800077c:	1a9a      	subs	r2, r3, r2
 800077e:	4613      	mov	r3, r2
 8000780:	72fb      	strb	r3, [r7, #11]
		newTimer->next = timerWheel1[newTimerSlot];
 8000782:	7afb      	ldrb	r3, [r7, #11]
 8000784:	4a0e      	ldr	r2, [pc, #56]	; (80007c0 <set_timer+0xe4>)
 8000786:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	609a      	str	r2, [r3, #8]
		timerWheel1[newTimerSlot] = newTimer;
 800078e:	7afb      	ldrb	r3, [r7, #11]
 8000790:	490b      	ldr	r1, [pc, #44]	; (80007c0 <set_timer+0xe4>)
 8000792:	68fa      	ldr	r2, [r7, #12]
 8000794:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000798:	e000      	b.n	800079c <set_timer+0xc0>
	if (newTimer == NULL) return;
 800079a:	bf00      	nop
	}
}
 800079c:	3710      	adds	r7, #16
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	200000b7 	.word	0x200000b7
 80007a8:	10624dd3 	.word	0x10624dd3
 80007ac:	a57eb503 	.word	0xa57eb503
 80007b0:	20000260 	.word	0x20000260
 80007b4:	200000b6 	.word	0x200000b6
 80007b8:	cccccccd 	.word	0xcccccccd
 80007bc:	51eb851f 	.word	0x51eb851f
 80007c0:	200000cc 	.word	0x200000cc

080007c4 <timer_tick>:

void timer_tick(){
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b086      	sub	sp, #24
 80007c8:	af00      	add	r7, sp, #0
    if (currentTimerSlotWheel1 == 0){
 80007ca:	4b4d      	ldr	r3, [pc, #308]	; (8000900 <timer_tick+0x13c>)
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d162      	bne.n	8000898 <timer_tick+0xd4>
        Timer* processTimer = timerWheel2[currentTimerSlotWheel2];
 80007d2:	4b4c      	ldr	r3, [pc, #304]	; (8000904 <timer_tick+0x140>)
 80007d4:	781b      	ldrb	r3, [r3, #0]
 80007d6:	461a      	mov	r2, r3
 80007d8:	4b4b      	ldr	r3, [pc, #300]	; (8000908 <timer_tick+0x144>)
 80007da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80007de:	617b      	str	r3, [r7, #20]
        while (processTimer != NULL){
 80007e0:	e03d      	b.n	800085e <timer_tick+0x9a>
            uint8_t newTimerSlot = (processTimer->duration / TIMER_CYCLE) % WHEEL1;
 80007e2:	697b      	ldr	r3, [r7, #20]
 80007e4:	881b      	ldrh	r3, [r3, #0]
 80007e6:	4a49      	ldr	r2, [pc, #292]	; (800090c <timer_tick+0x148>)
 80007e8:	fba2 2303 	umull	r2, r3, r2, r3
 80007ec:	08db      	lsrs	r3, r3, #3
 80007ee:	b29b      	uxth	r3, r3
 80007f0:	4a47      	ldr	r2, [pc, #284]	; (8000910 <timer_tick+0x14c>)
 80007f2:	fba2 1203 	umull	r1, r2, r2, r3
 80007f6:	0952      	lsrs	r2, r2, #5
 80007f8:	2164      	movs	r1, #100	; 0x64
 80007fa:	fb01 f202 	mul.w	r2, r1, r2
 80007fe:	1a9b      	subs	r3, r3, r2
 8000800:	b29b      	uxth	r3, r3
 8000802:	73fb      	strb	r3, [r7, #15]
            Timer* newTimer = (Timer*)malloc(sizeof(Timer));
 8000804:	200c      	movs	r0, #12
 8000806:	f001 fdbb 	bl	8002380 <malloc>
 800080a:	4603      	mov	r3, r0
 800080c:	60bb      	str	r3, [r7, #8]
            if (newTimer == NULL) return;
 800080e:	68bb      	ldr	r3, [r7, #8]
 8000810:	2b00      	cmp	r3, #0
 8000812:	d070      	beq.n	80008f6 <timer_tick+0x132>
            newTimer->duration = processTimer->duration % (WHEEL1 * TIMER_CYCLE);
 8000814:	697b      	ldr	r3, [r7, #20]
 8000816:	881b      	ldrh	r3, [r3, #0]
 8000818:	4a3e      	ldr	r2, [pc, #248]	; (8000914 <timer_tick+0x150>)
 800081a:	fba2 1203 	umull	r1, r2, r2, r3
 800081e:	0992      	lsrs	r2, r2, #6
 8000820:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000824:	fb01 f202 	mul.w	r2, r1, r2
 8000828:	1a9b      	subs	r3, r3, r2
 800082a:	b29a      	uxth	r2, r3
 800082c:	68bb      	ldr	r3, [r7, #8]
 800082e:	801a      	strh	r2, [r3, #0]
            newTimer->timer_flag = processTimer->timer_flag;
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	685a      	ldr	r2, [r3, #4]
 8000834:	68bb      	ldr	r3, [r7, #8]
 8000836:	605a      	str	r2, [r3, #4]
            newTimer->next = timerWheel1[newTimerSlot];
 8000838:	7bfb      	ldrb	r3, [r7, #15]
 800083a:	4a37      	ldr	r2, [pc, #220]	; (8000918 <timer_tick+0x154>)
 800083c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000840:	68bb      	ldr	r3, [r7, #8]
 8000842:	609a      	str	r2, [r3, #8]
            timerWheel1[newTimerSlot] = newTimer;
 8000844:	7bfb      	ldrb	r3, [r7, #15]
 8000846:	4934      	ldr	r1, [pc, #208]	; (8000918 <timer_tick+0x154>)
 8000848:	68ba      	ldr	r2, [r7, #8]
 800084a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

            Timer* temp = processTimer;
 800084e:	697b      	ldr	r3, [r7, #20]
 8000850:	607b      	str	r3, [r7, #4]
            processTimer = processTimer->next;
 8000852:	697b      	ldr	r3, [r7, #20]
 8000854:	689b      	ldr	r3, [r3, #8]
 8000856:	617b      	str	r3, [r7, #20]
            free(temp);
 8000858:	6878      	ldr	r0, [r7, #4]
 800085a:	f001 fd99 	bl	8002390 <free>
        while (processTimer != NULL){
 800085e:	697b      	ldr	r3, [r7, #20]
 8000860:	2b00      	cmp	r3, #0
 8000862:	d1be      	bne.n	80007e2 <timer_tick+0x1e>
        }
        timerWheel2[currentTimerSlotWheel2] = NULL;
 8000864:	4b27      	ldr	r3, [pc, #156]	; (8000904 <timer_tick+0x140>)
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	4619      	mov	r1, r3
 800086a:	4b27      	ldr	r3, [pc, #156]	; (8000908 <timer_tick+0x144>)
 800086c:	2200      	movs	r2, #0
 800086e:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
        currentTimerSlotWheel2 = (currentTimerSlotWheel2 + 1) % WHEEL2;
 8000872:	4b24      	ldr	r3, [pc, #144]	; (8000904 <timer_tick+0x140>)
 8000874:	781b      	ldrb	r3, [r3, #0]
 8000876:	1c5a      	adds	r2, r3, #1
 8000878:	4b28      	ldr	r3, [pc, #160]	; (800091c <timer_tick+0x158>)
 800087a:	fb83 1302 	smull	r1, r3, r3, r2
 800087e:	4413      	add	r3, r2
 8000880:	1199      	asrs	r1, r3, #6
 8000882:	17d3      	asrs	r3, r2, #31
 8000884:	1ac9      	subs	r1, r1, r3
 8000886:	460b      	mov	r3, r1
 8000888:	005b      	lsls	r3, r3, #1
 800088a:	440b      	add	r3, r1
 800088c:	0159      	lsls	r1, r3, #5
 800088e:	440b      	add	r3, r1
 8000890:	1ad1      	subs	r1, r2, r3
 8000892:	b2ca      	uxtb	r2, r1
 8000894:	4b1b      	ldr	r3, [pc, #108]	; (8000904 <timer_tick+0x140>)
 8000896:	701a      	strb	r2, [r3, #0]
    }

    Timer* processTimer = timerWheel1[currentTimerSlotWheel1];
 8000898:	4b19      	ldr	r3, [pc, #100]	; (8000900 <timer_tick+0x13c>)
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	461a      	mov	r2, r3
 800089e:	4b1e      	ldr	r3, [pc, #120]	; (8000918 <timer_tick+0x154>)
 80008a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008a4:	613b      	str	r3, [r7, #16]
    while (processTimer != NULL) {
 80008a6:	e00b      	b.n	80008c0 <timer_tick+0xfc>
        *(processTimer->timer_flag) = 1;
 80008a8:	693b      	ldr	r3, [r7, #16]
 80008aa:	685b      	ldr	r3, [r3, #4]
 80008ac:	2201      	movs	r2, #1
 80008ae:	701a      	strb	r2, [r3, #0]
        Timer* temp = processTimer;
 80008b0:	693b      	ldr	r3, [r7, #16]
 80008b2:	603b      	str	r3, [r7, #0]
        processTimer = processTimer->next;
 80008b4:	693b      	ldr	r3, [r7, #16]
 80008b6:	689b      	ldr	r3, [r3, #8]
 80008b8:	613b      	str	r3, [r7, #16]
        free(temp);
 80008ba:	6838      	ldr	r0, [r7, #0]
 80008bc:	f001 fd68 	bl	8002390 <free>
    while (processTimer != NULL) {
 80008c0:	693b      	ldr	r3, [r7, #16]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d1f0      	bne.n	80008a8 <timer_tick+0xe4>
    }
    timerWheel1[currentTimerSlotWheel1] = NULL;
 80008c6:	4b0e      	ldr	r3, [pc, #56]	; (8000900 <timer_tick+0x13c>)
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	4619      	mov	r1, r3
 80008cc:	4b12      	ldr	r3, [pc, #72]	; (8000918 <timer_tick+0x154>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    currentTimerSlotWheel1 = (currentTimerSlotWheel1 + 1) % WHEEL1;
 80008d4:	4b0a      	ldr	r3, [pc, #40]	; (8000900 <timer_tick+0x13c>)
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	3301      	adds	r3, #1
 80008da:	4a0d      	ldr	r2, [pc, #52]	; (8000910 <timer_tick+0x14c>)
 80008dc:	fb82 1203 	smull	r1, r2, r2, r3
 80008e0:	1151      	asrs	r1, r2, #5
 80008e2:	17da      	asrs	r2, r3, #31
 80008e4:	1a8a      	subs	r2, r1, r2
 80008e6:	2164      	movs	r1, #100	; 0x64
 80008e8:	fb01 f202 	mul.w	r2, r1, r2
 80008ec:	1a9a      	subs	r2, r3, r2
 80008ee:	b2d2      	uxtb	r2, r2
 80008f0:	4b03      	ldr	r3, [pc, #12]	; (8000900 <timer_tick+0x13c>)
 80008f2:	701a      	strb	r2, [r3, #0]
 80008f4:	e000      	b.n	80008f8 <timer_tick+0x134>
            if (newTimer == NULL) return;
 80008f6:	bf00      	nop
}
 80008f8:	3718      	adds	r7, #24
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	200000b6 	.word	0x200000b6
 8000904:	200000b7 	.word	0x200000b7
 8000908:	20000260 	.word	0x20000260
 800090c:	cccccccd 	.word	0xcccccccd
 8000910:	51eb851f 	.word	0x51eb851f
 8000914:	10624dd3 	.word	0x10624dd3
 8000918:	200000cc 	.word	0x200000cc
 800091c:	a57eb503 	.word	0xa57eb503

08000920 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim ){
 8000920:	b580      	push	{r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
	if( htim->Instance == TIM2 ){
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000930:	d103      	bne.n	800093a <HAL_TIM_PeriodElapsedCallback+0x1a>
		timer_tick();
 8000932:	f7ff ff47 	bl	80007c4 <timer_tick>
		button_reading();
 8000936:	f7ff fc99 	bl	800026c <button_reading>
	}
}
 800093a:	bf00      	nop
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
	...

08000944 <unit_test_software_timer>:

void unit_test_software_timer(){
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
	if(timer_flag[0] >= 1){
 8000948:	4b09      	ldr	r3, [pc, #36]	; (8000970 <unit_test_software_timer+0x2c>)
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	2b00      	cmp	r3, #0
 800094e:	d00c      	beq.n	800096a <unit_test_software_timer+0x26>
		HAL_GPIO_TogglePin(TEST_Timer_GPIO_Port, TEST_Timer_Pin);
 8000950:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000954:	4807      	ldr	r0, [pc, #28]	; (8000974 <unit_test_software_timer+0x30>)
 8000956:	f000 fd18 	bl	800138a <HAL_GPIO_TogglePin>
		timer_flag[0] = 0;
 800095a:	4b05      	ldr	r3, [pc, #20]	; (8000970 <unit_test_software_timer+0x2c>)
 800095c:	2200      	movs	r2, #0
 800095e:	701a      	strb	r2, [r3, #0]
		set_timer(1000, &timer_flag[0]);
 8000960:	4903      	ldr	r1, [pc, #12]	; (8000970 <unit_test_software_timer+0x2c>)
 8000962:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000966:	f7ff feb9 	bl	80006dc <set_timer>
//	if(timer_flag[1] >= 1){
//		HAL_GPIO_TogglePin(TEST_Button_GPIO_Port, TEST_Button_Pin);
//		timer_flag[1] = 0;
//		set_timer(20, &timer_flag[1]);
//	}
}
 800096a:	bf00      	nop
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	20000094 	.word	0x20000094
 8000974:	40010800 	.word	0x40010800

08000978 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000978:	b480      	push	{r7}
 800097a:	b085      	sub	sp, #20
 800097c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800097e:	4b15      	ldr	r3, [pc, #84]	; (80009d4 <HAL_MspInit+0x5c>)
 8000980:	699b      	ldr	r3, [r3, #24]
 8000982:	4a14      	ldr	r2, [pc, #80]	; (80009d4 <HAL_MspInit+0x5c>)
 8000984:	f043 0301 	orr.w	r3, r3, #1
 8000988:	6193      	str	r3, [r2, #24]
 800098a:	4b12      	ldr	r3, [pc, #72]	; (80009d4 <HAL_MspInit+0x5c>)
 800098c:	699b      	ldr	r3, [r3, #24]
 800098e:	f003 0301 	and.w	r3, r3, #1
 8000992:	60bb      	str	r3, [r7, #8]
 8000994:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000996:	4b0f      	ldr	r3, [pc, #60]	; (80009d4 <HAL_MspInit+0x5c>)
 8000998:	69db      	ldr	r3, [r3, #28]
 800099a:	4a0e      	ldr	r2, [pc, #56]	; (80009d4 <HAL_MspInit+0x5c>)
 800099c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009a0:	61d3      	str	r3, [r2, #28]
 80009a2:	4b0c      	ldr	r3, [pc, #48]	; (80009d4 <HAL_MspInit+0x5c>)
 80009a4:	69db      	ldr	r3, [r3, #28]
 80009a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009aa:	607b      	str	r3, [r7, #4]
 80009ac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80009ae:	4b0a      	ldr	r3, [pc, #40]	; (80009d8 <HAL_MspInit+0x60>)
 80009b0:	685b      	ldr	r3, [r3, #4]
 80009b2:	60fb      	str	r3, [r7, #12]
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80009ba:	60fb      	str	r3, [r7, #12]
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80009c2:	60fb      	str	r3, [r7, #12]
 80009c4:	4a04      	ldr	r2, [pc, #16]	; (80009d8 <HAL_MspInit+0x60>)
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ca:	bf00      	nop
 80009cc:	3714      	adds	r7, #20
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bc80      	pop	{r7}
 80009d2:	4770      	bx	lr
 80009d4:	40021000 	.word	0x40021000
 80009d8:	40010000 	.word	0x40010000

080009dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80009ec:	d113      	bne.n	8000a16 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80009ee:	4b0c      	ldr	r3, [pc, #48]	; (8000a20 <HAL_TIM_Base_MspInit+0x44>)
 80009f0:	69db      	ldr	r3, [r3, #28]
 80009f2:	4a0b      	ldr	r2, [pc, #44]	; (8000a20 <HAL_TIM_Base_MspInit+0x44>)
 80009f4:	f043 0301 	orr.w	r3, r3, #1
 80009f8:	61d3      	str	r3, [r2, #28]
 80009fa:	4b09      	ldr	r3, [pc, #36]	; (8000a20 <HAL_TIM_Base_MspInit+0x44>)
 80009fc:	69db      	ldr	r3, [r3, #28]
 80009fe:	f003 0301 	and.w	r3, r3, #1
 8000a02:	60fb      	str	r3, [r7, #12]
 8000a04:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000a06:	2200      	movs	r2, #0
 8000a08:	2100      	movs	r1, #0
 8000a0a:	201c      	movs	r0, #28
 8000a0c:	f000 fadd 	bl	8000fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a10:	201c      	movs	r0, #28
 8000a12:	f000 faf6 	bl	8001002 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000a16:	bf00      	nop
 8000a18:	3710      	adds	r7, #16
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40021000 	.word	0x40021000

08000a24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a28:	e7fe      	b.n	8000a28 <NMI_Handler+0x4>

08000a2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a2a:	b480      	push	{r7}
 8000a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a2e:	e7fe      	b.n	8000a2e <HardFault_Handler+0x4>

08000a30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a34:	e7fe      	b.n	8000a34 <MemManage_Handler+0x4>

08000a36 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a36:	b480      	push	{r7}
 8000a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a3a:	e7fe      	b.n	8000a3a <BusFault_Handler+0x4>

08000a3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a40:	e7fe      	b.n	8000a40 <UsageFault_Handler+0x4>

08000a42 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a42:	b480      	push	{r7}
 8000a44:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a46:	bf00      	nop
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bc80      	pop	{r7}
 8000a4c:	4770      	bx	lr

08000a4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a4e:	b480      	push	{r7}
 8000a50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a52:	bf00      	nop
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bc80      	pop	{r7}
 8000a58:	4770      	bx	lr

08000a5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a5a:	b480      	push	{r7}
 8000a5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a5e:	bf00      	nop
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bc80      	pop	{r7}
 8000a64:	4770      	bx	lr

08000a66 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a66:	b580      	push	{r7, lr}
 8000a68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a6a:	f000 f9bb 	bl	8000de4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a6e:	bf00      	nop
 8000a70:	bd80      	pop	{r7, pc}
	...

08000a74 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000a78:	4802      	ldr	r0, [pc, #8]	; (8000a84 <TIM2_IRQHandler+0x10>)
 8000a7a:	f001 f917 	bl	8001cac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000a7e:	bf00      	nop
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	20000430 	.word	0x20000430

08000a88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b086      	sub	sp, #24
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a90:	4a14      	ldr	r2, [pc, #80]	; (8000ae4 <_sbrk+0x5c>)
 8000a92:	4b15      	ldr	r3, [pc, #84]	; (8000ae8 <_sbrk+0x60>)
 8000a94:	1ad3      	subs	r3, r2, r3
 8000a96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a9c:	4b13      	ldr	r3, [pc, #76]	; (8000aec <_sbrk+0x64>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d102      	bne.n	8000aaa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000aa4:	4b11      	ldr	r3, [pc, #68]	; (8000aec <_sbrk+0x64>)
 8000aa6:	4a12      	ldr	r2, [pc, #72]	; (8000af0 <_sbrk+0x68>)
 8000aa8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000aaa:	4b10      	ldr	r3, [pc, #64]	; (8000aec <_sbrk+0x64>)
 8000aac:	681a      	ldr	r2, [r3, #0]
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	4413      	add	r3, r2
 8000ab2:	693a      	ldr	r2, [r7, #16]
 8000ab4:	429a      	cmp	r2, r3
 8000ab6:	d207      	bcs.n	8000ac8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ab8:	f001 fc38 	bl	800232c <__errno>
 8000abc:	4603      	mov	r3, r0
 8000abe:	220c      	movs	r2, #12
 8000ac0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ac2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ac6:	e009      	b.n	8000adc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ac8:	4b08      	ldr	r3, [pc, #32]	; (8000aec <_sbrk+0x64>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ace:	4b07      	ldr	r3, [pc, #28]	; (8000aec <_sbrk+0x64>)
 8000ad0:	681a      	ldr	r2, [r3, #0]
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	4413      	add	r3, r2
 8000ad6:	4a05      	ldr	r2, [pc, #20]	; (8000aec <_sbrk+0x64>)
 8000ad8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ada:	68fb      	ldr	r3, [r7, #12]
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	3718      	adds	r7, #24
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	20002800 	.word	0x20002800
 8000ae8:	00000400 	.word	0x00000400
 8000aec:	200000b8 	.word	0x200000b8
 8000af0:	20000490 	.word	0x20000490

08000af4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000af8:	bf00      	nop
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bc80      	pop	{r7}
 8000afe:	4770      	bx	lr

08000b00 <fsm_traffic_main>:
//#define UNIT_TEST

traffic_mode	t_mode_main = RED,
				t_mode_side = GREEN;

void fsm_traffic_main(traffic_mode mode){
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	4603      	mov	r3, r0
 8000b08:	71fb      	strb	r3, [r7, #7]
	switch(mode){
 8000b0a:	79fb      	ldrb	r3, [r7, #7]
 8000b0c:	2b02      	cmp	r3, #2
 8000b0e:	d02e      	beq.n	8000b6e <fsm_traffic_main+0x6e>
 8000b10:	2b02      	cmp	r3, #2
 8000b12:	dc40      	bgt.n	8000b96 <fsm_traffic_main+0x96>
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d002      	beq.n	8000b1e <fsm_traffic_main+0x1e>
 8000b18:	2b01      	cmp	r3, #1
 8000b1a:	d014      	beq.n	8000b46 <fsm_traffic_main+0x46>
			set_timer(yellow_main, &timer_flag[2]);
		}
		break;
	default:

		break;
 8000b1c:	e03b      	b.n	8000b96 <fsm_traffic_main+0x96>
		if(timer_flag[2] == 1){
 8000b1e:	4b23      	ldr	r3, [pc, #140]	; (8000bac <fsm_traffic_main+0xac>)
 8000b20:	789b      	ldrb	r3, [r3, #2]
 8000b22:	2b01      	cmp	r3, #1
 8000b24:	d139      	bne.n	8000b9a <fsm_traffic_main+0x9a>
			t_mode_main = GREEN;
 8000b26:	4b22      	ldr	r3, [pc, #136]	; (8000bb0 <fsm_traffic_main+0xb0>)
 8000b28:	2202      	movs	r2, #2
 8000b2a:	701a      	strb	r2, [r3, #0]
			lit_green_main();
 8000b2c:	f000 f8ce 	bl	8000ccc <lit_green_main>
			timer_flag[2] = 0;
 8000b30:	4b1e      	ldr	r3, [pc, #120]	; (8000bac <fsm_traffic_main+0xac>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	709a      	strb	r2, [r3, #2]
			set_timer(green_main, &timer_flag[2]);
 8000b36:	4b1f      	ldr	r3, [pc, #124]	; (8000bb4 <fsm_traffic_main+0xb4>)
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	b29b      	uxth	r3, r3
 8000b3c:	491e      	ldr	r1, [pc, #120]	; (8000bb8 <fsm_traffic_main+0xb8>)
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f7ff fdcc 	bl	80006dc <set_timer>
		break;
 8000b44:	e029      	b.n	8000b9a <fsm_traffic_main+0x9a>
		if(timer_flag[2] == 1){
 8000b46:	4b19      	ldr	r3, [pc, #100]	; (8000bac <fsm_traffic_main+0xac>)
 8000b48:	789b      	ldrb	r3, [r3, #2]
 8000b4a:	2b01      	cmp	r3, #1
 8000b4c:	d127      	bne.n	8000b9e <fsm_traffic_main+0x9e>
			t_mode_main = RED;
 8000b4e:	4b18      	ldr	r3, [pc, #96]	; (8000bb0 <fsm_traffic_main+0xb0>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	701a      	strb	r2, [r3, #0]
			lit_red_main();
 8000b54:	f000 f89a 	bl	8000c8c <lit_red_main>
			timer_flag[2] = 0;
 8000b58:	4b14      	ldr	r3, [pc, #80]	; (8000bac <fsm_traffic_main+0xac>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	709a      	strb	r2, [r3, #2]
			set_timer(red_main, &timer_flag[2]);
 8000b5e:	4b17      	ldr	r3, [pc, #92]	; (8000bbc <fsm_traffic_main+0xbc>)
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	b29b      	uxth	r3, r3
 8000b64:	4914      	ldr	r1, [pc, #80]	; (8000bb8 <fsm_traffic_main+0xb8>)
 8000b66:	4618      	mov	r0, r3
 8000b68:	f7ff fdb8 	bl	80006dc <set_timer>
		break;
 8000b6c:	e017      	b.n	8000b9e <fsm_traffic_main+0x9e>
		if(timer_flag[2] == 1){
 8000b6e:	4b0f      	ldr	r3, [pc, #60]	; (8000bac <fsm_traffic_main+0xac>)
 8000b70:	789b      	ldrb	r3, [r3, #2]
 8000b72:	2b01      	cmp	r3, #1
 8000b74:	d115      	bne.n	8000ba2 <fsm_traffic_main+0xa2>
			t_mode_main = YELLOW;
 8000b76:	4b0e      	ldr	r3, [pc, #56]	; (8000bb0 <fsm_traffic_main+0xb0>)
 8000b78:	2201      	movs	r2, #1
 8000b7a:	701a      	strb	r2, [r3, #0]
			lit_yellow_main();
 8000b7c:	f000 f896 	bl	8000cac <lit_yellow_main>
			timer_flag[2] = 0;
 8000b80:	4b0a      	ldr	r3, [pc, #40]	; (8000bac <fsm_traffic_main+0xac>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	709a      	strb	r2, [r3, #2]
			set_timer(yellow_main, &timer_flag[2]);
 8000b86:	4b0e      	ldr	r3, [pc, #56]	; (8000bc0 <fsm_traffic_main+0xc0>)
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	b29b      	uxth	r3, r3
 8000b8c:	490a      	ldr	r1, [pc, #40]	; (8000bb8 <fsm_traffic_main+0xb8>)
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f7ff fda4 	bl	80006dc <set_timer>
		break;
 8000b94:	e005      	b.n	8000ba2 <fsm_traffic_main+0xa2>
		break;
 8000b96:	bf00      	nop
 8000b98:	e004      	b.n	8000ba4 <fsm_traffic_main+0xa4>
		break;
 8000b9a:	bf00      	nop
 8000b9c:	e002      	b.n	8000ba4 <fsm_traffic_main+0xa4>
		break;
 8000b9e:	bf00      	nop
 8000ba0:	e000      	b.n	8000ba4 <fsm_traffic_main+0xa4>
		break;
 8000ba2:	bf00      	nop
	}
}
 8000ba4:	bf00      	nop
 8000ba6:	3708      	adds	r7, #8
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	20000094 	.word	0x20000094
 8000bb0:	200000bc 	.word	0x200000bc
 8000bb4:	20000002 	.word	0x20000002
 8000bb8:	20000096 	.word	0x20000096
 8000bbc:	20000000 	.word	0x20000000
 8000bc0:	20000001 	.word	0x20000001

08000bc4 <fsm_traffic_side>:

void fsm_traffic_side(traffic_mode mode){
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	4603      	mov	r3, r0
 8000bcc:	71fb      	strb	r3, [r7, #7]
	switch(mode){
 8000bce:	79fb      	ldrb	r3, [r7, #7]
 8000bd0:	2b02      	cmp	r3, #2
 8000bd2:	d02e      	beq.n	8000c32 <fsm_traffic_side+0x6e>
 8000bd4:	2b02      	cmp	r3, #2
 8000bd6:	dc40      	bgt.n	8000c5a <fsm_traffic_side+0x96>
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d002      	beq.n	8000be2 <fsm_traffic_side+0x1e>
 8000bdc:	2b01      	cmp	r3, #1
 8000bde:	d014      	beq.n	8000c0a <fsm_traffic_side+0x46>
				set_timer(yellow_main, &timer_flag[2]);
			}
			break;
		default:

			break;
 8000be0:	e03b      	b.n	8000c5a <fsm_traffic_side+0x96>
			if(timer_flag[3] == 1){
 8000be2:	4b23      	ldr	r3, [pc, #140]	; (8000c70 <fsm_traffic_side+0xac>)
 8000be4:	78db      	ldrb	r3, [r3, #3]
 8000be6:	2b01      	cmp	r3, #1
 8000be8:	d139      	bne.n	8000c5e <fsm_traffic_side+0x9a>
				t_mode_side = GREEN;
 8000bea:	4b22      	ldr	r3, [pc, #136]	; (8000c74 <fsm_traffic_side+0xb0>)
 8000bec:	2202      	movs	r2, #2
 8000bee:	701a      	strb	r2, [r3, #0]
				lit_green_side();
 8000bf0:	f000 f87c 	bl	8000cec <lit_green_side>
				timer_flag[2] = 0;
 8000bf4:	4b1e      	ldr	r3, [pc, #120]	; (8000c70 <fsm_traffic_side+0xac>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	709a      	strb	r2, [r3, #2]
				set_timer(green_main, &timer_flag[2]);
 8000bfa:	4b1f      	ldr	r3, [pc, #124]	; (8000c78 <fsm_traffic_side+0xb4>)
 8000bfc:	781b      	ldrb	r3, [r3, #0]
 8000bfe:	b29b      	uxth	r3, r3
 8000c00:	491e      	ldr	r1, [pc, #120]	; (8000c7c <fsm_traffic_side+0xb8>)
 8000c02:	4618      	mov	r0, r3
 8000c04:	f7ff fd6a 	bl	80006dc <set_timer>
			break;
 8000c08:	e029      	b.n	8000c5e <fsm_traffic_side+0x9a>
			if(timer_flag[2] == 1){
 8000c0a:	4b19      	ldr	r3, [pc, #100]	; (8000c70 <fsm_traffic_side+0xac>)
 8000c0c:	789b      	ldrb	r3, [r3, #2]
 8000c0e:	2b01      	cmp	r3, #1
 8000c10:	d127      	bne.n	8000c62 <fsm_traffic_side+0x9e>
				t_mode_main = RED;
 8000c12:	4b1b      	ldr	r3, [pc, #108]	; (8000c80 <fsm_traffic_side+0xbc>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	701a      	strb	r2, [r3, #0]
				lit_red_main();
 8000c18:	f000 f838 	bl	8000c8c <lit_red_main>
				timer_flag[2] = 0;
 8000c1c:	4b14      	ldr	r3, [pc, #80]	; (8000c70 <fsm_traffic_side+0xac>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	709a      	strb	r2, [r3, #2]
				set_timer(red_main, &timer_flag[2]);
 8000c22:	4b18      	ldr	r3, [pc, #96]	; (8000c84 <fsm_traffic_side+0xc0>)
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	b29b      	uxth	r3, r3
 8000c28:	4914      	ldr	r1, [pc, #80]	; (8000c7c <fsm_traffic_side+0xb8>)
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f7ff fd56 	bl	80006dc <set_timer>
			break;
 8000c30:	e017      	b.n	8000c62 <fsm_traffic_side+0x9e>
			if(timer_flag[2] == 1){
 8000c32:	4b0f      	ldr	r3, [pc, #60]	; (8000c70 <fsm_traffic_side+0xac>)
 8000c34:	789b      	ldrb	r3, [r3, #2]
 8000c36:	2b01      	cmp	r3, #1
 8000c38:	d115      	bne.n	8000c66 <fsm_traffic_side+0xa2>
				t_mode_main = YELLOW;
 8000c3a:	4b11      	ldr	r3, [pc, #68]	; (8000c80 <fsm_traffic_side+0xbc>)
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	701a      	strb	r2, [r3, #0]
				lit_yellow_main();
 8000c40:	f000 f834 	bl	8000cac <lit_yellow_main>
				timer_flag[2] = 0;
 8000c44:	4b0a      	ldr	r3, [pc, #40]	; (8000c70 <fsm_traffic_side+0xac>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	709a      	strb	r2, [r3, #2]
				set_timer(yellow_main, &timer_flag[2]);
 8000c4a:	4b0f      	ldr	r3, [pc, #60]	; (8000c88 <fsm_traffic_side+0xc4>)
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	b29b      	uxth	r3, r3
 8000c50:	490a      	ldr	r1, [pc, #40]	; (8000c7c <fsm_traffic_side+0xb8>)
 8000c52:	4618      	mov	r0, r3
 8000c54:	f7ff fd42 	bl	80006dc <set_timer>
			break;
 8000c58:	e005      	b.n	8000c66 <fsm_traffic_side+0xa2>
			break;
 8000c5a:	bf00      	nop
 8000c5c:	e004      	b.n	8000c68 <fsm_traffic_side+0xa4>
			break;
 8000c5e:	bf00      	nop
 8000c60:	e002      	b.n	8000c68 <fsm_traffic_side+0xa4>
			break;
 8000c62:	bf00      	nop
 8000c64:	e000      	b.n	8000c68 <fsm_traffic_side+0xa4>
			break;
 8000c66:	bf00      	nop
		}
}
 8000c68:	bf00      	nop
 8000c6a:	3708      	adds	r7, #8
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	20000094 	.word	0x20000094
 8000c74:	20000008 	.word	0x20000008
 8000c78:	20000002 	.word	0x20000002
 8000c7c:	20000096 	.word	0x20000096
 8000c80:	200000bc 	.word	0x200000bc
 8000c84:	20000000 	.word	0x20000000
 8000c88:	20000001 	.word	0x20000001

08000c8c <lit_red_main>:

void lit_red_main(){
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED0_R_GPIO_Port, LED0_R_Pin, RESET);
 8000c90:	2200      	movs	r2, #0
 8000c92:	2101      	movs	r1, #1
 8000c94:	4804      	ldr	r0, [pc, #16]	; (8000ca8 <lit_red_main+0x1c>)
 8000c96:	f000 fb60 	bl	800135a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED0_Y_GPIO_Port, LED0_Y_Pin, SET);
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	2102      	movs	r1, #2
 8000c9e:	4802      	ldr	r0, [pc, #8]	; (8000ca8 <lit_red_main+0x1c>)
 8000ca0:	f000 fb5b 	bl	800135a <HAL_GPIO_WritePin>
}
 8000ca4:	bf00      	nop
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	40010c00 	.word	0x40010c00

08000cac <lit_yellow_main>:
void lit_yellow_main(){
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED0_Y_GPIO_Port, LED0_Y_Pin, RESET);
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	2102      	movs	r1, #2
 8000cb4:	4804      	ldr	r0, [pc, #16]	; (8000cc8 <lit_yellow_main+0x1c>)
 8000cb6:	f000 fb50 	bl	800135a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED0_G_GPIO_Port, LED0_G_Pin, SET);
 8000cba:	2201      	movs	r2, #1
 8000cbc:	2104      	movs	r1, #4
 8000cbe:	4802      	ldr	r0, [pc, #8]	; (8000cc8 <lit_yellow_main+0x1c>)
 8000cc0:	f000 fb4b 	bl	800135a <HAL_GPIO_WritePin>
}
 8000cc4:	bf00      	nop
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	40010c00 	.word	0x40010c00

08000ccc <lit_green_main>:
void lit_green_main(){
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED0_G_GPIO_Port, LED0_G_Pin, RESET);
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	2104      	movs	r1, #4
 8000cd4:	4804      	ldr	r0, [pc, #16]	; (8000ce8 <lit_green_main+0x1c>)
 8000cd6:	f000 fb40 	bl	800135a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED0_R_GPIO_Port, LED0_R_Pin, SET);
 8000cda:	2201      	movs	r2, #1
 8000cdc:	2101      	movs	r1, #1
 8000cde:	4802      	ldr	r0, [pc, #8]	; (8000ce8 <lit_green_main+0x1c>)
 8000ce0:	f000 fb3b 	bl	800135a <HAL_GPIO_WritePin>
}
 8000ce4:	bf00      	nop
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	40010c00 	.word	0x40010c00

08000cec <lit_green_side>:
}
void lit_yellow_side(){
	HAL_GPIO_WritePin(LED1_Y_GPIO_Port, LED1_Y_Pin, RESET);
	HAL_GPIO_WritePin(LED1_G_GPIO_Port, LED1_G_Pin, SET);
}
void lit_green_side(){
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED1_G_GPIO_Port, LED1_G_Pin, RESET);
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	2120      	movs	r1, #32
 8000cf4:	4804      	ldr	r0, [pc, #16]	; (8000d08 <lit_green_side+0x1c>)
 8000cf6:	f000 fb30 	bl	800135a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_R_GPIO_Port, LED1_R_Pin, SET);
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	2108      	movs	r1, #8
 8000cfe:	4802      	ldr	r0, [pc, #8]	; (8000d08 <lit_green_side+0x1c>)
 8000d00:	f000 fb2b 	bl	800135a <HAL_GPIO_WritePin>
}
 8000d04:	bf00      	nop
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	40010c00 	.word	0x40010c00

08000d0c <Reset_Handler>:
 8000d0c:	f7ff fef2 	bl	8000af4 <SystemInit>
 8000d10:	480b      	ldr	r0, [pc, #44]	; (8000d40 <LoopFillZerobss+0xe>)
 8000d12:	490c      	ldr	r1, [pc, #48]	; (8000d44 <LoopFillZerobss+0x12>)
 8000d14:	4a0c      	ldr	r2, [pc, #48]	; (8000d48 <LoopFillZerobss+0x16>)
 8000d16:	2300      	movs	r3, #0
 8000d18:	e002      	b.n	8000d20 <LoopCopyDataInit>

08000d1a <CopyDataInit>:
 8000d1a:	58d4      	ldr	r4, [r2, r3]
 8000d1c:	50c4      	str	r4, [r0, r3]
 8000d1e:	3304      	adds	r3, #4

08000d20 <LoopCopyDataInit>:
 8000d20:	18c4      	adds	r4, r0, r3
 8000d22:	428c      	cmp	r4, r1
 8000d24:	d3f9      	bcc.n	8000d1a <CopyDataInit>
 8000d26:	4a09      	ldr	r2, [pc, #36]	; (8000d4c <LoopFillZerobss+0x1a>)
 8000d28:	4c09      	ldr	r4, [pc, #36]	; (8000d50 <LoopFillZerobss+0x1e>)
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	e001      	b.n	8000d32 <LoopFillZerobss>

08000d2e <FillZerobss>:
 8000d2e:	6013      	str	r3, [r2, #0]
 8000d30:	3204      	adds	r2, #4

08000d32 <LoopFillZerobss>:
 8000d32:	42a2      	cmp	r2, r4
 8000d34:	d3fb      	bcc.n	8000d2e <FillZerobss>
 8000d36:	f001 faff 	bl	8002338 <__libc_init_array>
 8000d3a:	f7ff fbaf 	bl	800049c <main>
 8000d3e:	4770      	bx	lr
 8000d40:	20000000 	.word	0x20000000
 8000d44:	20000078 	.word	0x20000078
 8000d48:	0800257c 	.word	0x0800257c
 8000d4c:	20000078 	.word	0x20000078
 8000d50:	2000048c 	.word	0x2000048c

08000d54 <ADC1_2_IRQHandler>:
 8000d54:	e7fe      	b.n	8000d54 <ADC1_2_IRQHandler>
	...

08000d58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d5c:	4b08      	ldr	r3, [pc, #32]	; (8000d80 <HAL_Init+0x28>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a07      	ldr	r2, [pc, #28]	; (8000d80 <HAL_Init+0x28>)
 8000d62:	f043 0310 	orr.w	r3, r3, #16
 8000d66:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d68:	2003      	movs	r0, #3
 8000d6a:	f000 f923 	bl	8000fb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d6e:	200f      	movs	r0, #15
 8000d70:	f000 f808 	bl	8000d84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d74:	f7ff fe00 	bl	8000978 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d78:	2300      	movs	r3, #0
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	40022000 	.word	0x40022000

08000d84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d8c:	4b12      	ldr	r3, [pc, #72]	; (8000dd8 <HAL_InitTick+0x54>)
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	4b12      	ldr	r3, [pc, #72]	; (8000ddc <HAL_InitTick+0x58>)
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	4619      	mov	r1, r3
 8000d96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000da2:	4618      	mov	r0, r3
 8000da4:	f000 f93b 	bl	800101e <HAL_SYSTICK_Config>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000dae:	2301      	movs	r3, #1
 8000db0:	e00e      	b.n	8000dd0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	2b0f      	cmp	r3, #15
 8000db6:	d80a      	bhi.n	8000dce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000db8:	2200      	movs	r2, #0
 8000dba:	6879      	ldr	r1, [r7, #4]
 8000dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8000dc0:	f000 f903 	bl	8000fca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dc4:	4a06      	ldr	r2, [pc, #24]	; (8000de0 <HAL_InitTick+0x5c>)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	e000      	b.n	8000dd0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000dce:	2301      	movs	r3, #1
}
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	3708      	adds	r7, #8
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	20000004 	.word	0x20000004
 8000ddc:	20000010 	.word	0x20000010
 8000de0:	2000000c 	.word	0x2000000c

08000de4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000de8:	4b05      	ldr	r3, [pc, #20]	; (8000e00 <HAL_IncTick+0x1c>)
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	461a      	mov	r2, r3
 8000dee:	4b05      	ldr	r3, [pc, #20]	; (8000e04 <HAL_IncTick+0x20>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4413      	add	r3, r2
 8000df4:	4a03      	ldr	r2, [pc, #12]	; (8000e04 <HAL_IncTick+0x20>)
 8000df6:	6013      	str	r3, [r2, #0]
}
 8000df8:	bf00      	nop
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bc80      	pop	{r7}
 8000dfe:	4770      	bx	lr
 8000e00:	20000010 	.word	0x20000010
 8000e04:	20000478 	.word	0x20000478

08000e08 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e0c:	4b02      	ldr	r3, [pc, #8]	; (8000e18 <HAL_GetTick+0x10>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bc80      	pop	{r7}
 8000e16:	4770      	bx	lr
 8000e18:	20000478 	.word	0x20000478

08000e1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b085      	sub	sp, #20
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	f003 0307 	and.w	r3, r3, #7
 8000e2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e2c:	4b0c      	ldr	r3, [pc, #48]	; (8000e60 <__NVIC_SetPriorityGrouping+0x44>)
 8000e2e:	68db      	ldr	r3, [r3, #12]
 8000e30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e32:	68ba      	ldr	r2, [r7, #8]
 8000e34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e38:	4013      	ands	r3, r2
 8000e3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e4e:	4a04      	ldr	r2, [pc, #16]	; (8000e60 <__NVIC_SetPriorityGrouping+0x44>)
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	60d3      	str	r3, [r2, #12]
}
 8000e54:	bf00      	nop
 8000e56:	3714      	adds	r7, #20
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bc80      	pop	{r7}
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	e000ed00 	.word	0xe000ed00

08000e64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e68:	4b04      	ldr	r3, [pc, #16]	; (8000e7c <__NVIC_GetPriorityGrouping+0x18>)
 8000e6a:	68db      	ldr	r3, [r3, #12]
 8000e6c:	0a1b      	lsrs	r3, r3, #8
 8000e6e:	f003 0307 	and.w	r3, r3, #7
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bc80      	pop	{r7}
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	e000ed00 	.word	0xe000ed00

08000e80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	4603      	mov	r3, r0
 8000e88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	db0b      	blt.n	8000eaa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e92:	79fb      	ldrb	r3, [r7, #7]
 8000e94:	f003 021f 	and.w	r2, r3, #31
 8000e98:	4906      	ldr	r1, [pc, #24]	; (8000eb4 <__NVIC_EnableIRQ+0x34>)
 8000e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e9e:	095b      	lsrs	r3, r3, #5
 8000ea0:	2001      	movs	r0, #1
 8000ea2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ea6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000eaa:	bf00      	nop
 8000eac:	370c      	adds	r7, #12
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bc80      	pop	{r7}
 8000eb2:	4770      	bx	lr
 8000eb4:	e000e100 	.word	0xe000e100

08000eb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	6039      	str	r1, [r7, #0]
 8000ec2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	db0a      	blt.n	8000ee2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	b2da      	uxtb	r2, r3
 8000ed0:	490c      	ldr	r1, [pc, #48]	; (8000f04 <__NVIC_SetPriority+0x4c>)
 8000ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed6:	0112      	lsls	r2, r2, #4
 8000ed8:	b2d2      	uxtb	r2, r2
 8000eda:	440b      	add	r3, r1
 8000edc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ee0:	e00a      	b.n	8000ef8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	b2da      	uxtb	r2, r3
 8000ee6:	4908      	ldr	r1, [pc, #32]	; (8000f08 <__NVIC_SetPriority+0x50>)
 8000ee8:	79fb      	ldrb	r3, [r7, #7]
 8000eea:	f003 030f 	and.w	r3, r3, #15
 8000eee:	3b04      	subs	r3, #4
 8000ef0:	0112      	lsls	r2, r2, #4
 8000ef2:	b2d2      	uxtb	r2, r2
 8000ef4:	440b      	add	r3, r1
 8000ef6:	761a      	strb	r2, [r3, #24]
}
 8000ef8:	bf00      	nop
 8000efa:	370c      	adds	r7, #12
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bc80      	pop	{r7}
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	e000e100 	.word	0xe000e100
 8000f08:	e000ed00 	.word	0xe000ed00

08000f0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b089      	sub	sp, #36	; 0x24
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	60f8      	str	r0, [r7, #12]
 8000f14:	60b9      	str	r1, [r7, #8]
 8000f16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	f003 0307 	and.w	r3, r3, #7
 8000f1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f20:	69fb      	ldr	r3, [r7, #28]
 8000f22:	f1c3 0307 	rsb	r3, r3, #7
 8000f26:	2b04      	cmp	r3, #4
 8000f28:	bf28      	it	cs
 8000f2a:	2304      	movcs	r3, #4
 8000f2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f2e:	69fb      	ldr	r3, [r7, #28]
 8000f30:	3304      	adds	r3, #4
 8000f32:	2b06      	cmp	r3, #6
 8000f34:	d902      	bls.n	8000f3c <NVIC_EncodePriority+0x30>
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	3b03      	subs	r3, #3
 8000f3a:	e000      	b.n	8000f3e <NVIC_EncodePriority+0x32>
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f40:	f04f 32ff 	mov.w	r2, #4294967295
 8000f44:	69bb      	ldr	r3, [r7, #24]
 8000f46:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4a:	43da      	mvns	r2, r3
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	401a      	ands	r2, r3
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f54:	f04f 31ff 	mov.w	r1, #4294967295
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f5e:	43d9      	mvns	r1, r3
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f64:	4313      	orrs	r3, r2
         );
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	3724      	adds	r7, #36	; 0x24
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bc80      	pop	{r7}
 8000f6e:	4770      	bx	lr

08000f70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	3b01      	subs	r3, #1
 8000f7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f80:	d301      	bcc.n	8000f86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f82:	2301      	movs	r3, #1
 8000f84:	e00f      	b.n	8000fa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f86:	4a0a      	ldr	r2, [pc, #40]	; (8000fb0 <SysTick_Config+0x40>)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	3b01      	subs	r3, #1
 8000f8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f8e:	210f      	movs	r1, #15
 8000f90:	f04f 30ff 	mov.w	r0, #4294967295
 8000f94:	f7ff ff90 	bl	8000eb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f98:	4b05      	ldr	r3, [pc, #20]	; (8000fb0 <SysTick_Config+0x40>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f9e:	4b04      	ldr	r3, [pc, #16]	; (8000fb0 <SysTick_Config+0x40>)
 8000fa0:	2207      	movs	r2, #7
 8000fa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fa4:	2300      	movs	r3, #0
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	e000e010 	.word	0xe000e010

08000fb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fbc:	6878      	ldr	r0, [r7, #4]
 8000fbe:	f7ff ff2d 	bl	8000e1c <__NVIC_SetPriorityGrouping>
}
 8000fc2:	bf00      	nop
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fca:	b580      	push	{r7, lr}
 8000fcc:	b086      	sub	sp, #24
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	60b9      	str	r1, [r7, #8]
 8000fd4:	607a      	str	r2, [r7, #4]
 8000fd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fdc:	f7ff ff42 	bl	8000e64 <__NVIC_GetPriorityGrouping>
 8000fe0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fe2:	687a      	ldr	r2, [r7, #4]
 8000fe4:	68b9      	ldr	r1, [r7, #8]
 8000fe6:	6978      	ldr	r0, [r7, #20]
 8000fe8:	f7ff ff90 	bl	8000f0c <NVIC_EncodePriority>
 8000fec:	4602      	mov	r2, r0
 8000fee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ff2:	4611      	mov	r1, r2
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f7ff ff5f 	bl	8000eb8 <__NVIC_SetPriority>
}
 8000ffa:	bf00      	nop
 8000ffc:	3718      	adds	r7, #24
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}

08001002 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001002:	b580      	push	{r7, lr}
 8001004:	b082      	sub	sp, #8
 8001006:	af00      	add	r7, sp, #0
 8001008:	4603      	mov	r3, r0
 800100a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800100c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff ff35 	bl	8000e80 <__NVIC_EnableIRQ>
}
 8001016:	bf00      	nop
 8001018:	3708      	adds	r7, #8
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}

0800101e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	b082      	sub	sp, #8
 8001022:	af00      	add	r7, sp, #0
 8001024:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001026:	6878      	ldr	r0, [r7, #4]
 8001028:	f7ff ffa2 	bl	8000f70 <SysTick_Config>
 800102c:	4603      	mov	r3, r0
}
 800102e:	4618      	mov	r0, r3
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
	...

08001038 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001038:	b480      	push	{r7}
 800103a:	b08b      	sub	sp, #44	; 0x2c
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001042:	2300      	movs	r3, #0
 8001044:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001046:	2300      	movs	r3, #0
 8001048:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800104a:	e148      	b.n	80012de <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800104c:	2201      	movs	r2, #1
 800104e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001050:	fa02 f303 	lsl.w	r3, r2, r3
 8001054:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	69fa      	ldr	r2, [r7, #28]
 800105c:	4013      	ands	r3, r2
 800105e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	429a      	cmp	r2, r3
 8001066:	f040 8137 	bne.w	80012d8 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	4aa3      	ldr	r2, [pc, #652]	; (80012fc <HAL_GPIO_Init+0x2c4>)
 8001070:	4293      	cmp	r3, r2
 8001072:	d05e      	beq.n	8001132 <HAL_GPIO_Init+0xfa>
 8001074:	4aa1      	ldr	r2, [pc, #644]	; (80012fc <HAL_GPIO_Init+0x2c4>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d875      	bhi.n	8001166 <HAL_GPIO_Init+0x12e>
 800107a:	4aa1      	ldr	r2, [pc, #644]	; (8001300 <HAL_GPIO_Init+0x2c8>)
 800107c:	4293      	cmp	r3, r2
 800107e:	d058      	beq.n	8001132 <HAL_GPIO_Init+0xfa>
 8001080:	4a9f      	ldr	r2, [pc, #636]	; (8001300 <HAL_GPIO_Init+0x2c8>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d86f      	bhi.n	8001166 <HAL_GPIO_Init+0x12e>
 8001086:	4a9f      	ldr	r2, [pc, #636]	; (8001304 <HAL_GPIO_Init+0x2cc>)
 8001088:	4293      	cmp	r3, r2
 800108a:	d052      	beq.n	8001132 <HAL_GPIO_Init+0xfa>
 800108c:	4a9d      	ldr	r2, [pc, #628]	; (8001304 <HAL_GPIO_Init+0x2cc>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d869      	bhi.n	8001166 <HAL_GPIO_Init+0x12e>
 8001092:	4a9d      	ldr	r2, [pc, #628]	; (8001308 <HAL_GPIO_Init+0x2d0>)
 8001094:	4293      	cmp	r3, r2
 8001096:	d04c      	beq.n	8001132 <HAL_GPIO_Init+0xfa>
 8001098:	4a9b      	ldr	r2, [pc, #620]	; (8001308 <HAL_GPIO_Init+0x2d0>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d863      	bhi.n	8001166 <HAL_GPIO_Init+0x12e>
 800109e:	4a9b      	ldr	r2, [pc, #620]	; (800130c <HAL_GPIO_Init+0x2d4>)
 80010a0:	4293      	cmp	r3, r2
 80010a2:	d046      	beq.n	8001132 <HAL_GPIO_Init+0xfa>
 80010a4:	4a99      	ldr	r2, [pc, #612]	; (800130c <HAL_GPIO_Init+0x2d4>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d85d      	bhi.n	8001166 <HAL_GPIO_Init+0x12e>
 80010aa:	2b12      	cmp	r3, #18
 80010ac:	d82a      	bhi.n	8001104 <HAL_GPIO_Init+0xcc>
 80010ae:	2b12      	cmp	r3, #18
 80010b0:	d859      	bhi.n	8001166 <HAL_GPIO_Init+0x12e>
 80010b2:	a201      	add	r2, pc, #4	; (adr r2, 80010b8 <HAL_GPIO_Init+0x80>)
 80010b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010b8:	08001133 	.word	0x08001133
 80010bc:	0800110d 	.word	0x0800110d
 80010c0:	0800111f 	.word	0x0800111f
 80010c4:	08001161 	.word	0x08001161
 80010c8:	08001167 	.word	0x08001167
 80010cc:	08001167 	.word	0x08001167
 80010d0:	08001167 	.word	0x08001167
 80010d4:	08001167 	.word	0x08001167
 80010d8:	08001167 	.word	0x08001167
 80010dc:	08001167 	.word	0x08001167
 80010e0:	08001167 	.word	0x08001167
 80010e4:	08001167 	.word	0x08001167
 80010e8:	08001167 	.word	0x08001167
 80010ec:	08001167 	.word	0x08001167
 80010f0:	08001167 	.word	0x08001167
 80010f4:	08001167 	.word	0x08001167
 80010f8:	08001167 	.word	0x08001167
 80010fc:	08001115 	.word	0x08001115
 8001100:	08001129 	.word	0x08001129
 8001104:	4a82      	ldr	r2, [pc, #520]	; (8001310 <HAL_GPIO_Init+0x2d8>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d013      	beq.n	8001132 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800110a:	e02c      	b.n	8001166 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	623b      	str	r3, [r7, #32]
          break;
 8001112:	e029      	b.n	8001168 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	68db      	ldr	r3, [r3, #12]
 8001118:	3304      	adds	r3, #4
 800111a:	623b      	str	r3, [r7, #32]
          break;
 800111c:	e024      	b.n	8001168 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	68db      	ldr	r3, [r3, #12]
 8001122:	3308      	adds	r3, #8
 8001124:	623b      	str	r3, [r7, #32]
          break;
 8001126:	e01f      	b.n	8001168 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	330c      	adds	r3, #12
 800112e:	623b      	str	r3, [r7, #32]
          break;
 8001130:	e01a      	b.n	8001168 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	689b      	ldr	r3, [r3, #8]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d102      	bne.n	8001140 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800113a:	2304      	movs	r3, #4
 800113c:	623b      	str	r3, [r7, #32]
          break;
 800113e:	e013      	b.n	8001168 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	2b01      	cmp	r3, #1
 8001146:	d105      	bne.n	8001154 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001148:	2308      	movs	r3, #8
 800114a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	69fa      	ldr	r2, [r7, #28]
 8001150:	611a      	str	r2, [r3, #16]
          break;
 8001152:	e009      	b.n	8001168 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001154:	2308      	movs	r3, #8
 8001156:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	69fa      	ldr	r2, [r7, #28]
 800115c:	615a      	str	r2, [r3, #20]
          break;
 800115e:	e003      	b.n	8001168 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001160:	2300      	movs	r3, #0
 8001162:	623b      	str	r3, [r7, #32]
          break;
 8001164:	e000      	b.n	8001168 <HAL_GPIO_Init+0x130>
          break;
 8001166:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001168:	69bb      	ldr	r3, [r7, #24]
 800116a:	2bff      	cmp	r3, #255	; 0xff
 800116c:	d801      	bhi.n	8001172 <HAL_GPIO_Init+0x13a>
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	e001      	b.n	8001176 <HAL_GPIO_Init+0x13e>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	3304      	adds	r3, #4
 8001176:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001178:	69bb      	ldr	r3, [r7, #24]
 800117a:	2bff      	cmp	r3, #255	; 0xff
 800117c:	d802      	bhi.n	8001184 <HAL_GPIO_Init+0x14c>
 800117e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001180:	009b      	lsls	r3, r3, #2
 8001182:	e002      	b.n	800118a <HAL_GPIO_Init+0x152>
 8001184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001186:	3b08      	subs	r3, #8
 8001188:	009b      	lsls	r3, r3, #2
 800118a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	681a      	ldr	r2, [r3, #0]
 8001190:	210f      	movs	r1, #15
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	fa01 f303 	lsl.w	r3, r1, r3
 8001198:	43db      	mvns	r3, r3
 800119a:	401a      	ands	r2, r3
 800119c:	6a39      	ldr	r1, [r7, #32]
 800119e:	693b      	ldr	r3, [r7, #16]
 80011a0:	fa01 f303 	lsl.w	r3, r1, r3
 80011a4:	431a      	orrs	r2, r3
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	f000 8090 	beq.w	80012d8 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80011b8:	4b56      	ldr	r3, [pc, #344]	; (8001314 <HAL_GPIO_Init+0x2dc>)
 80011ba:	699b      	ldr	r3, [r3, #24]
 80011bc:	4a55      	ldr	r2, [pc, #340]	; (8001314 <HAL_GPIO_Init+0x2dc>)
 80011be:	f043 0301 	orr.w	r3, r3, #1
 80011c2:	6193      	str	r3, [r2, #24]
 80011c4:	4b53      	ldr	r3, [pc, #332]	; (8001314 <HAL_GPIO_Init+0x2dc>)
 80011c6:	699b      	ldr	r3, [r3, #24]
 80011c8:	f003 0301 	and.w	r3, r3, #1
 80011cc:	60bb      	str	r3, [r7, #8]
 80011ce:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80011d0:	4a51      	ldr	r2, [pc, #324]	; (8001318 <HAL_GPIO_Init+0x2e0>)
 80011d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011d4:	089b      	lsrs	r3, r3, #2
 80011d6:	3302      	adds	r3, #2
 80011d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011dc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80011de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e0:	f003 0303 	and.w	r3, r3, #3
 80011e4:	009b      	lsls	r3, r3, #2
 80011e6:	220f      	movs	r2, #15
 80011e8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ec:	43db      	mvns	r3, r3
 80011ee:	68fa      	ldr	r2, [r7, #12]
 80011f0:	4013      	ands	r3, r2
 80011f2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	4a49      	ldr	r2, [pc, #292]	; (800131c <HAL_GPIO_Init+0x2e4>)
 80011f8:	4293      	cmp	r3, r2
 80011fa:	d00d      	beq.n	8001218 <HAL_GPIO_Init+0x1e0>
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	4a48      	ldr	r2, [pc, #288]	; (8001320 <HAL_GPIO_Init+0x2e8>)
 8001200:	4293      	cmp	r3, r2
 8001202:	d007      	beq.n	8001214 <HAL_GPIO_Init+0x1dc>
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	4a47      	ldr	r2, [pc, #284]	; (8001324 <HAL_GPIO_Init+0x2ec>)
 8001208:	4293      	cmp	r3, r2
 800120a:	d101      	bne.n	8001210 <HAL_GPIO_Init+0x1d8>
 800120c:	2302      	movs	r3, #2
 800120e:	e004      	b.n	800121a <HAL_GPIO_Init+0x1e2>
 8001210:	2303      	movs	r3, #3
 8001212:	e002      	b.n	800121a <HAL_GPIO_Init+0x1e2>
 8001214:	2301      	movs	r3, #1
 8001216:	e000      	b.n	800121a <HAL_GPIO_Init+0x1e2>
 8001218:	2300      	movs	r3, #0
 800121a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800121c:	f002 0203 	and.w	r2, r2, #3
 8001220:	0092      	lsls	r2, r2, #2
 8001222:	4093      	lsls	r3, r2
 8001224:	68fa      	ldr	r2, [r7, #12]
 8001226:	4313      	orrs	r3, r2
 8001228:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800122a:	493b      	ldr	r1, [pc, #236]	; (8001318 <HAL_GPIO_Init+0x2e0>)
 800122c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800122e:	089b      	lsrs	r3, r3, #2
 8001230:	3302      	adds	r3, #2
 8001232:	68fa      	ldr	r2, [r7, #12]
 8001234:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001240:	2b00      	cmp	r3, #0
 8001242:	d006      	beq.n	8001252 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001244:	4b38      	ldr	r3, [pc, #224]	; (8001328 <HAL_GPIO_Init+0x2f0>)
 8001246:	689a      	ldr	r2, [r3, #8]
 8001248:	4937      	ldr	r1, [pc, #220]	; (8001328 <HAL_GPIO_Init+0x2f0>)
 800124a:	69bb      	ldr	r3, [r7, #24]
 800124c:	4313      	orrs	r3, r2
 800124e:	608b      	str	r3, [r1, #8]
 8001250:	e006      	b.n	8001260 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001252:	4b35      	ldr	r3, [pc, #212]	; (8001328 <HAL_GPIO_Init+0x2f0>)
 8001254:	689a      	ldr	r2, [r3, #8]
 8001256:	69bb      	ldr	r3, [r7, #24]
 8001258:	43db      	mvns	r3, r3
 800125a:	4933      	ldr	r1, [pc, #204]	; (8001328 <HAL_GPIO_Init+0x2f0>)
 800125c:	4013      	ands	r3, r2
 800125e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001268:	2b00      	cmp	r3, #0
 800126a:	d006      	beq.n	800127a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800126c:	4b2e      	ldr	r3, [pc, #184]	; (8001328 <HAL_GPIO_Init+0x2f0>)
 800126e:	68da      	ldr	r2, [r3, #12]
 8001270:	492d      	ldr	r1, [pc, #180]	; (8001328 <HAL_GPIO_Init+0x2f0>)
 8001272:	69bb      	ldr	r3, [r7, #24]
 8001274:	4313      	orrs	r3, r2
 8001276:	60cb      	str	r3, [r1, #12]
 8001278:	e006      	b.n	8001288 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800127a:	4b2b      	ldr	r3, [pc, #172]	; (8001328 <HAL_GPIO_Init+0x2f0>)
 800127c:	68da      	ldr	r2, [r3, #12]
 800127e:	69bb      	ldr	r3, [r7, #24]
 8001280:	43db      	mvns	r3, r3
 8001282:	4929      	ldr	r1, [pc, #164]	; (8001328 <HAL_GPIO_Init+0x2f0>)
 8001284:	4013      	ands	r3, r2
 8001286:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001290:	2b00      	cmp	r3, #0
 8001292:	d006      	beq.n	80012a2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001294:	4b24      	ldr	r3, [pc, #144]	; (8001328 <HAL_GPIO_Init+0x2f0>)
 8001296:	685a      	ldr	r2, [r3, #4]
 8001298:	4923      	ldr	r1, [pc, #140]	; (8001328 <HAL_GPIO_Init+0x2f0>)
 800129a:	69bb      	ldr	r3, [r7, #24]
 800129c:	4313      	orrs	r3, r2
 800129e:	604b      	str	r3, [r1, #4]
 80012a0:	e006      	b.n	80012b0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80012a2:	4b21      	ldr	r3, [pc, #132]	; (8001328 <HAL_GPIO_Init+0x2f0>)
 80012a4:	685a      	ldr	r2, [r3, #4]
 80012a6:	69bb      	ldr	r3, [r7, #24]
 80012a8:	43db      	mvns	r3, r3
 80012aa:	491f      	ldr	r1, [pc, #124]	; (8001328 <HAL_GPIO_Init+0x2f0>)
 80012ac:	4013      	ands	r3, r2
 80012ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d006      	beq.n	80012ca <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80012bc:	4b1a      	ldr	r3, [pc, #104]	; (8001328 <HAL_GPIO_Init+0x2f0>)
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	4919      	ldr	r1, [pc, #100]	; (8001328 <HAL_GPIO_Init+0x2f0>)
 80012c2:	69bb      	ldr	r3, [r7, #24]
 80012c4:	4313      	orrs	r3, r2
 80012c6:	600b      	str	r3, [r1, #0]
 80012c8:	e006      	b.n	80012d8 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80012ca:	4b17      	ldr	r3, [pc, #92]	; (8001328 <HAL_GPIO_Init+0x2f0>)
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	43db      	mvns	r3, r3
 80012d2:	4915      	ldr	r1, [pc, #84]	; (8001328 <HAL_GPIO_Init+0x2f0>)
 80012d4:	4013      	ands	r3, r2
 80012d6:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80012d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012da:	3301      	adds	r3, #1
 80012dc:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e4:	fa22 f303 	lsr.w	r3, r2, r3
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	f47f aeaf 	bne.w	800104c <HAL_GPIO_Init+0x14>
  }
}
 80012ee:	bf00      	nop
 80012f0:	bf00      	nop
 80012f2:	372c      	adds	r7, #44	; 0x2c
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bc80      	pop	{r7}
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	10320000 	.word	0x10320000
 8001300:	10310000 	.word	0x10310000
 8001304:	10220000 	.word	0x10220000
 8001308:	10210000 	.word	0x10210000
 800130c:	10120000 	.word	0x10120000
 8001310:	10110000 	.word	0x10110000
 8001314:	40021000 	.word	0x40021000
 8001318:	40010000 	.word	0x40010000
 800131c:	40010800 	.word	0x40010800
 8001320:	40010c00 	.word	0x40010c00
 8001324:	40011000 	.word	0x40011000
 8001328:	40010400 	.word	0x40010400

0800132c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800132c:	b480      	push	{r7}
 800132e:	b085      	sub	sp, #20
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	460b      	mov	r3, r1
 8001336:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	689a      	ldr	r2, [r3, #8]
 800133c:	887b      	ldrh	r3, [r7, #2]
 800133e:	4013      	ands	r3, r2
 8001340:	2b00      	cmp	r3, #0
 8001342:	d002      	beq.n	800134a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001344:	2301      	movs	r3, #1
 8001346:	73fb      	strb	r3, [r7, #15]
 8001348:	e001      	b.n	800134e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800134a:	2300      	movs	r3, #0
 800134c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800134e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001350:	4618      	mov	r0, r3
 8001352:	3714      	adds	r7, #20
 8001354:	46bd      	mov	sp, r7
 8001356:	bc80      	pop	{r7}
 8001358:	4770      	bx	lr

0800135a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800135a:	b480      	push	{r7}
 800135c:	b083      	sub	sp, #12
 800135e:	af00      	add	r7, sp, #0
 8001360:	6078      	str	r0, [r7, #4]
 8001362:	460b      	mov	r3, r1
 8001364:	807b      	strh	r3, [r7, #2]
 8001366:	4613      	mov	r3, r2
 8001368:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800136a:	787b      	ldrb	r3, [r7, #1]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d003      	beq.n	8001378 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001370:	887a      	ldrh	r2, [r7, #2]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001376:	e003      	b.n	8001380 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001378:	887b      	ldrh	r3, [r7, #2]
 800137a:	041a      	lsls	r2, r3, #16
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	611a      	str	r2, [r3, #16]
}
 8001380:	bf00      	nop
 8001382:	370c      	adds	r7, #12
 8001384:	46bd      	mov	sp, r7
 8001386:	bc80      	pop	{r7}
 8001388:	4770      	bx	lr

0800138a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800138a:	b480      	push	{r7}
 800138c:	b085      	sub	sp, #20
 800138e:	af00      	add	r7, sp, #0
 8001390:	6078      	str	r0, [r7, #4]
 8001392:	460b      	mov	r3, r1
 8001394:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	68db      	ldr	r3, [r3, #12]
 800139a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800139c:	887a      	ldrh	r2, [r7, #2]
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	4013      	ands	r3, r2
 80013a2:	041a      	lsls	r2, r3, #16
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	43d9      	mvns	r1, r3
 80013a8:	887b      	ldrh	r3, [r7, #2]
 80013aa:	400b      	ands	r3, r1
 80013ac:	431a      	orrs	r2, r3
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	611a      	str	r2, [r3, #16]
}
 80013b2:	bf00      	nop
 80013b4:	3714      	adds	r7, #20
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bc80      	pop	{r7}
 80013ba:	4770      	bx	lr

080013bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b086      	sub	sp, #24
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d101      	bne.n	80013ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e26c      	b.n	80018a8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f003 0301 	and.w	r3, r3, #1
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	f000 8087 	beq.w	80014ea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80013dc:	4b92      	ldr	r3, [pc, #584]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f003 030c 	and.w	r3, r3, #12
 80013e4:	2b04      	cmp	r3, #4
 80013e6:	d00c      	beq.n	8001402 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80013e8:	4b8f      	ldr	r3, [pc, #572]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f003 030c 	and.w	r3, r3, #12
 80013f0:	2b08      	cmp	r3, #8
 80013f2:	d112      	bne.n	800141a <HAL_RCC_OscConfig+0x5e>
 80013f4:	4b8c      	ldr	r3, [pc, #560]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001400:	d10b      	bne.n	800141a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001402:	4b89      	ldr	r3, [pc, #548]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800140a:	2b00      	cmp	r3, #0
 800140c:	d06c      	beq.n	80014e8 <HAL_RCC_OscConfig+0x12c>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d168      	bne.n	80014e8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	e246      	b.n	80018a8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001422:	d106      	bne.n	8001432 <HAL_RCC_OscConfig+0x76>
 8001424:	4b80      	ldr	r3, [pc, #512]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a7f      	ldr	r2, [pc, #508]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 800142a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800142e:	6013      	str	r3, [r2, #0]
 8001430:	e02e      	b.n	8001490 <HAL_RCC_OscConfig+0xd4>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d10c      	bne.n	8001454 <HAL_RCC_OscConfig+0x98>
 800143a:	4b7b      	ldr	r3, [pc, #492]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4a7a      	ldr	r2, [pc, #488]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 8001440:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001444:	6013      	str	r3, [r2, #0]
 8001446:	4b78      	ldr	r3, [pc, #480]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a77      	ldr	r2, [pc, #476]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 800144c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001450:	6013      	str	r3, [r2, #0]
 8001452:	e01d      	b.n	8001490 <HAL_RCC_OscConfig+0xd4>
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800145c:	d10c      	bne.n	8001478 <HAL_RCC_OscConfig+0xbc>
 800145e:	4b72      	ldr	r3, [pc, #456]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4a71      	ldr	r2, [pc, #452]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 8001464:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001468:	6013      	str	r3, [r2, #0]
 800146a:	4b6f      	ldr	r3, [pc, #444]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a6e      	ldr	r2, [pc, #440]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 8001470:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001474:	6013      	str	r3, [r2, #0]
 8001476:	e00b      	b.n	8001490 <HAL_RCC_OscConfig+0xd4>
 8001478:	4b6b      	ldr	r3, [pc, #428]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a6a      	ldr	r2, [pc, #424]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 800147e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001482:	6013      	str	r3, [r2, #0]
 8001484:	4b68      	ldr	r3, [pc, #416]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a67      	ldr	r2, [pc, #412]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 800148a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800148e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d013      	beq.n	80014c0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001498:	f7ff fcb6 	bl	8000e08 <HAL_GetTick>
 800149c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800149e:	e008      	b.n	80014b2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014a0:	f7ff fcb2 	bl	8000e08 <HAL_GetTick>
 80014a4:	4602      	mov	r2, r0
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	2b64      	cmp	r3, #100	; 0x64
 80014ac:	d901      	bls.n	80014b2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80014ae:	2303      	movs	r3, #3
 80014b0:	e1fa      	b.n	80018a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014b2:	4b5d      	ldr	r3, [pc, #372]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d0f0      	beq.n	80014a0 <HAL_RCC_OscConfig+0xe4>
 80014be:	e014      	b.n	80014ea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c0:	f7ff fca2 	bl	8000e08 <HAL_GetTick>
 80014c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014c6:	e008      	b.n	80014da <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014c8:	f7ff fc9e 	bl	8000e08 <HAL_GetTick>
 80014cc:	4602      	mov	r2, r0
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	2b64      	cmp	r3, #100	; 0x64
 80014d4:	d901      	bls.n	80014da <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80014d6:	2303      	movs	r3, #3
 80014d8:	e1e6      	b.n	80018a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014da:	4b53      	ldr	r3, [pc, #332]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d1f0      	bne.n	80014c8 <HAL_RCC_OscConfig+0x10c>
 80014e6:	e000      	b.n	80014ea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f003 0302 	and.w	r3, r3, #2
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d063      	beq.n	80015be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80014f6:	4b4c      	ldr	r3, [pc, #304]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	f003 030c 	and.w	r3, r3, #12
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d00b      	beq.n	800151a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001502:	4b49      	ldr	r3, [pc, #292]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	f003 030c 	and.w	r3, r3, #12
 800150a:	2b08      	cmp	r3, #8
 800150c:	d11c      	bne.n	8001548 <HAL_RCC_OscConfig+0x18c>
 800150e:	4b46      	ldr	r3, [pc, #280]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001516:	2b00      	cmp	r3, #0
 8001518:	d116      	bne.n	8001548 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800151a:	4b43      	ldr	r3, [pc, #268]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0302 	and.w	r3, r3, #2
 8001522:	2b00      	cmp	r3, #0
 8001524:	d005      	beq.n	8001532 <HAL_RCC_OscConfig+0x176>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	691b      	ldr	r3, [r3, #16]
 800152a:	2b01      	cmp	r3, #1
 800152c:	d001      	beq.n	8001532 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800152e:	2301      	movs	r3, #1
 8001530:	e1ba      	b.n	80018a8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001532:	4b3d      	ldr	r3, [pc, #244]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	695b      	ldr	r3, [r3, #20]
 800153e:	00db      	lsls	r3, r3, #3
 8001540:	4939      	ldr	r1, [pc, #228]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 8001542:	4313      	orrs	r3, r2
 8001544:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001546:	e03a      	b.n	80015be <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	691b      	ldr	r3, [r3, #16]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d020      	beq.n	8001592 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001550:	4b36      	ldr	r3, [pc, #216]	; (800162c <HAL_RCC_OscConfig+0x270>)
 8001552:	2201      	movs	r2, #1
 8001554:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001556:	f7ff fc57 	bl	8000e08 <HAL_GetTick>
 800155a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800155c:	e008      	b.n	8001570 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800155e:	f7ff fc53 	bl	8000e08 <HAL_GetTick>
 8001562:	4602      	mov	r2, r0
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	2b02      	cmp	r3, #2
 800156a:	d901      	bls.n	8001570 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800156c:	2303      	movs	r3, #3
 800156e:	e19b      	b.n	80018a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001570:	4b2d      	ldr	r3, [pc, #180]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f003 0302 	and.w	r3, r3, #2
 8001578:	2b00      	cmp	r3, #0
 800157a:	d0f0      	beq.n	800155e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800157c:	4b2a      	ldr	r3, [pc, #168]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	695b      	ldr	r3, [r3, #20]
 8001588:	00db      	lsls	r3, r3, #3
 800158a:	4927      	ldr	r1, [pc, #156]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 800158c:	4313      	orrs	r3, r2
 800158e:	600b      	str	r3, [r1, #0]
 8001590:	e015      	b.n	80015be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001592:	4b26      	ldr	r3, [pc, #152]	; (800162c <HAL_RCC_OscConfig+0x270>)
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001598:	f7ff fc36 	bl	8000e08 <HAL_GetTick>
 800159c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800159e:	e008      	b.n	80015b2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015a0:	f7ff fc32 	bl	8000e08 <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	2b02      	cmp	r3, #2
 80015ac:	d901      	bls.n	80015b2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e17a      	b.n	80018a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015b2:	4b1d      	ldr	r3, [pc, #116]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 0302 	and.w	r3, r3, #2
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d1f0      	bne.n	80015a0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f003 0308 	and.w	r3, r3, #8
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d03a      	beq.n	8001640 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	699b      	ldr	r3, [r3, #24]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d019      	beq.n	8001606 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015d2:	4b17      	ldr	r3, [pc, #92]	; (8001630 <HAL_RCC_OscConfig+0x274>)
 80015d4:	2201      	movs	r2, #1
 80015d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015d8:	f7ff fc16 	bl	8000e08 <HAL_GetTick>
 80015dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015de:	e008      	b.n	80015f2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015e0:	f7ff fc12 	bl	8000e08 <HAL_GetTick>
 80015e4:	4602      	mov	r2, r0
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	2b02      	cmp	r3, #2
 80015ec:	d901      	bls.n	80015f2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80015ee:	2303      	movs	r3, #3
 80015f0:	e15a      	b.n	80018a8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015f2:	4b0d      	ldr	r3, [pc, #52]	; (8001628 <HAL_RCC_OscConfig+0x26c>)
 80015f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f6:	f003 0302 	and.w	r3, r3, #2
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d0f0      	beq.n	80015e0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80015fe:	2001      	movs	r0, #1
 8001600:	f000 fa9a 	bl	8001b38 <RCC_Delay>
 8001604:	e01c      	b.n	8001640 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001606:	4b0a      	ldr	r3, [pc, #40]	; (8001630 <HAL_RCC_OscConfig+0x274>)
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800160c:	f7ff fbfc 	bl	8000e08 <HAL_GetTick>
 8001610:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001612:	e00f      	b.n	8001634 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001614:	f7ff fbf8 	bl	8000e08 <HAL_GetTick>
 8001618:	4602      	mov	r2, r0
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	2b02      	cmp	r3, #2
 8001620:	d908      	bls.n	8001634 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001622:	2303      	movs	r3, #3
 8001624:	e140      	b.n	80018a8 <HAL_RCC_OscConfig+0x4ec>
 8001626:	bf00      	nop
 8001628:	40021000 	.word	0x40021000
 800162c:	42420000 	.word	0x42420000
 8001630:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001634:	4b9e      	ldr	r3, [pc, #632]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 8001636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001638:	f003 0302 	and.w	r3, r3, #2
 800163c:	2b00      	cmp	r3, #0
 800163e:	d1e9      	bne.n	8001614 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f003 0304 	and.w	r3, r3, #4
 8001648:	2b00      	cmp	r3, #0
 800164a:	f000 80a6 	beq.w	800179a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800164e:	2300      	movs	r3, #0
 8001650:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001652:	4b97      	ldr	r3, [pc, #604]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 8001654:	69db      	ldr	r3, [r3, #28]
 8001656:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800165a:	2b00      	cmp	r3, #0
 800165c:	d10d      	bne.n	800167a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800165e:	4b94      	ldr	r3, [pc, #592]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 8001660:	69db      	ldr	r3, [r3, #28]
 8001662:	4a93      	ldr	r2, [pc, #588]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 8001664:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001668:	61d3      	str	r3, [r2, #28]
 800166a:	4b91      	ldr	r3, [pc, #580]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 800166c:	69db      	ldr	r3, [r3, #28]
 800166e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001672:	60bb      	str	r3, [r7, #8]
 8001674:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001676:	2301      	movs	r3, #1
 8001678:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800167a:	4b8e      	ldr	r3, [pc, #568]	; (80018b4 <HAL_RCC_OscConfig+0x4f8>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001682:	2b00      	cmp	r3, #0
 8001684:	d118      	bne.n	80016b8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001686:	4b8b      	ldr	r3, [pc, #556]	; (80018b4 <HAL_RCC_OscConfig+0x4f8>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a8a      	ldr	r2, [pc, #552]	; (80018b4 <HAL_RCC_OscConfig+0x4f8>)
 800168c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001690:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001692:	f7ff fbb9 	bl	8000e08 <HAL_GetTick>
 8001696:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001698:	e008      	b.n	80016ac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800169a:	f7ff fbb5 	bl	8000e08 <HAL_GetTick>
 800169e:	4602      	mov	r2, r0
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	2b64      	cmp	r3, #100	; 0x64
 80016a6:	d901      	bls.n	80016ac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80016a8:	2303      	movs	r3, #3
 80016aa:	e0fd      	b.n	80018a8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016ac:	4b81      	ldr	r3, [pc, #516]	; (80018b4 <HAL_RCC_OscConfig+0x4f8>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d0f0      	beq.n	800169a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	68db      	ldr	r3, [r3, #12]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d106      	bne.n	80016ce <HAL_RCC_OscConfig+0x312>
 80016c0:	4b7b      	ldr	r3, [pc, #492]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 80016c2:	6a1b      	ldr	r3, [r3, #32]
 80016c4:	4a7a      	ldr	r2, [pc, #488]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 80016c6:	f043 0301 	orr.w	r3, r3, #1
 80016ca:	6213      	str	r3, [r2, #32]
 80016cc:	e02d      	b.n	800172a <HAL_RCC_OscConfig+0x36e>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	68db      	ldr	r3, [r3, #12]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d10c      	bne.n	80016f0 <HAL_RCC_OscConfig+0x334>
 80016d6:	4b76      	ldr	r3, [pc, #472]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 80016d8:	6a1b      	ldr	r3, [r3, #32]
 80016da:	4a75      	ldr	r2, [pc, #468]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 80016dc:	f023 0301 	bic.w	r3, r3, #1
 80016e0:	6213      	str	r3, [r2, #32]
 80016e2:	4b73      	ldr	r3, [pc, #460]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 80016e4:	6a1b      	ldr	r3, [r3, #32]
 80016e6:	4a72      	ldr	r2, [pc, #456]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 80016e8:	f023 0304 	bic.w	r3, r3, #4
 80016ec:	6213      	str	r3, [r2, #32]
 80016ee:	e01c      	b.n	800172a <HAL_RCC_OscConfig+0x36e>
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	68db      	ldr	r3, [r3, #12]
 80016f4:	2b05      	cmp	r3, #5
 80016f6:	d10c      	bne.n	8001712 <HAL_RCC_OscConfig+0x356>
 80016f8:	4b6d      	ldr	r3, [pc, #436]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 80016fa:	6a1b      	ldr	r3, [r3, #32]
 80016fc:	4a6c      	ldr	r2, [pc, #432]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 80016fe:	f043 0304 	orr.w	r3, r3, #4
 8001702:	6213      	str	r3, [r2, #32]
 8001704:	4b6a      	ldr	r3, [pc, #424]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 8001706:	6a1b      	ldr	r3, [r3, #32]
 8001708:	4a69      	ldr	r2, [pc, #420]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 800170a:	f043 0301 	orr.w	r3, r3, #1
 800170e:	6213      	str	r3, [r2, #32]
 8001710:	e00b      	b.n	800172a <HAL_RCC_OscConfig+0x36e>
 8001712:	4b67      	ldr	r3, [pc, #412]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 8001714:	6a1b      	ldr	r3, [r3, #32]
 8001716:	4a66      	ldr	r2, [pc, #408]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 8001718:	f023 0301 	bic.w	r3, r3, #1
 800171c:	6213      	str	r3, [r2, #32]
 800171e:	4b64      	ldr	r3, [pc, #400]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 8001720:	6a1b      	ldr	r3, [r3, #32]
 8001722:	4a63      	ldr	r2, [pc, #396]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 8001724:	f023 0304 	bic.w	r3, r3, #4
 8001728:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	68db      	ldr	r3, [r3, #12]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d015      	beq.n	800175e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001732:	f7ff fb69 	bl	8000e08 <HAL_GetTick>
 8001736:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001738:	e00a      	b.n	8001750 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800173a:	f7ff fb65 	bl	8000e08 <HAL_GetTick>
 800173e:	4602      	mov	r2, r0
 8001740:	693b      	ldr	r3, [r7, #16]
 8001742:	1ad3      	subs	r3, r2, r3
 8001744:	f241 3288 	movw	r2, #5000	; 0x1388
 8001748:	4293      	cmp	r3, r2
 800174a:	d901      	bls.n	8001750 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800174c:	2303      	movs	r3, #3
 800174e:	e0ab      	b.n	80018a8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001750:	4b57      	ldr	r3, [pc, #348]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 8001752:	6a1b      	ldr	r3, [r3, #32]
 8001754:	f003 0302 	and.w	r3, r3, #2
 8001758:	2b00      	cmp	r3, #0
 800175a:	d0ee      	beq.n	800173a <HAL_RCC_OscConfig+0x37e>
 800175c:	e014      	b.n	8001788 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800175e:	f7ff fb53 	bl	8000e08 <HAL_GetTick>
 8001762:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001764:	e00a      	b.n	800177c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001766:	f7ff fb4f 	bl	8000e08 <HAL_GetTick>
 800176a:	4602      	mov	r2, r0
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	f241 3288 	movw	r2, #5000	; 0x1388
 8001774:	4293      	cmp	r3, r2
 8001776:	d901      	bls.n	800177c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001778:	2303      	movs	r3, #3
 800177a:	e095      	b.n	80018a8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800177c:	4b4c      	ldr	r3, [pc, #304]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 800177e:	6a1b      	ldr	r3, [r3, #32]
 8001780:	f003 0302 	and.w	r3, r3, #2
 8001784:	2b00      	cmp	r3, #0
 8001786:	d1ee      	bne.n	8001766 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001788:	7dfb      	ldrb	r3, [r7, #23]
 800178a:	2b01      	cmp	r3, #1
 800178c:	d105      	bne.n	800179a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800178e:	4b48      	ldr	r3, [pc, #288]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 8001790:	69db      	ldr	r3, [r3, #28]
 8001792:	4a47      	ldr	r2, [pc, #284]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 8001794:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001798:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	69db      	ldr	r3, [r3, #28]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	f000 8081 	beq.w	80018a6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017a4:	4b42      	ldr	r3, [pc, #264]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f003 030c 	and.w	r3, r3, #12
 80017ac:	2b08      	cmp	r3, #8
 80017ae:	d061      	beq.n	8001874 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	69db      	ldr	r3, [r3, #28]
 80017b4:	2b02      	cmp	r3, #2
 80017b6:	d146      	bne.n	8001846 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017b8:	4b3f      	ldr	r3, [pc, #252]	; (80018b8 <HAL_RCC_OscConfig+0x4fc>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017be:	f7ff fb23 	bl	8000e08 <HAL_GetTick>
 80017c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017c4:	e008      	b.n	80017d8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017c6:	f7ff fb1f 	bl	8000e08 <HAL_GetTick>
 80017ca:	4602      	mov	r2, r0
 80017cc:	693b      	ldr	r3, [r7, #16]
 80017ce:	1ad3      	subs	r3, r2, r3
 80017d0:	2b02      	cmp	r3, #2
 80017d2:	d901      	bls.n	80017d8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80017d4:	2303      	movs	r3, #3
 80017d6:	e067      	b.n	80018a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017d8:	4b35      	ldr	r3, [pc, #212]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d1f0      	bne.n	80017c6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6a1b      	ldr	r3, [r3, #32]
 80017e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017ec:	d108      	bne.n	8001800 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80017ee:	4b30      	ldr	r3, [pc, #192]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	492d      	ldr	r1, [pc, #180]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 80017fc:	4313      	orrs	r3, r2
 80017fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001800:	4b2b      	ldr	r3, [pc, #172]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6a19      	ldr	r1, [r3, #32]
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001810:	430b      	orrs	r3, r1
 8001812:	4927      	ldr	r1, [pc, #156]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 8001814:	4313      	orrs	r3, r2
 8001816:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001818:	4b27      	ldr	r3, [pc, #156]	; (80018b8 <HAL_RCC_OscConfig+0x4fc>)
 800181a:	2201      	movs	r2, #1
 800181c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800181e:	f7ff faf3 	bl	8000e08 <HAL_GetTick>
 8001822:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001824:	e008      	b.n	8001838 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001826:	f7ff faef 	bl	8000e08 <HAL_GetTick>
 800182a:	4602      	mov	r2, r0
 800182c:	693b      	ldr	r3, [r7, #16]
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	2b02      	cmp	r3, #2
 8001832:	d901      	bls.n	8001838 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001834:	2303      	movs	r3, #3
 8001836:	e037      	b.n	80018a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001838:	4b1d      	ldr	r3, [pc, #116]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001840:	2b00      	cmp	r3, #0
 8001842:	d0f0      	beq.n	8001826 <HAL_RCC_OscConfig+0x46a>
 8001844:	e02f      	b.n	80018a6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001846:	4b1c      	ldr	r3, [pc, #112]	; (80018b8 <HAL_RCC_OscConfig+0x4fc>)
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800184c:	f7ff fadc 	bl	8000e08 <HAL_GetTick>
 8001850:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001852:	e008      	b.n	8001866 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001854:	f7ff fad8 	bl	8000e08 <HAL_GetTick>
 8001858:	4602      	mov	r2, r0
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	2b02      	cmp	r3, #2
 8001860:	d901      	bls.n	8001866 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001862:	2303      	movs	r3, #3
 8001864:	e020      	b.n	80018a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001866:	4b12      	ldr	r3, [pc, #72]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800186e:	2b00      	cmp	r3, #0
 8001870:	d1f0      	bne.n	8001854 <HAL_RCC_OscConfig+0x498>
 8001872:	e018      	b.n	80018a6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	69db      	ldr	r3, [r3, #28]
 8001878:	2b01      	cmp	r3, #1
 800187a:	d101      	bne.n	8001880 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800187c:	2301      	movs	r3, #1
 800187e:	e013      	b.n	80018a8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001880:	4b0b      	ldr	r3, [pc, #44]	; (80018b0 <HAL_RCC_OscConfig+0x4f4>)
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6a1b      	ldr	r3, [r3, #32]
 8001890:	429a      	cmp	r2, r3
 8001892:	d106      	bne.n	80018a2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800189e:	429a      	cmp	r2, r3
 80018a0:	d001      	beq.n	80018a6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e000      	b.n	80018a8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80018a6:	2300      	movs	r3, #0
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3718      	adds	r7, #24
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	40021000 	.word	0x40021000
 80018b4:	40007000 	.word	0x40007000
 80018b8:	42420060 	.word	0x42420060

080018bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b084      	sub	sp, #16
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
 80018c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d101      	bne.n	80018d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018cc:	2301      	movs	r3, #1
 80018ce:	e0d0      	b.n	8001a72 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80018d0:	4b6a      	ldr	r3, [pc, #424]	; (8001a7c <HAL_RCC_ClockConfig+0x1c0>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 0307 	and.w	r3, r3, #7
 80018d8:	683a      	ldr	r2, [r7, #0]
 80018da:	429a      	cmp	r2, r3
 80018dc:	d910      	bls.n	8001900 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018de:	4b67      	ldr	r3, [pc, #412]	; (8001a7c <HAL_RCC_ClockConfig+0x1c0>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f023 0207 	bic.w	r2, r3, #7
 80018e6:	4965      	ldr	r1, [pc, #404]	; (8001a7c <HAL_RCC_ClockConfig+0x1c0>)
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	4313      	orrs	r3, r2
 80018ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018ee:	4b63      	ldr	r3, [pc, #396]	; (8001a7c <HAL_RCC_ClockConfig+0x1c0>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 0307 	and.w	r3, r3, #7
 80018f6:	683a      	ldr	r2, [r7, #0]
 80018f8:	429a      	cmp	r2, r3
 80018fa:	d001      	beq.n	8001900 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80018fc:	2301      	movs	r3, #1
 80018fe:	e0b8      	b.n	8001a72 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f003 0302 	and.w	r3, r3, #2
 8001908:	2b00      	cmp	r3, #0
 800190a:	d020      	beq.n	800194e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 0304 	and.w	r3, r3, #4
 8001914:	2b00      	cmp	r3, #0
 8001916:	d005      	beq.n	8001924 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001918:	4b59      	ldr	r3, [pc, #356]	; (8001a80 <HAL_RCC_ClockConfig+0x1c4>)
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	4a58      	ldr	r2, [pc, #352]	; (8001a80 <HAL_RCC_ClockConfig+0x1c4>)
 800191e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001922:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f003 0308 	and.w	r3, r3, #8
 800192c:	2b00      	cmp	r3, #0
 800192e:	d005      	beq.n	800193c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001930:	4b53      	ldr	r3, [pc, #332]	; (8001a80 <HAL_RCC_ClockConfig+0x1c4>)
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	4a52      	ldr	r2, [pc, #328]	; (8001a80 <HAL_RCC_ClockConfig+0x1c4>)
 8001936:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800193a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800193c:	4b50      	ldr	r3, [pc, #320]	; (8001a80 <HAL_RCC_ClockConfig+0x1c4>)
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	494d      	ldr	r1, [pc, #308]	; (8001a80 <HAL_RCC_ClockConfig+0x1c4>)
 800194a:	4313      	orrs	r3, r2
 800194c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 0301 	and.w	r3, r3, #1
 8001956:	2b00      	cmp	r3, #0
 8001958:	d040      	beq.n	80019dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	2b01      	cmp	r3, #1
 8001960:	d107      	bne.n	8001972 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001962:	4b47      	ldr	r3, [pc, #284]	; (8001a80 <HAL_RCC_ClockConfig+0x1c4>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800196a:	2b00      	cmp	r3, #0
 800196c:	d115      	bne.n	800199a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e07f      	b.n	8001a72 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	2b02      	cmp	r3, #2
 8001978:	d107      	bne.n	800198a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800197a:	4b41      	ldr	r3, [pc, #260]	; (8001a80 <HAL_RCC_ClockConfig+0x1c4>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d109      	bne.n	800199a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	e073      	b.n	8001a72 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800198a:	4b3d      	ldr	r3, [pc, #244]	; (8001a80 <HAL_RCC_ClockConfig+0x1c4>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f003 0302 	and.w	r3, r3, #2
 8001992:	2b00      	cmp	r3, #0
 8001994:	d101      	bne.n	800199a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e06b      	b.n	8001a72 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800199a:	4b39      	ldr	r3, [pc, #228]	; (8001a80 <HAL_RCC_ClockConfig+0x1c4>)
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	f023 0203 	bic.w	r2, r3, #3
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	4936      	ldr	r1, [pc, #216]	; (8001a80 <HAL_RCC_ClockConfig+0x1c4>)
 80019a8:	4313      	orrs	r3, r2
 80019aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019ac:	f7ff fa2c 	bl	8000e08 <HAL_GetTick>
 80019b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019b2:	e00a      	b.n	80019ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019b4:	f7ff fa28 	bl	8000e08 <HAL_GetTick>
 80019b8:	4602      	mov	r2, r0
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	1ad3      	subs	r3, r2, r3
 80019be:	f241 3288 	movw	r2, #5000	; 0x1388
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d901      	bls.n	80019ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80019c6:	2303      	movs	r3, #3
 80019c8:	e053      	b.n	8001a72 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019ca:	4b2d      	ldr	r3, [pc, #180]	; (8001a80 <HAL_RCC_ClockConfig+0x1c4>)
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f003 020c 	and.w	r2, r3, #12
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	429a      	cmp	r2, r3
 80019da:	d1eb      	bne.n	80019b4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019dc:	4b27      	ldr	r3, [pc, #156]	; (8001a7c <HAL_RCC_ClockConfig+0x1c0>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 0307 	and.w	r3, r3, #7
 80019e4:	683a      	ldr	r2, [r7, #0]
 80019e6:	429a      	cmp	r2, r3
 80019e8:	d210      	bcs.n	8001a0c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ea:	4b24      	ldr	r3, [pc, #144]	; (8001a7c <HAL_RCC_ClockConfig+0x1c0>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f023 0207 	bic.w	r2, r3, #7
 80019f2:	4922      	ldr	r1, [pc, #136]	; (8001a7c <HAL_RCC_ClockConfig+0x1c0>)
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	4313      	orrs	r3, r2
 80019f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019fa:	4b20      	ldr	r3, [pc, #128]	; (8001a7c <HAL_RCC_ClockConfig+0x1c0>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0307 	and.w	r3, r3, #7
 8001a02:	683a      	ldr	r2, [r7, #0]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d001      	beq.n	8001a0c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	e032      	b.n	8001a72 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f003 0304 	and.w	r3, r3, #4
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d008      	beq.n	8001a2a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a18:	4b19      	ldr	r3, [pc, #100]	; (8001a80 <HAL_RCC_ClockConfig+0x1c4>)
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	4916      	ldr	r1, [pc, #88]	; (8001a80 <HAL_RCC_ClockConfig+0x1c4>)
 8001a26:	4313      	orrs	r3, r2
 8001a28:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 0308 	and.w	r3, r3, #8
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d009      	beq.n	8001a4a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001a36:	4b12      	ldr	r3, [pc, #72]	; (8001a80 <HAL_RCC_ClockConfig+0x1c4>)
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	691b      	ldr	r3, [r3, #16]
 8001a42:	00db      	lsls	r3, r3, #3
 8001a44:	490e      	ldr	r1, [pc, #56]	; (8001a80 <HAL_RCC_ClockConfig+0x1c4>)
 8001a46:	4313      	orrs	r3, r2
 8001a48:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a4a:	f000 f821 	bl	8001a90 <HAL_RCC_GetSysClockFreq>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	4b0b      	ldr	r3, [pc, #44]	; (8001a80 <HAL_RCC_ClockConfig+0x1c4>)
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	091b      	lsrs	r3, r3, #4
 8001a56:	f003 030f 	and.w	r3, r3, #15
 8001a5a:	490a      	ldr	r1, [pc, #40]	; (8001a84 <HAL_RCC_ClockConfig+0x1c8>)
 8001a5c:	5ccb      	ldrb	r3, [r1, r3]
 8001a5e:	fa22 f303 	lsr.w	r3, r2, r3
 8001a62:	4a09      	ldr	r2, [pc, #36]	; (8001a88 <HAL_RCC_ClockConfig+0x1cc>)
 8001a64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001a66:	4b09      	ldr	r3, [pc, #36]	; (8001a8c <HAL_RCC_ClockConfig+0x1d0>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff f98a 	bl	8000d84 <HAL_InitTick>

  return HAL_OK;
 8001a70:	2300      	movs	r3, #0
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3710      	adds	r7, #16
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40022000 	.word	0x40022000
 8001a80:	40021000 	.word	0x40021000
 8001a84:	08002550 	.word	0x08002550
 8001a88:	20000004 	.word	0x20000004
 8001a8c:	2000000c 	.word	0x2000000c

08001a90 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b087      	sub	sp, #28
 8001a94:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001a96:	2300      	movs	r3, #0
 8001a98:	60fb      	str	r3, [r7, #12]
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	60bb      	str	r3, [r7, #8]
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	617b      	str	r3, [r7, #20]
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001aaa:	4b1e      	ldr	r3, [pc, #120]	; (8001b24 <HAL_RCC_GetSysClockFreq+0x94>)
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	f003 030c 	and.w	r3, r3, #12
 8001ab6:	2b04      	cmp	r3, #4
 8001ab8:	d002      	beq.n	8001ac0 <HAL_RCC_GetSysClockFreq+0x30>
 8001aba:	2b08      	cmp	r3, #8
 8001abc:	d003      	beq.n	8001ac6 <HAL_RCC_GetSysClockFreq+0x36>
 8001abe:	e027      	b.n	8001b10 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ac0:	4b19      	ldr	r3, [pc, #100]	; (8001b28 <HAL_RCC_GetSysClockFreq+0x98>)
 8001ac2:	613b      	str	r3, [r7, #16]
      break;
 8001ac4:	e027      	b.n	8001b16 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	0c9b      	lsrs	r3, r3, #18
 8001aca:	f003 030f 	and.w	r3, r3, #15
 8001ace:	4a17      	ldr	r2, [pc, #92]	; (8001b2c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001ad0:	5cd3      	ldrb	r3, [r2, r3]
 8001ad2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d010      	beq.n	8001b00 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ade:	4b11      	ldr	r3, [pc, #68]	; (8001b24 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	0c5b      	lsrs	r3, r3, #17
 8001ae4:	f003 0301 	and.w	r3, r3, #1
 8001ae8:	4a11      	ldr	r2, [pc, #68]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001aea:	5cd3      	ldrb	r3, [r2, r3]
 8001aec:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	4a0d      	ldr	r2, [pc, #52]	; (8001b28 <HAL_RCC_GetSysClockFreq+0x98>)
 8001af2:	fb02 f203 	mul.w	r2, r2, r3
 8001af6:	68bb      	ldr	r3, [r7, #8]
 8001af8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001afc:	617b      	str	r3, [r7, #20]
 8001afe:	e004      	b.n	8001b0a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	4a0c      	ldr	r2, [pc, #48]	; (8001b34 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001b04:	fb02 f303 	mul.w	r3, r2, r3
 8001b08:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	613b      	str	r3, [r7, #16]
      break;
 8001b0e:	e002      	b.n	8001b16 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001b10:	4b05      	ldr	r3, [pc, #20]	; (8001b28 <HAL_RCC_GetSysClockFreq+0x98>)
 8001b12:	613b      	str	r3, [r7, #16]
      break;
 8001b14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b16:	693b      	ldr	r3, [r7, #16]
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	371c      	adds	r7, #28
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bc80      	pop	{r7}
 8001b20:	4770      	bx	lr
 8001b22:	bf00      	nop
 8001b24:	40021000 	.word	0x40021000
 8001b28:	007a1200 	.word	0x007a1200
 8001b2c:	08002560 	.word	0x08002560
 8001b30:	08002570 	.word	0x08002570
 8001b34:	003d0900 	.word	0x003d0900

08001b38 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b085      	sub	sp, #20
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001b40:	4b0a      	ldr	r3, [pc, #40]	; (8001b6c <RCC_Delay+0x34>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a0a      	ldr	r2, [pc, #40]	; (8001b70 <RCC_Delay+0x38>)
 8001b46:	fba2 2303 	umull	r2, r3, r2, r3
 8001b4a:	0a5b      	lsrs	r3, r3, #9
 8001b4c:	687a      	ldr	r2, [r7, #4]
 8001b4e:	fb02 f303 	mul.w	r3, r2, r3
 8001b52:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001b54:	bf00      	nop
  }
  while (Delay --);
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	1e5a      	subs	r2, r3, #1
 8001b5a:	60fa      	str	r2, [r7, #12]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d1f9      	bne.n	8001b54 <RCC_Delay+0x1c>
}
 8001b60:	bf00      	nop
 8001b62:	bf00      	nop
 8001b64:	3714      	adds	r7, #20
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bc80      	pop	{r7}
 8001b6a:	4770      	bx	lr
 8001b6c:	20000004 	.word	0x20000004
 8001b70:	10624dd3 	.word	0x10624dd3

08001b74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d101      	bne.n	8001b86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b82:	2301      	movs	r3, #1
 8001b84:	e041      	b.n	8001c0a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d106      	bne.n	8001ba0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2200      	movs	r2, #0
 8001b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	f7fe ff1e 	bl	80009dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2202      	movs	r2, #2
 8001ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	3304      	adds	r3, #4
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	4610      	mov	r0, r2
 8001bb4:	f000 fa56 	bl	8002064 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2201      	movs	r2, #1
 8001bbc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2201      	movs	r2, #1
 8001bcc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2201      	movs	r2, #1
 8001bdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2201      	movs	r2, #1
 8001be4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2201      	movs	r2, #1
 8001bec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2201      	movs	r2, #1
 8001c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001c08:	2300      	movs	r3, #0
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3708      	adds	r7, #8
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
	...

08001c14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b085      	sub	sp, #20
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d001      	beq.n	8001c2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e035      	b.n	8001c98 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2202      	movs	r2, #2
 8001c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	68da      	ldr	r2, [r3, #12]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f042 0201 	orr.w	r2, r2, #1
 8001c42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a16      	ldr	r2, [pc, #88]	; (8001ca4 <HAL_TIM_Base_Start_IT+0x90>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d009      	beq.n	8001c62 <HAL_TIM_Base_Start_IT+0x4e>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c56:	d004      	beq.n	8001c62 <HAL_TIM_Base_Start_IT+0x4e>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a12      	ldr	r2, [pc, #72]	; (8001ca8 <HAL_TIM_Base_Start_IT+0x94>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d111      	bne.n	8001c86 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	f003 0307 	and.w	r3, r3, #7
 8001c6c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	2b06      	cmp	r3, #6
 8001c72:	d010      	beq.n	8001c96 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f042 0201 	orr.w	r2, r2, #1
 8001c82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c84:	e007      	b.n	8001c96 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f042 0201 	orr.w	r2, r2, #1
 8001c94:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001c96:	2300      	movs	r3, #0
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3714      	adds	r7, #20
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bc80      	pop	{r7}
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	40012c00 	.word	0x40012c00
 8001ca8:	40000400 	.word	0x40000400

08001cac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	68db      	ldr	r3, [r3, #12]
 8001cba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	691b      	ldr	r3, [r3, #16]
 8001cc2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	f003 0302 	and.w	r3, r3, #2
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d020      	beq.n	8001d10 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	f003 0302 	and.w	r3, r3, #2
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d01b      	beq.n	8001d10 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f06f 0202 	mvn.w	r2, #2
 8001ce0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	699b      	ldr	r3, [r3, #24]
 8001cee:	f003 0303 	and.w	r3, r3, #3
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d003      	beq.n	8001cfe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f000 f998 	bl	800202c <HAL_TIM_IC_CaptureCallback>
 8001cfc:	e005      	b.n	8001d0a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f000 f98b 	bl	800201a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d04:	6878      	ldr	r0, [r7, #4]
 8001d06:	f000 f99a 	bl	800203e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	f003 0304 	and.w	r3, r3, #4
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d020      	beq.n	8001d5c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	f003 0304 	and.w	r3, r3, #4
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d01b      	beq.n	8001d5c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f06f 0204 	mvn.w	r2, #4
 8001d2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2202      	movs	r2, #2
 8001d32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	699b      	ldr	r3, [r3, #24]
 8001d3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d003      	beq.n	8001d4a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f000 f972 	bl	800202c <HAL_TIM_IC_CaptureCallback>
 8001d48:	e005      	b.n	8001d56 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f000 f965 	bl	800201a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f000 f974 	bl	800203e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2200      	movs	r2, #0
 8001d5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	f003 0308 	and.w	r3, r3, #8
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d020      	beq.n	8001da8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	f003 0308 	and.w	r3, r3, #8
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d01b      	beq.n	8001da8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f06f 0208 	mvn.w	r2, #8
 8001d78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2204      	movs	r2, #4
 8001d7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	69db      	ldr	r3, [r3, #28]
 8001d86:	f003 0303 	and.w	r3, r3, #3
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d003      	beq.n	8001d96 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f000 f94c 	bl	800202c <HAL_TIM_IC_CaptureCallback>
 8001d94:	e005      	b.n	8001da2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f000 f93f 	bl	800201a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d9c:	6878      	ldr	r0, [r7, #4]
 8001d9e:	f000 f94e 	bl	800203e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2200      	movs	r2, #0
 8001da6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	f003 0310 	and.w	r3, r3, #16
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d020      	beq.n	8001df4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	f003 0310 	and.w	r3, r3, #16
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d01b      	beq.n	8001df4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f06f 0210 	mvn.w	r2, #16
 8001dc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2208      	movs	r2, #8
 8001dca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	69db      	ldr	r3, [r3, #28]
 8001dd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d003      	beq.n	8001de2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f000 f926 	bl	800202c <HAL_TIM_IC_CaptureCallback>
 8001de0:	e005      	b.n	8001dee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f000 f919 	bl	800201a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f000 f928 	bl	800203e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2200      	movs	r2, #0
 8001df2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	f003 0301 	and.w	r3, r3, #1
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d00c      	beq.n	8001e18 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	f003 0301 	and.w	r3, r3, #1
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d007      	beq.n	8001e18 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f06f 0201 	mvn.w	r2, #1
 8001e10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f7fe fd84 	bl	8000920 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d00c      	beq.n	8001e3c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d007      	beq.n	8001e3c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001e34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f000 fa6f 	bl	800231a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d00c      	beq.n	8001e60 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d007      	beq.n	8001e60 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001e58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f000 f8f8 	bl	8002050 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	f003 0320 	and.w	r3, r3, #32
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d00c      	beq.n	8001e84 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	f003 0320 	and.w	r3, r3, #32
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d007      	beq.n	8001e84 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f06f 0220 	mvn.w	r2, #32
 8001e7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e7e:	6878      	ldr	r0, [r7, #4]
 8001e80:	f000 fa42 	bl	8002308 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e84:	bf00      	nop
 8001e86:	3710      	adds	r7, #16
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e96:	2300      	movs	r3, #0
 8001e98:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d101      	bne.n	8001ea8 <HAL_TIM_ConfigClockSource+0x1c>
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	e0b4      	b.n	8002012 <HAL_TIM_ConfigClockSource+0x186>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2201      	movs	r2, #1
 8001eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2202      	movs	r2, #2
 8001eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	689b      	ldr	r3, [r3, #8]
 8001ebe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001ec6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001ece:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	68ba      	ldr	r2, [r7, #8]
 8001ed6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001ee0:	d03e      	beq.n	8001f60 <HAL_TIM_ConfigClockSource+0xd4>
 8001ee2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001ee6:	f200 8087 	bhi.w	8001ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8001eea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001eee:	f000 8086 	beq.w	8001ffe <HAL_TIM_ConfigClockSource+0x172>
 8001ef2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ef6:	d87f      	bhi.n	8001ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8001ef8:	2b70      	cmp	r3, #112	; 0x70
 8001efa:	d01a      	beq.n	8001f32 <HAL_TIM_ConfigClockSource+0xa6>
 8001efc:	2b70      	cmp	r3, #112	; 0x70
 8001efe:	d87b      	bhi.n	8001ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8001f00:	2b60      	cmp	r3, #96	; 0x60
 8001f02:	d050      	beq.n	8001fa6 <HAL_TIM_ConfigClockSource+0x11a>
 8001f04:	2b60      	cmp	r3, #96	; 0x60
 8001f06:	d877      	bhi.n	8001ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8001f08:	2b50      	cmp	r3, #80	; 0x50
 8001f0a:	d03c      	beq.n	8001f86 <HAL_TIM_ConfigClockSource+0xfa>
 8001f0c:	2b50      	cmp	r3, #80	; 0x50
 8001f0e:	d873      	bhi.n	8001ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8001f10:	2b40      	cmp	r3, #64	; 0x40
 8001f12:	d058      	beq.n	8001fc6 <HAL_TIM_ConfigClockSource+0x13a>
 8001f14:	2b40      	cmp	r3, #64	; 0x40
 8001f16:	d86f      	bhi.n	8001ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8001f18:	2b30      	cmp	r3, #48	; 0x30
 8001f1a:	d064      	beq.n	8001fe6 <HAL_TIM_ConfigClockSource+0x15a>
 8001f1c:	2b30      	cmp	r3, #48	; 0x30
 8001f1e:	d86b      	bhi.n	8001ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8001f20:	2b20      	cmp	r3, #32
 8001f22:	d060      	beq.n	8001fe6 <HAL_TIM_ConfigClockSource+0x15a>
 8001f24:	2b20      	cmp	r3, #32
 8001f26:	d867      	bhi.n	8001ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d05c      	beq.n	8001fe6 <HAL_TIM_ConfigClockSource+0x15a>
 8001f2c:	2b10      	cmp	r3, #16
 8001f2e:	d05a      	beq.n	8001fe6 <HAL_TIM_ConfigClockSource+0x15a>
 8001f30:	e062      	b.n	8001ff8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6818      	ldr	r0, [r3, #0]
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	6899      	ldr	r1, [r3, #8]
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	685a      	ldr	r2, [r3, #4]
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	68db      	ldr	r3, [r3, #12]
 8001f42:	f000 f96a 	bl	800221a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001f4e:	68bb      	ldr	r3, [r7, #8]
 8001f50:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001f54:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	68ba      	ldr	r2, [r7, #8]
 8001f5c:	609a      	str	r2, [r3, #8]
      break;
 8001f5e:	e04f      	b.n	8002000 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6818      	ldr	r0, [r3, #0]
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	6899      	ldr	r1, [r3, #8]
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685a      	ldr	r2, [r3, #4]
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	f000 f953 	bl	800221a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	689a      	ldr	r2, [r3, #8]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001f82:	609a      	str	r2, [r3, #8]
      break;
 8001f84:	e03c      	b.n	8002000 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6818      	ldr	r0, [r3, #0]
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	6859      	ldr	r1, [r3, #4]
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	68db      	ldr	r3, [r3, #12]
 8001f92:	461a      	mov	r2, r3
 8001f94:	f000 f8ca 	bl	800212c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	2150      	movs	r1, #80	; 0x50
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f000 f921 	bl	80021e6 <TIM_ITRx_SetConfig>
      break;
 8001fa4:	e02c      	b.n	8002000 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6818      	ldr	r0, [r3, #0]
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	6859      	ldr	r1, [r3, #4]
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	68db      	ldr	r3, [r3, #12]
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	f000 f8e8 	bl	8002188 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2160      	movs	r1, #96	; 0x60
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f000 f911 	bl	80021e6 <TIM_ITRx_SetConfig>
      break;
 8001fc4:	e01c      	b.n	8002000 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6818      	ldr	r0, [r3, #0]
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	6859      	ldr	r1, [r3, #4]
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	68db      	ldr	r3, [r3, #12]
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	f000 f8aa 	bl	800212c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	2140      	movs	r1, #64	; 0x40
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f000 f901 	bl	80021e6 <TIM_ITRx_SetConfig>
      break;
 8001fe4:	e00c      	b.n	8002000 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4619      	mov	r1, r3
 8001ff0:	4610      	mov	r0, r2
 8001ff2:	f000 f8f8 	bl	80021e6 <TIM_ITRx_SetConfig>
      break;
 8001ff6:	e003      	b.n	8002000 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	73fb      	strb	r3, [r7, #15]
      break;
 8001ffc:	e000      	b.n	8002000 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001ffe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2201      	movs	r2, #1
 8002004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2200      	movs	r2, #0
 800200c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002010:	7bfb      	ldrb	r3, [r7, #15]
}
 8002012:	4618      	mov	r0, r3
 8002014:	3710      	adds	r7, #16
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}

0800201a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800201a:	b480      	push	{r7}
 800201c:	b083      	sub	sp, #12
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002022:	bf00      	nop
 8002024:	370c      	adds	r7, #12
 8002026:	46bd      	mov	sp, r7
 8002028:	bc80      	pop	{r7}
 800202a:	4770      	bx	lr

0800202c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	bc80      	pop	{r7}
 800203c:	4770      	bx	lr

0800203e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800203e:	b480      	push	{r7}
 8002040:	b083      	sub	sp, #12
 8002042:	af00      	add	r7, sp, #0
 8002044:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002046:	bf00      	nop
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	bc80      	pop	{r7}
 800204e:	4770      	bx	lr

08002050 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002058:	bf00      	nop
 800205a:	370c      	adds	r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	bc80      	pop	{r7}
 8002060:	4770      	bx	lr
	...

08002064 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	4a2b      	ldr	r2, [pc, #172]	; (8002124 <TIM_Base_SetConfig+0xc0>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d007      	beq.n	800208c <TIM_Base_SetConfig+0x28>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002082:	d003      	beq.n	800208c <TIM_Base_SetConfig+0x28>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4a28      	ldr	r2, [pc, #160]	; (8002128 <TIM_Base_SetConfig+0xc4>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d108      	bne.n	800209e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002092:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	68fa      	ldr	r2, [r7, #12]
 800209a:	4313      	orrs	r3, r2
 800209c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4a20      	ldr	r2, [pc, #128]	; (8002124 <TIM_Base_SetConfig+0xc0>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d007      	beq.n	80020b6 <TIM_Base_SetConfig+0x52>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020ac:	d003      	beq.n	80020b6 <TIM_Base_SetConfig+0x52>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a1d      	ldr	r2, [pc, #116]	; (8002128 <TIM_Base_SetConfig+0xc4>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d108      	bne.n	80020c8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	68db      	ldr	r3, [r3, #12]
 80020c2:	68fa      	ldr	r2, [r7, #12]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	695b      	ldr	r3, [r3, #20]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	68fa      	ldr	r2, [r7, #12]
 80020da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	689a      	ldr	r2, [r3, #8]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	4a0d      	ldr	r2, [pc, #52]	; (8002124 <TIM_Base_SetConfig+0xc0>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d103      	bne.n	80020fc <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	691a      	ldr	r2, [r3, #16]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2201      	movs	r2, #1
 8002100:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	691b      	ldr	r3, [r3, #16]
 8002106:	f003 0301 	and.w	r3, r3, #1
 800210a:	2b00      	cmp	r3, #0
 800210c:	d005      	beq.n	800211a <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	691b      	ldr	r3, [r3, #16]
 8002112:	f023 0201 	bic.w	r2, r3, #1
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	611a      	str	r2, [r3, #16]
  }
}
 800211a:	bf00      	nop
 800211c:	3714      	adds	r7, #20
 800211e:	46bd      	mov	sp, r7
 8002120:	bc80      	pop	{r7}
 8002122:	4770      	bx	lr
 8002124:	40012c00 	.word	0x40012c00
 8002128:	40000400 	.word	0x40000400

0800212c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800212c:	b480      	push	{r7}
 800212e:	b087      	sub	sp, #28
 8002130:	af00      	add	r7, sp, #0
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	60b9      	str	r1, [r7, #8]
 8002136:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	6a1b      	ldr	r3, [r3, #32]
 800213c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	6a1b      	ldr	r3, [r3, #32]
 8002142:	f023 0201 	bic.w	r2, r3, #1
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	699b      	ldr	r3, [r3, #24]
 800214e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002156:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	011b      	lsls	r3, r3, #4
 800215c:	693a      	ldr	r2, [r7, #16]
 800215e:	4313      	orrs	r3, r2
 8002160:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	f023 030a 	bic.w	r3, r3, #10
 8002168:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800216a:	697a      	ldr	r2, [r7, #20]
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	4313      	orrs	r3, r2
 8002170:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	693a      	ldr	r2, [r7, #16]
 8002176:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	697a      	ldr	r2, [r7, #20]
 800217c:	621a      	str	r2, [r3, #32]
}
 800217e:	bf00      	nop
 8002180:	371c      	adds	r7, #28
 8002182:	46bd      	mov	sp, r7
 8002184:	bc80      	pop	{r7}
 8002186:	4770      	bx	lr

08002188 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002188:	b480      	push	{r7}
 800218a:	b087      	sub	sp, #28
 800218c:	af00      	add	r7, sp, #0
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	60b9      	str	r1, [r7, #8]
 8002192:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	6a1b      	ldr	r3, [r3, #32]
 8002198:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	6a1b      	ldr	r3, [r3, #32]
 800219e:	f023 0210 	bic.w	r2, r3, #16
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	699b      	ldr	r3, [r3, #24]
 80021aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80021b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	031b      	lsls	r3, r3, #12
 80021b8:	693a      	ldr	r2, [r7, #16]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80021c4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80021c6:	68bb      	ldr	r3, [r7, #8]
 80021c8:	011b      	lsls	r3, r3, #4
 80021ca:	697a      	ldr	r2, [r7, #20]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	693a      	ldr	r2, [r7, #16]
 80021d4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	697a      	ldr	r2, [r7, #20]
 80021da:	621a      	str	r2, [r3, #32]
}
 80021dc:	bf00      	nop
 80021de:	371c      	adds	r7, #28
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bc80      	pop	{r7}
 80021e4:	4770      	bx	lr

080021e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80021e6:	b480      	push	{r7}
 80021e8:	b085      	sub	sp, #20
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	6078      	str	r0, [r7, #4]
 80021ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80021fe:	683a      	ldr	r2, [r7, #0]
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	4313      	orrs	r3, r2
 8002204:	f043 0307 	orr.w	r3, r3, #7
 8002208:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	68fa      	ldr	r2, [r7, #12]
 800220e:	609a      	str	r2, [r3, #8]
}
 8002210:	bf00      	nop
 8002212:	3714      	adds	r7, #20
 8002214:	46bd      	mov	sp, r7
 8002216:	bc80      	pop	{r7}
 8002218:	4770      	bx	lr

0800221a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800221a:	b480      	push	{r7}
 800221c:	b087      	sub	sp, #28
 800221e:	af00      	add	r7, sp, #0
 8002220:	60f8      	str	r0, [r7, #12]
 8002222:	60b9      	str	r1, [r7, #8]
 8002224:	607a      	str	r2, [r7, #4]
 8002226:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002234:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	021a      	lsls	r2, r3, #8
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	431a      	orrs	r2, r3
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	4313      	orrs	r3, r2
 8002242:	697a      	ldr	r2, [r7, #20]
 8002244:	4313      	orrs	r3, r2
 8002246:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	697a      	ldr	r2, [r7, #20]
 800224c:	609a      	str	r2, [r3, #8]
}
 800224e:	bf00      	nop
 8002250:	371c      	adds	r7, #28
 8002252:	46bd      	mov	sp, r7
 8002254:	bc80      	pop	{r7}
 8002256:	4770      	bx	lr

08002258 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002258:	b480      	push	{r7}
 800225a:	b085      	sub	sp, #20
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002268:	2b01      	cmp	r3, #1
 800226a:	d101      	bne.n	8002270 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800226c:	2302      	movs	r3, #2
 800226e:	e041      	b.n	80022f4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2201      	movs	r2, #1
 8002274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2202      	movs	r2, #2
 800227c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002296:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	68fa      	ldr	r2, [r7, #12]
 800229e:	4313      	orrs	r3, r2
 80022a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	68fa      	ldr	r2, [r7, #12]
 80022a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a14      	ldr	r2, [pc, #80]	; (8002300 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d009      	beq.n	80022c8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022bc:	d004      	beq.n	80022c8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a10      	ldr	r2, [pc, #64]	; (8002304 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d10c      	bne.n	80022e2 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80022ce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	68ba      	ldr	r2, [r7, #8]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	68ba      	ldr	r2, [r7, #8]
 80022e0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2201      	movs	r2, #1
 80022e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2200      	movs	r2, #0
 80022ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80022f2:	2300      	movs	r3, #0
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3714      	adds	r7, #20
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bc80      	pop	{r7}
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	40012c00 	.word	0x40012c00
 8002304:	40000400 	.word	0x40000400

08002308 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002310:	bf00      	nop
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	bc80      	pop	{r7}
 8002318:	4770      	bx	lr

0800231a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800231a:	b480      	push	{r7}
 800231c:	b083      	sub	sp, #12
 800231e:	af00      	add	r7, sp, #0
 8002320:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002322:	bf00      	nop
 8002324:	370c      	adds	r7, #12
 8002326:	46bd      	mov	sp, r7
 8002328:	bc80      	pop	{r7}
 800232a:	4770      	bx	lr

0800232c <__errno>:
 800232c:	4b01      	ldr	r3, [pc, #4]	; (8002334 <__errno+0x8>)
 800232e:	6818      	ldr	r0, [r3, #0]
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	20000014 	.word	0x20000014

08002338 <__libc_init_array>:
 8002338:	b570      	push	{r4, r5, r6, lr}
 800233a:	2600      	movs	r6, #0
 800233c:	4d0c      	ldr	r5, [pc, #48]	; (8002370 <__libc_init_array+0x38>)
 800233e:	4c0d      	ldr	r4, [pc, #52]	; (8002374 <__libc_init_array+0x3c>)
 8002340:	1b64      	subs	r4, r4, r5
 8002342:	10a4      	asrs	r4, r4, #2
 8002344:	42a6      	cmp	r6, r4
 8002346:	d109      	bne.n	800235c <__libc_init_array+0x24>
 8002348:	f000 f8f6 	bl	8002538 <_init>
 800234c:	2600      	movs	r6, #0
 800234e:	4d0a      	ldr	r5, [pc, #40]	; (8002378 <__libc_init_array+0x40>)
 8002350:	4c0a      	ldr	r4, [pc, #40]	; (800237c <__libc_init_array+0x44>)
 8002352:	1b64      	subs	r4, r4, r5
 8002354:	10a4      	asrs	r4, r4, #2
 8002356:	42a6      	cmp	r6, r4
 8002358:	d105      	bne.n	8002366 <__libc_init_array+0x2e>
 800235a:	bd70      	pop	{r4, r5, r6, pc}
 800235c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002360:	4798      	blx	r3
 8002362:	3601      	adds	r6, #1
 8002364:	e7ee      	b.n	8002344 <__libc_init_array+0xc>
 8002366:	f855 3b04 	ldr.w	r3, [r5], #4
 800236a:	4798      	blx	r3
 800236c:	3601      	adds	r6, #1
 800236e:	e7f2      	b.n	8002356 <__libc_init_array+0x1e>
 8002370:	08002574 	.word	0x08002574
 8002374:	08002574 	.word	0x08002574
 8002378:	08002574 	.word	0x08002574
 800237c:	08002578 	.word	0x08002578

08002380 <malloc>:
 8002380:	4b02      	ldr	r3, [pc, #8]	; (800238c <malloc+0xc>)
 8002382:	4601      	mov	r1, r0
 8002384:	6818      	ldr	r0, [r3, #0]
 8002386:	f000 b85f 	b.w	8002448 <_malloc_r>
 800238a:	bf00      	nop
 800238c:	20000014 	.word	0x20000014

08002390 <free>:
 8002390:	4b02      	ldr	r3, [pc, #8]	; (800239c <free+0xc>)
 8002392:	4601      	mov	r1, r0
 8002394:	6818      	ldr	r0, [r3, #0]
 8002396:	f000 b80b 	b.w	80023b0 <_free_r>
 800239a:	bf00      	nop
 800239c:	20000014 	.word	0x20000014

080023a0 <memset>:
 80023a0:	4603      	mov	r3, r0
 80023a2:	4402      	add	r2, r0
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d100      	bne.n	80023aa <memset+0xa>
 80023a8:	4770      	bx	lr
 80023aa:	f803 1b01 	strb.w	r1, [r3], #1
 80023ae:	e7f9      	b.n	80023a4 <memset+0x4>

080023b0 <_free_r>:
 80023b0:	b538      	push	{r3, r4, r5, lr}
 80023b2:	4605      	mov	r5, r0
 80023b4:	2900      	cmp	r1, #0
 80023b6:	d043      	beq.n	8002440 <_free_r+0x90>
 80023b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80023bc:	1f0c      	subs	r4, r1, #4
 80023be:	2b00      	cmp	r3, #0
 80023c0:	bfb8      	it	lt
 80023c2:	18e4      	addlt	r4, r4, r3
 80023c4:	f000 f8aa 	bl	800251c <__malloc_lock>
 80023c8:	4a1e      	ldr	r2, [pc, #120]	; (8002444 <_free_r+0x94>)
 80023ca:	6813      	ldr	r3, [r2, #0]
 80023cc:	4610      	mov	r0, r2
 80023ce:	b933      	cbnz	r3, 80023de <_free_r+0x2e>
 80023d0:	6063      	str	r3, [r4, #4]
 80023d2:	6014      	str	r4, [r2, #0]
 80023d4:	4628      	mov	r0, r5
 80023d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80023da:	f000 b8a5 	b.w	8002528 <__malloc_unlock>
 80023de:	42a3      	cmp	r3, r4
 80023e0:	d90a      	bls.n	80023f8 <_free_r+0x48>
 80023e2:	6821      	ldr	r1, [r4, #0]
 80023e4:	1862      	adds	r2, r4, r1
 80023e6:	4293      	cmp	r3, r2
 80023e8:	bf01      	itttt	eq
 80023ea:	681a      	ldreq	r2, [r3, #0]
 80023ec:	685b      	ldreq	r3, [r3, #4]
 80023ee:	1852      	addeq	r2, r2, r1
 80023f0:	6022      	streq	r2, [r4, #0]
 80023f2:	6063      	str	r3, [r4, #4]
 80023f4:	6004      	str	r4, [r0, #0]
 80023f6:	e7ed      	b.n	80023d4 <_free_r+0x24>
 80023f8:	461a      	mov	r2, r3
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	b10b      	cbz	r3, 8002402 <_free_r+0x52>
 80023fe:	42a3      	cmp	r3, r4
 8002400:	d9fa      	bls.n	80023f8 <_free_r+0x48>
 8002402:	6811      	ldr	r1, [r2, #0]
 8002404:	1850      	adds	r0, r2, r1
 8002406:	42a0      	cmp	r0, r4
 8002408:	d10b      	bne.n	8002422 <_free_r+0x72>
 800240a:	6820      	ldr	r0, [r4, #0]
 800240c:	4401      	add	r1, r0
 800240e:	1850      	adds	r0, r2, r1
 8002410:	4283      	cmp	r3, r0
 8002412:	6011      	str	r1, [r2, #0]
 8002414:	d1de      	bne.n	80023d4 <_free_r+0x24>
 8002416:	6818      	ldr	r0, [r3, #0]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	4401      	add	r1, r0
 800241c:	6011      	str	r1, [r2, #0]
 800241e:	6053      	str	r3, [r2, #4]
 8002420:	e7d8      	b.n	80023d4 <_free_r+0x24>
 8002422:	d902      	bls.n	800242a <_free_r+0x7a>
 8002424:	230c      	movs	r3, #12
 8002426:	602b      	str	r3, [r5, #0]
 8002428:	e7d4      	b.n	80023d4 <_free_r+0x24>
 800242a:	6820      	ldr	r0, [r4, #0]
 800242c:	1821      	adds	r1, r4, r0
 800242e:	428b      	cmp	r3, r1
 8002430:	bf01      	itttt	eq
 8002432:	6819      	ldreq	r1, [r3, #0]
 8002434:	685b      	ldreq	r3, [r3, #4]
 8002436:	1809      	addeq	r1, r1, r0
 8002438:	6021      	streq	r1, [r4, #0]
 800243a:	6063      	str	r3, [r4, #4]
 800243c:	6054      	str	r4, [r2, #4]
 800243e:	e7c9      	b.n	80023d4 <_free_r+0x24>
 8002440:	bd38      	pop	{r3, r4, r5, pc}
 8002442:	bf00      	nop
 8002444:	200000c0 	.word	0x200000c0

08002448 <_malloc_r>:
 8002448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800244a:	1ccd      	adds	r5, r1, #3
 800244c:	f025 0503 	bic.w	r5, r5, #3
 8002450:	3508      	adds	r5, #8
 8002452:	2d0c      	cmp	r5, #12
 8002454:	bf38      	it	cc
 8002456:	250c      	movcc	r5, #12
 8002458:	2d00      	cmp	r5, #0
 800245a:	4606      	mov	r6, r0
 800245c:	db01      	blt.n	8002462 <_malloc_r+0x1a>
 800245e:	42a9      	cmp	r1, r5
 8002460:	d903      	bls.n	800246a <_malloc_r+0x22>
 8002462:	230c      	movs	r3, #12
 8002464:	6033      	str	r3, [r6, #0]
 8002466:	2000      	movs	r0, #0
 8002468:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800246a:	f000 f857 	bl	800251c <__malloc_lock>
 800246e:	4921      	ldr	r1, [pc, #132]	; (80024f4 <_malloc_r+0xac>)
 8002470:	680a      	ldr	r2, [r1, #0]
 8002472:	4614      	mov	r4, r2
 8002474:	b99c      	cbnz	r4, 800249e <_malloc_r+0x56>
 8002476:	4f20      	ldr	r7, [pc, #128]	; (80024f8 <_malloc_r+0xb0>)
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	b923      	cbnz	r3, 8002486 <_malloc_r+0x3e>
 800247c:	4621      	mov	r1, r4
 800247e:	4630      	mov	r0, r6
 8002480:	f000 f83c 	bl	80024fc <_sbrk_r>
 8002484:	6038      	str	r0, [r7, #0]
 8002486:	4629      	mov	r1, r5
 8002488:	4630      	mov	r0, r6
 800248a:	f000 f837 	bl	80024fc <_sbrk_r>
 800248e:	1c43      	adds	r3, r0, #1
 8002490:	d123      	bne.n	80024da <_malloc_r+0x92>
 8002492:	230c      	movs	r3, #12
 8002494:	4630      	mov	r0, r6
 8002496:	6033      	str	r3, [r6, #0]
 8002498:	f000 f846 	bl	8002528 <__malloc_unlock>
 800249c:	e7e3      	b.n	8002466 <_malloc_r+0x1e>
 800249e:	6823      	ldr	r3, [r4, #0]
 80024a0:	1b5b      	subs	r3, r3, r5
 80024a2:	d417      	bmi.n	80024d4 <_malloc_r+0x8c>
 80024a4:	2b0b      	cmp	r3, #11
 80024a6:	d903      	bls.n	80024b0 <_malloc_r+0x68>
 80024a8:	6023      	str	r3, [r4, #0]
 80024aa:	441c      	add	r4, r3
 80024ac:	6025      	str	r5, [r4, #0]
 80024ae:	e004      	b.n	80024ba <_malloc_r+0x72>
 80024b0:	6863      	ldr	r3, [r4, #4]
 80024b2:	42a2      	cmp	r2, r4
 80024b4:	bf0c      	ite	eq
 80024b6:	600b      	streq	r3, [r1, #0]
 80024b8:	6053      	strne	r3, [r2, #4]
 80024ba:	4630      	mov	r0, r6
 80024bc:	f000 f834 	bl	8002528 <__malloc_unlock>
 80024c0:	f104 000b 	add.w	r0, r4, #11
 80024c4:	1d23      	adds	r3, r4, #4
 80024c6:	f020 0007 	bic.w	r0, r0, #7
 80024ca:	1ac2      	subs	r2, r0, r3
 80024cc:	d0cc      	beq.n	8002468 <_malloc_r+0x20>
 80024ce:	1a1b      	subs	r3, r3, r0
 80024d0:	50a3      	str	r3, [r4, r2]
 80024d2:	e7c9      	b.n	8002468 <_malloc_r+0x20>
 80024d4:	4622      	mov	r2, r4
 80024d6:	6864      	ldr	r4, [r4, #4]
 80024d8:	e7cc      	b.n	8002474 <_malloc_r+0x2c>
 80024da:	1cc4      	adds	r4, r0, #3
 80024dc:	f024 0403 	bic.w	r4, r4, #3
 80024e0:	42a0      	cmp	r0, r4
 80024e2:	d0e3      	beq.n	80024ac <_malloc_r+0x64>
 80024e4:	1a21      	subs	r1, r4, r0
 80024e6:	4630      	mov	r0, r6
 80024e8:	f000 f808 	bl	80024fc <_sbrk_r>
 80024ec:	3001      	adds	r0, #1
 80024ee:	d1dd      	bne.n	80024ac <_malloc_r+0x64>
 80024f0:	e7cf      	b.n	8002492 <_malloc_r+0x4a>
 80024f2:	bf00      	nop
 80024f4:	200000c0 	.word	0x200000c0
 80024f8:	200000c4 	.word	0x200000c4

080024fc <_sbrk_r>:
 80024fc:	b538      	push	{r3, r4, r5, lr}
 80024fe:	2300      	movs	r3, #0
 8002500:	4d05      	ldr	r5, [pc, #20]	; (8002518 <_sbrk_r+0x1c>)
 8002502:	4604      	mov	r4, r0
 8002504:	4608      	mov	r0, r1
 8002506:	602b      	str	r3, [r5, #0]
 8002508:	f7fe fabe 	bl	8000a88 <_sbrk>
 800250c:	1c43      	adds	r3, r0, #1
 800250e:	d102      	bne.n	8002516 <_sbrk_r+0x1a>
 8002510:	682b      	ldr	r3, [r5, #0]
 8002512:	b103      	cbz	r3, 8002516 <_sbrk_r+0x1a>
 8002514:	6023      	str	r3, [r4, #0]
 8002516:	bd38      	pop	{r3, r4, r5, pc}
 8002518:	2000047c 	.word	0x2000047c

0800251c <__malloc_lock>:
 800251c:	4801      	ldr	r0, [pc, #4]	; (8002524 <__malloc_lock+0x8>)
 800251e:	f000 b809 	b.w	8002534 <__retarget_lock_acquire_recursive>
 8002522:	bf00      	nop
 8002524:	20000484 	.word	0x20000484

08002528 <__malloc_unlock>:
 8002528:	4801      	ldr	r0, [pc, #4]	; (8002530 <__malloc_unlock+0x8>)
 800252a:	f000 b804 	b.w	8002536 <__retarget_lock_release_recursive>
 800252e:	bf00      	nop
 8002530:	20000484 	.word	0x20000484

08002534 <__retarget_lock_acquire_recursive>:
 8002534:	4770      	bx	lr

08002536 <__retarget_lock_release_recursive>:
 8002536:	4770      	bx	lr

08002538 <_init>:
 8002538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800253a:	bf00      	nop
 800253c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800253e:	bc08      	pop	{r3}
 8002540:	469e      	mov	lr, r3
 8002542:	4770      	bx	lr

08002544 <_fini>:
 8002544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002546:	bf00      	nop
 8002548:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800254a:	bc08      	pop	{r3}
 800254c:	469e      	mov	lr, r3
 800254e:	4770      	bx	lr
