/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [24:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [24:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [21:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire [5:0] celloutsig_0_35z;
  wire [25:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [21:0] celloutsig_0_41z;
  reg [16:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  reg [21:0] celloutsig_0_44z;
  wire [31:0] celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [9:0] celloutsig_0_49z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [16:0] celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [8:0] celloutsig_0_56z;
  reg [19:0] celloutsig_0_59z;
  reg [5:0] celloutsig_0_5z;
  wire [12:0] celloutsig_0_60z;
  wire celloutsig_0_65z;
  wire [3:0] celloutsig_0_67z;
  wire [21:0] celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire celloutsig_0_89z;
  wire [9:0] celloutsig_0_8z;
  wire [22:0] celloutsig_0_90z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_43z = ~(celloutsig_0_34z[1] & celloutsig_0_32z);
  assign celloutsig_1_11z = ~(celloutsig_1_0z & celloutsig_1_4z);
  assign celloutsig_0_11z = ~(celloutsig_0_4z[1] & celloutsig_0_6z[12]);
  assign celloutsig_0_2z = ~(in_data[10] & in_data[49]);
  assign celloutsig_0_48z = ~(celloutsig_0_8z[2] | celloutsig_0_1z[3]);
  assign celloutsig_0_89z = ~(celloutsig_0_17z[0] | celloutsig_0_56z[5]);
  assign celloutsig_0_21z = ~(celloutsig_0_5z[3] | celloutsig_0_19z[1]);
  assign celloutsig_0_30z = ~(celloutsig_0_7z[0] | celloutsig_0_24z);
  assign celloutsig_0_38z = celloutsig_0_18z | ~(celloutsig_0_37z);
  assign celloutsig_0_54z = celloutsig_0_28z | ~(celloutsig_0_22z);
  assign celloutsig_1_19z = celloutsig_1_7z | ~(celloutsig_1_7z);
  assign celloutsig_0_3z = celloutsig_0_1z[17] | celloutsig_0_2z;
  assign celloutsig_0_31z = celloutsig_0_22z | celloutsig_0_7z[4];
  assign celloutsig_0_50z = celloutsig_0_9z[0] ^ celloutsig_0_11z;
  assign celloutsig_0_55z = celloutsig_0_18z ^ celloutsig_0_17z[2];
  assign celloutsig_0_65z = celloutsig_0_44z[20] ^ celloutsig_0_53z;
  assign celloutsig_1_0z = in_data[111] ^ in_data[182];
  assign celloutsig_1_18z = celloutsig_1_11z ^ celloutsig_1_8z[1];
  assign celloutsig_0_23z = celloutsig_0_17z[2] ^ celloutsig_0_0z[4];
  assign celloutsig_0_24z = celloutsig_0_18z ^ celloutsig_0_23z;
  assign celloutsig_0_33z = ~(celloutsig_0_19z[0] ^ celloutsig_0_30z);
  assign celloutsig_0_15z = ~(celloutsig_0_1z[13] ^ celloutsig_0_4z[2]);
  assign celloutsig_0_49z = { celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_7z } + celloutsig_0_6z[17:8];
  assign celloutsig_1_8z = celloutsig_1_3z + { in_data[146:144], celloutsig_1_7z };
  assign celloutsig_0_25z = { celloutsig_0_10z[12:11], celloutsig_0_19z, celloutsig_0_15z } + celloutsig_0_7z;
  assign celloutsig_0_26z = celloutsig_0_6z[5:2] + { in_data[36:35], celloutsig_0_23z, celloutsig_0_23z };
  assign celloutsig_0_29z = { celloutsig_0_6z[16:4], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_26z } + { celloutsig_0_1z[21:2], celloutsig_0_22z, celloutsig_0_22z };
  assign celloutsig_0_45z = { celloutsig_0_29z[8:3], celloutsig_0_26z, celloutsig_0_0z, celloutsig_0_38z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_37z, celloutsig_0_11z, celloutsig_0_43z, celloutsig_0_5z } & { celloutsig_0_36z[25:1], celloutsig_0_0z };
  assign celloutsig_0_6z = { celloutsig_0_1z[23:10], celloutsig_0_0z, celloutsig_0_2z } & { in_data[49:29], celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[80:74] / { 1'h1, in_data[49:44] };
  assign celloutsig_0_51z = { celloutsig_0_29z[14:6], celloutsig_0_48z, celloutsig_0_0z } / { 1'h1, celloutsig_0_41z[20:5] };
  assign celloutsig_0_67z = { celloutsig_0_33z, celloutsig_0_16z, celloutsig_0_55z, celloutsig_0_16z } / { 1'h1, celloutsig_0_26z[2:0] };
  assign celloutsig_0_53z = { celloutsig_0_41z[9], celloutsig_0_16z, celloutsig_0_50z, celloutsig_0_33z, celloutsig_0_11z } == { celloutsig_0_35z[3:0], celloutsig_0_15z };
  assign celloutsig_0_20z = celloutsig_0_7z[3:1] == in_data[76:74];
  assign celloutsig_0_32z = { celloutsig_0_8z[7:2], celloutsig_0_26z } > celloutsig_0_29z[12:3];
  assign celloutsig_0_37z = { celloutsig_0_10z[13:2], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_24z } > { celloutsig_0_26z[2:0], celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_19z };
  assign celloutsig_0_14z = { celloutsig_0_0z[1], celloutsig_0_5z, celloutsig_0_11z } > in_data[19:12];
  assign celloutsig_0_81z = celloutsig_0_29z[20:5] <= { celloutsig_0_27z[6:4], celloutsig_0_47z, celloutsig_0_23z, celloutsig_0_67z, celloutsig_0_25z, celloutsig_0_43z };
  assign celloutsig_0_18z = celloutsig_0_7z[3:1] <= { celloutsig_0_1z[1], celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_1_2z = { in_data[176:158], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } && { in_data[145:128], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_3z[2:0], celloutsig_1_2z } && in_data[121:118];
  assign celloutsig_0_16z = celloutsig_0_9z && celloutsig_0_0z[5:3];
  assign celloutsig_0_60z = { celloutsig_0_27z[12:2], celloutsig_0_40z, celloutsig_0_11z } % { 1'h1, celloutsig_0_5z[4:0], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_43z, celloutsig_0_24z };
  assign celloutsig_0_1z = in_data[35:11] % { 1'h1, in_data[44:21] };
  assign celloutsig_0_19z = { celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, celloutsig_0_8z[1:0] };
  assign celloutsig_0_35z = { celloutsig_0_31z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_24z } * { celloutsig_0_0z[5:1], celloutsig_0_23z };
  assign celloutsig_0_56z = celloutsig_0_36z[8:0] * celloutsig_0_51z[8:0];
  assign celloutsig_0_7z = { celloutsig_0_6z[7:3], celloutsig_0_3z } * celloutsig_0_1z[17:12];
  assign celloutsig_0_90z = { celloutsig_0_36z[21:2], celloutsig_0_81z, celloutsig_0_80z, celloutsig_0_50z } * { celloutsig_0_45z[26:18], celloutsig_0_60z, celloutsig_0_72z };
  assign celloutsig_0_9z = celloutsig_0_6z[18:16] * celloutsig_0_5z[3:1];
  assign celloutsig_1_3z = { in_data[150], celloutsig_1_1z } * in_data[163:160];
  assign celloutsig_0_10z = { in_data[83:71], celloutsig_0_2z } * { celloutsig_0_6z[13:11], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_34z = celloutsig_0_12z ? { celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_23z } : { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_11z };
  assign celloutsig_0_4z = in_data[90] ? celloutsig_0_1z[11:9] : celloutsig_0_0z[4:2];
  assign celloutsig_1_1z = in_data[139] ? { in_data[168:167], celloutsig_1_0z } : in_data[158:156];
  assign celloutsig_0_13z = celloutsig_0_2z ? celloutsig_0_0z[5:0] : celloutsig_0_8z[7:2];
  assign celloutsig_0_80z = celloutsig_0_49z[4] & celloutsig_0_59z[7];
  assign celloutsig_0_28z = celloutsig_0_9z[0] & celloutsig_0_13z[2];
  assign celloutsig_0_22z = | celloutsig_0_10z[8:2];
  assign celloutsig_0_8z = { in_data[25:22], celloutsig_0_7z } << { celloutsig_0_5z[5:3], celloutsig_0_0z };
  assign celloutsig_0_27z = { celloutsig_0_7z[4:2], celloutsig_0_6z } <<< { celloutsig_0_10z[13:4], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_0z };
  assign celloutsig_0_41z = { celloutsig_0_1z[21:10], celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_24z } - { celloutsig_0_27z[21:8], celloutsig_0_38z, celloutsig_0_0z };
  assign celloutsig_1_6z = { in_data[131:120], celloutsig_1_2z } - { in_data[122:117], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_36z = { celloutsig_0_29z[19:2], celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_33z } ~^ { celloutsig_0_27z, celloutsig_0_15z };
  assign celloutsig_0_47z = ~((celloutsig_0_38z & celloutsig_0_24z) | celloutsig_0_19z[0]);
  assign celloutsig_0_72z = ~((celloutsig_0_41z[18] & celloutsig_0_65z) | celloutsig_0_53z);
  assign celloutsig_1_7z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_6z[8]);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_42z = 17'h00000;
    else if (!clkin_data[32]) celloutsig_0_42z = in_data[75:59];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_44z = 22'h000000;
    else if (clkin_data[0]) celloutsig_0_44z = { celloutsig_0_29z[21:1], celloutsig_0_23z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_5z = 6'h00;
    else if (!clkin_data[32]) celloutsig_0_5z = { celloutsig_0_0z[3:2], celloutsig_0_2z, celloutsig_0_4z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_59z = 20'h00000;
    else if (!clkin_data[0]) celloutsig_0_59z = { celloutsig_0_31z, celloutsig_0_47z, celloutsig_0_54z, celloutsig_0_42z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_17z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_17z = celloutsig_0_10z[12:10];
  assign celloutsig_0_40z = ~((celloutsig_0_33z & celloutsig_0_6z[20]) | (celloutsig_0_0z[5] & celloutsig_0_5z[0]));
  assign celloutsig_0_12z = ~((in_data[20] & celloutsig_0_11z) | (celloutsig_0_0z[1] & celloutsig_0_7z[3]));
  assign { out_data[128], out_data[96], out_data[32], out_data[22:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
