# 14. Synchronous Digital Systems (SDS):

Trasister: Semiconductor device to amplify or switch signals

Modern digital systems designed in CMOS

* MOS: Metal-Oxide on Semiconductor
* C for complementary: normally-open and normally-closed switches

## MOS Transistors

Drain, Gate Source

<figure><img src=".gitbook/assets/image (134).png" alt="" width="375"><figcaption></figcaption></figure>

{% hint style="info" %}
To remember: <mark style="color:red;">n (“normal”), p (has a circle, like the top part of P itself)</mark>
{% endhint %}

N-Type Switch action:&#x20;

* Open when voltage at G is low&#x20;
* Closes when voltage at G is high&#x20;
* voltage(G) > voltage (S) + ε

<figure><img src=".gitbook/assets/image (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1).png" alt="" width="171"><figcaption><p>Sim N-type open</p></figcaption></figure>

<figure><img src=".gitbook/assets/image (2) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1).png" alt="" width="175"><figcaption><p>Sim N-type close</p></figcaption></figure>

## NAND

You can build AND, OR, NOT out of NAND!

* AND: add a inverter for output;
* OR: add inverter for input a and input b
* NOT: set a to 1 or b to 1;



$$
\overline{ab} = c
$$

$$
\overline{a} + \overline{b} = c
$$

<figure><img src=".gitbook/assets/image (4) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1).png" alt="" width="344"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (7) (1) (1) (1) (1) (1) (1) (1) (1) (1).png" alt="" width="136"><figcaption></figcaption></figure>



## Synchronous Digital Systems&#x20;

made up of two basic types of circuits:&#x20;

* Stateless Combinational Logic (CL) circuits&#x20;
  * Output is a function of the inputs only.&#x20;
  * Similar to a pure function in mathematics, y = f(x). (<mark style="color:red;">No way to store information from one invocation to the next, no side effects</mark>)&#x20;
* State Elements&#x20;
  * Circuits that store information.

<figure><img src=".gitbook/assets/image (5) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1).png" alt="" width="301"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (6) (1) (1) (1) (1) (1) (1) (1) (1) (1).png" alt="" width="302"><figcaption></figcaption></figure>

## Clock

In synchronous systems, all changes follow clock edges.

## Circuit Delay

<figure><img src=".gitbook/assets/image (135).png" alt="" width="375"><figcaption></figcaption></figure>

