##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for SD_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SD_Clock:R vs. SD_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK     | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 
Clock: SD_Clock      | Frequency: 73.07 MHz  | Target: 0.40 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
SD_Clock      SD_Clock       2.5e+006         2486315     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name       Setup to Clk  Clock Name:Phase  
--------------  ------------  ----------------  
SD_MISO(0)_PAD  15127         SD_Clock:R        


                       3.2::Clock to Out
                       -----------------

Port Name       Clock to Out  Clock Name:Phase  
--------------  ------------  ----------------  
SD_MOSI(0)_PAD  23707         SD_Clock:R        
SD_SCLK(0)_PAD  24562         SD_Clock:R        


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for SD_Clock
**************************************
Clock: SD_Clock
Frequency: 73.07 MHz | Target: 0.40 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_1
Path End       : \SPIM_SD:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_SD:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2486315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -2850
----------------------------------------------   ------- 
End-of-path required time (ps)                   2497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10835
-------------------------------------   ----- 
End-of-path arrival time (ps)           10835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_1   count7cell      1940   1940  2486315  RISE       1
\SPIM_SD:BSPIM:load_rx_data\/main_3  macrocell1      2935   4875  2486315  RISE       1
\SPIM_SD:BSPIM:load_rx_data\/q       macrocell1      3350   8225  2486315  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   2610  10835  2486315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SD_Clock:R vs. SD_Clock:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_1
Path End       : \SPIM_SD:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_SD:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2486315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -2850
----------------------------------------------   ------- 
End-of-path required time (ps)                   2497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10835
-------------------------------------   ----- 
End-of-path arrival time (ps)           10835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_1   count7cell      1940   1940  2486315  RISE       1
\SPIM_SD:BSPIM:load_rx_data\/main_3  macrocell1      2935   4875  2486315  RISE       1
\SPIM_SD:BSPIM:load_rx_data\/q       macrocell1      3350   8225  2486315  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   2610  10835  2486315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_1
Path End       : \SPIM_SD:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_SD:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2486315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -2850
----------------------------------------------   ------- 
End-of-path required time (ps)                   2497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10835
-------------------------------------   ----- 
End-of-path arrival time (ps)           10835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_1   count7cell      1940   1940  2486315  RISE       1
\SPIM_SD:BSPIM:load_rx_data\/main_3  macrocell1      2935   4875  2486315  RISE       1
\SPIM_SD:BSPIM:load_rx_data\/q       macrocell1      3350   8225  2486315  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   2610  10835  2486315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM_SD:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_SD:BSPIM:RxStsReg\/clock
Path slack     : 2486459p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                   2499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13041
-------------------------------------   ----- 
End-of-path arrival time (ps)           13041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  2486459  RISE       1
\SPIM_SD:BSPIM:rx_status_6\/main_5          macrocell4      3776   7356  2486459  RISE       1
\SPIM_SD:BSPIM:rx_status_6\/q               macrocell4      3350  10706  2486459  RISE       1
\SPIM_SD:BSPIM:RxStsReg\/status_6           statusicell2    2335  13041  2486459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:RxStsReg\/clock                             statusicell2        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_0\/q
Path End       : \SPIM_SD:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_SD:BSPIM:TxStsReg\/clock
Path slack     : 2487750p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                   2499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11750
-------------------------------------   ----- 
End-of-path arrival time (ps)           11750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_0\/q           macrocell8     1250   1250  2487750  RISE       1
\SPIM_SD:BSPIM:tx_status_0\/main_2  macrocell2     4214   5464  2487750  RISE       1
\SPIM_SD:BSPIM:tx_status_0\/q       macrocell2     3350   8814  2487750  RISE       1
\SPIM_SD:BSPIM:TxStsReg\/status_0   statusicell1   2936  11750  2487750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:TxStsReg\/clock                             statusicell1        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_1
Path End       : \SPIM_SD:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_SD:BSPIM:TxStsReg\/clock
Path slack     : 2487865p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                   2499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11635
-------------------------------------   ----- 
End-of-path arrival time (ps)           11635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_1   count7cell     1940   1940  2486315  RISE       1
\SPIM_SD:BSPIM:load_rx_data\/main_3  macrocell1     2935   4875  2486315  RISE       1
\SPIM_SD:BSPIM:load_rx_data\/q       macrocell1     3350   8225  2486315  RISE       1
\SPIM_SD:BSPIM:TxStsReg\/status_3    statusicell1   3410  11635  2487865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:TxStsReg\/clock                             statusicell1        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_0\/q
Path End       : \SPIM_SD:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_SD:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2488374p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -6010
----------------------------------------------   ------- 
End-of-path required time (ps)                   2493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_0\/q            macrocell8      1250   1250  2487750  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   4366   5616  2488374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_SD:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_SD:BSPIM:state_0\/clock_0
Path slack     : 2488636p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7854
-------------------------------------   ---- 
End-of-path arrival time (ps)           7854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2488636  RISE       1
\SPIM_SD:BSPIM:state_0\/main_3              macrocell8      4274   7854  2488636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_23/main_4
Capture Clock  : Net_23/clock_0
Path slack     : 2488804p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7686
-------------------------------------   ---- 
End-of-path arrival time (ps)           7686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                           model name     delay     AT    slack  edge  Fanout
---------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   5360   5360  2488804  RISE       1
Net_23/main_4                      macrocell5      2326   7686  2488804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_2\/q
Path End       : \SPIM_SD:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_SD:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2489812p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -6010
----------------------------------------------   ------- 
End-of-path required time (ps)                   2493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell6          0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_2\/q            macrocell6      1250   1250  2488878  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   2928   4178  2489812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_1\/q
Path End       : \SPIM_SD:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_SD:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2489812p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -6010
----------------------------------------------   ------- 
End-of-path required time (ps)                   2493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell7          0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_1\/q            macrocell7      1250   1250  2489047  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   2928   4178  2489812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_SD:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_SD:BSPIM:state_2\/clock_0
Path slack     : 2490272p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6218
-------------------------------------   ---- 
End-of-path arrival time (ps)           6218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2488636  RISE       1
\SPIM_SD:BSPIM:state_2\/main_8              macrocell6      2638   6218  2490272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_SD:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_SD:BSPIM:state_1\/clock_0
Path slack     : 2490272p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6218
-------------------------------------   ---- 
End-of-path arrival time (ps)           6218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2488636  RISE       1
\SPIM_SD:BSPIM:state_1\/main_8              macrocell7      2638   6218  2490272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell7          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_3
Path End       : \SPIM_SD:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_SD:BSPIM:load_cond\/clock_0
Path slack     : 2490850p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_3  count7cell    1940   1940  2486415  RISE       1
\SPIM_SD:BSPIM:load_cond\/main_4    macrocell10   3700   5640  2490850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:load_cond\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_0\/q
Path End       : \SPIM_SD:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_SD:BSPIM:state_2\/clock_0
Path slack     : 2490864p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5626
-------------------------------------   ---- 
End-of-path arrival time (ps)           5626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_0\/q       macrocell8    1250   1250  2487750  RISE       1
\SPIM_SD:BSPIM:state_2\/main_2  macrocell6    4376   5626  2490864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_0\/q
Path End       : \SPIM_SD:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_SD:BSPIM:state_1\/clock_0
Path slack     : 2490864p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5626
-------------------------------------   ---- 
End-of-path arrival time (ps)           5626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_0\/q       macrocell8    1250   1250  2487750  RISE       1
\SPIM_SD:BSPIM:state_1\/main_2  macrocell7    4376   5626  2490864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell7          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_0\/q
Path End       : \SPIM_SD:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM_SD:BSPIM:ld_ident\/clock_0
Path slack     : 2490864p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5626
-------------------------------------   ---- 
End-of-path arrival time (ps)           5626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_0\/q        macrocell8    1250   1250  2487750  RISE       1
\SPIM_SD:BSPIM:ld_ident\/main_2  macrocell11   4376   5626  2490864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_4
Path End       : \SPIM_SD:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_SD:BSPIM:load_cond\/clock_0
Path slack     : 2490867p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_4  count7cell    1940   1940  2486428  RISE       1
\SPIM_SD:BSPIM:load_cond\/main_3    macrocell10   3683   5623  2490867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:load_cond\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_2\/q
Path End       : Net_7/main_0
Capture Clock  : Net_7/clock_0
Path slack     : 2490905p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5585
-------------------------------------   ---- 
End-of-path arrival time (ps)           5585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell6          0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_2\/q  macrocell6    1250   1250  2488878  RISE       1
Net_7/main_0               macrocell9    4335   5585  2490905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_7/clock_0                                              macrocell9          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_2\/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 2490905p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5585
-------------------------------------   ---- 
End-of-path arrival time (ps)           5585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell6          0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_2\/q  macrocell6    1250   1250  2488878  RISE       1
Net_25/main_0              macrocell13   4335   5585  2490905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell13         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_2\/q
Path End       : \SPIM_SD:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_SD:BSPIM:state_0\/clock_0
Path slack     : 2490924p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5566
-------------------------------------   ---- 
End-of-path arrival time (ps)           5566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell6          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_2\/q       macrocell6    1250   1250  2488878  RISE       1
\SPIM_SD:BSPIM:state_0\/main_0  macrocell8    4316   5566  2490924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_2\/q
Path End       : \SPIM_SD:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_SD:BSPIM:load_cond\/clock_0
Path slack     : 2490924p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5566
-------------------------------------   ---- 
End-of-path arrival time (ps)           5566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell6          0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_2\/q         macrocell6    1250   1250  2488878  RISE       1
\SPIM_SD:BSPIM:load_cond\/main_0  macrocell10   4316   5566  2490924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:load_cond\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_2\/q
Path End       : \SPIM_SD:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_SD:BSPIM:cnt_enable\/clock_0
Path slack     : 2490925p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell6          0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_2\/q          macrocell6    1250   1250  2488878  RISE       1
\SPIM_SD:BSPIM:cnt_enable\/main_0  macrocell12   4315   5565  2490925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:cnt_enable\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_0\/q
Path End       : Net_23/main_3
Capture Clock  : Net_23/clock_0
Path slack     : 2491026p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_0\/q  macrocell8    1250   1250  2487750  RISE       1
Net_23/main_3              macrocell5    4214   5464  2491026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_1
Path End       : \SPIM_SD:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_SD:BSPIM:load_cond\/clock_0
Path slack     : 2491028p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_1  count7cell    1940   1940  2486315  RISE       1
\SPIM_SD:BSPIM:load_cond\/main_6    macrocell10   3522   5462  2491028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:load_cond\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SD:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_SD:BSPIM:load_cond\/clock_0
Path slack     : 2491071p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_0  count7cell    1940   1940  2486621  RISE       1
\SPIM_SD:BSPIM:load_cond\/main_7    macrocell10   3479   5419  2491071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:load_cond\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_1\/q
Path End       : Net_7/main_1
Capture Clock  : Net_7/clock_0
Path slack     : 2491073p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell7          0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_1\/q  macrocell7    1250   1250  2489047  RISE       1
Net_7/main_1               macrocell9    4167   5417  2491073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_7/clock_0                                              macrocell9          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_1\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 2491073p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell7          0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_1\/q  macrocell7    1250   1250  2489047  RISE       1
Net_25/main_1              macrocell13   4167   5417  2491073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell13         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_2
Path End       : \SPIM_SD:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_SD:BSPIM:load_cond\/clock_0
Path slack     : 2491077p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_2  count7cell    1940   1940  2486632  RISE       1
\SPIM_SD:BSPIM:load_cond\/main_5    macrocell10   3473   5413  2491077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:load_cond\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_1\/q
Path End       : \SPIM_SD:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_SD:BSPIM:state_0\/clock_0
Path slack     : 2491088p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell7          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_1\/q       macrocell7    1250   1250  2489047  RISE       1
\SPIM_SD:BSPIM:state_0\/main_1  macrocell8    4152   5402  2491088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_1\/q
Path End       : \SPIM_SD:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_SD:BSPIM:load_cond\/clock_0
Path slack     : 2491088p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell7          0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_1\/q         macrocell7    1250   1250  2489047  RISE       1
\SPIM_SD:BSPIM:load_cond\/main_1  macrocell10   4152   5402  2491088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:load_cond\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_1\/q
Path End       : \SPIM_SD:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_SD:BSPIM:cnt_enable\/clock_0
Path slack     : 2491097p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell7          0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_1\/q          macrocell7    1250   1250  2489047  RISE       1
\SPIM_SD:BSPIM:cnt_enable\/main_1  macrocell12   4143   5393  2491097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:cnt_enable\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:cnt_enable\/q
Path End       : \SPIM_SD:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_SD:BSPIM:BitCounter\/clock
Path slack     : 2491303p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -4060
----------------------------------------------   ------- 
End-of-path required time (ps)                   2495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:cnt_enable\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:cnt_enable\/q       macrocell12   1250   1250  2491303  RISE       1
\SPIM_SD:BSPIM:BitCounter\/enable  count7cell    3387   4637  2491303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_25/q
Path End       : Net_25/main_3
Capture Clock  : Net_25/clock_0
Path slack     : 2491432p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell13         0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_25/q       macrocell13   1250   1250  2491432  RISE       1
Net_25/main_3  macrocell13   3808   5058  2491432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell13         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23/q
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 2491460p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell5          0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_23/q       macrocell5    1250   1250  2491460  RISE       1
Net_23/main_0  macrocell5    3780   5030  2491460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_1
Path End       : Net_23/main_8
Capture Clock  : Net_23/clock_0
Path slack     : 2491615p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_1  count7cell    1940   1940  2486315  RISE       1
Net_23/main_8                       macrocell5    2935   4875  2491615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_1
Path End       : \SPIM_SD:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_SD:BSPIM:state_2\/clock_0
Path slack     : 2491624p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_1  count7cell    1940   1940  2486315  RISE       1
\SPIM_SD:BSPIM:state_2\/main_6      macrocell6    2926   4866  2491624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_1
Path End       : \SPIM_SD:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_SD:BSPIM:state_1\/clock_0
Path slack     : 2491624p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_1  count7cell    1940   1940  2486315  RISE       1
\SPIM_SD:BSPIM:state_1\/main_6      macrocell7    2926   4866  2491624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell7          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_1
Path End       : \SPIM_SD:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM_SD:BSPIM:ld_ident\/clock_0
Path slack     : 2491624p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_1  count7cell    1940   1940  2486315  RISE       1
\SPIM_SD:BSPIM:ld_ident\/main_6     macrocell11   2926   4866  2491624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_3
Path End       : Net_23/main_6
Capture Clock  : Net_23/clock_0
Path slack     : 2491715p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_3  count7cell    1940   1940  2486415  RISE       1
Net_23/main_6                       macrocell5    2835   4775  2491715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_4
Path End       : Net_23/main_5
Capture Clock  : Net_23/clock_0
Path slack     : 2491728p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_4  count7cell    1940   1940  2486428  RISE       1
Net_23/main_5                       macrocell5    2822   4762  2491728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_3
Path End       : \SPIM_SD:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_SD:BSPIM:state_2\/clock_0
Path slack     : 2491741p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_3  count7cell    1940   1940  2486415  RISE       1
\SPIM_SD:BSPIM:state_2\/main_4      macrocell6    2809   4749  2491741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_3
Path End       : \SPIM_SD:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_SD:BSPIM:state_1\/clock_0
Path slack     : 2491741p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_3  count7cell    1940   1940  2486415  RISE       1
\SPIM_SD:BSPIM:state_1\/main_4      macrocell7    2809   4749  2491741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell7          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_3
Path End       : \SPIM_SD:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM_SD:BSPIM:ld_ident\/clock_0
Path slack     : 2491741p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_3  count7cell    1940   1940  2486415  RISE       1
\SPIM_SD:BSPIM:ld_ident\/main_4     macrocell11   2809   4749  2491741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_4
Path End       : \SPIM_SD:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_SD:BSPIM:state_2\/clock_0
Path slack     : 2491756p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_4  count7cell    1940   1940  2486428  RISE       1
\SPIM_SD:BSPIM:state_2\/main_3      macrocell6    2794   4734  2491756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_4
Path End       : \SPIM_SD:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_SD:BSPIM:state_1\/clock_0
Path slack     : 2491756p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_4  count7cell    1940   1940  2486428  RISE       1
\SPIM_SD:BSPIM:state_1\/main_3      macrocell7    2794   4734  2491756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell7          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_4
Path End       : \SPIM_SD:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM_SD:BSPIM:ld_ident\/clock_0
Path slack     : 2491756p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_4  count7cell    1940   1940  2486428  RISE       1
\SPIM_SD:BSPIM:ld_ident\/main_3     macrocell11   2794   4734  2491756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_0
Path End       : Net_23/main_9
Capture Clock  : Net_23/clock_0
Path slack     : 2491920p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_0  count7cell    1940   1940  2486621  RISE       1
Net_23/main_9                       macrocell5    2630   4570  2491920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_2
Path End       : Net_23/main_7
Capture Clock  : Net_23/clock_0
Path slack     : 2491932p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_2  count7cell    1940   1940  2486632  RISE       1
Net_23/main_7                       macrocell5    2618   4558  2491932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SD:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_SD:BSPIM:state_2\/clock_0
Path slack     : 2491934p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_0  count7cell    1940   1940  2486621  RISE       1
\SPIM_SD:BSPIM:state_2\/main_7      macrocell6    2616   4556  2491934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SD:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_SD:BSPIM:state_1\/clock_0
Path slack     : 2491934p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_0  count7cell    1940   1940  2486621  RISE       1
\SPIM_SD:BSPIM:state_1\/main_7      macrocell7    2616   4556  2491934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell7          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SD:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM_SD:BSPIM:ld_ident\/clock_0
Path slack     : 2491934p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_0  count7cell    1940   1940  2486621  RISE       1
\SPIM_SD:BSPIM:ld_ident\/main_7     macrocell11   2616   4556  2491934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_2
Path End       : \SPIM_SD:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_SD:BSPIM:state_2\/clock_0
Path slack     : 2491940p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_2  count7cell    1940   1940  2486632  RISE       1
\SPIM_SD:BSPIM:state_2\/main_5      macrocell6    2610   4550  2491940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_2
Path End       : \SPIM_SD:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_SD:BSPIM:state_1\/clock_0
Path slack     : 2491940p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_2  count7cell    1940   1940  2486632  RISE       1
\SPIM_SD:BSPIM:state_1\/main_5      macrocell7    2610   4550  2491940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell7          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_2
Path End       : \SPIM_SD:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM_SD:BSPIM:ld_ident\/clock_0
Path slack     : 2491940p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_2  count7cell    1940   1940  2486632  RISE       1
\SPIM_SD:BSPIM:ld_ident\/main_5     macrocell11   2610   4550  2491940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_0\/q
Path End       : Net_7/main_2
Capture Clock  : Net_7/clock_0
Path slack     : 2491948p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4542
-------------------------------------   ---- 
End-of-path arrival time (ps)           4542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_0\/q  macrocell8    1250   1250  2487750  RISE       1
Net_7/main_2               macrocell9    3292   4542  2491948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_7/clock_0                                              macrocell9          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_0\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 2491948p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4542
-------------------------------------   ---- 
End-of-path arrival time (ps)           4542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_0\/q  macrocell8    1250   1250  2487750  RISE       1
Net_25/main_2              macrocell13   3292   4542  2491948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell13         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_0\/q
Path End       : \SPIM_SD:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_SD:BSPIM:state_0\/clock_0
Path slack     : 2491953p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4537
-------------------------------------   ---- 
End-of-path arrival time (ps)           4537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_0\/q       macrocell8    1250   1250  2487750  RISE       1
\SPIM_SD:BSPIM:state_0\/main_2  macrocell8    3287   4537  2491953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_0\/q
Path End       : \SPIM_SD:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_SD:BSPIM:load_cond\/clock_0
Path slack     : 2491953p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4537
-------------------------------------   ---- 
End-of-path arrival time (ps)           4537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_0\/q         macrocell8    1250   1250  2487750  RISE       1
\SPIM_SD:BSPIM:load_cond\/main_2  macrocell10   3287   4537  2491953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:load_cond\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_0\/q
Path End       : \SPIM_SD:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_SD:BSPIM:cnt_enable\/clock_0
Path slack     : 2491982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_0\/q          macrocell8    1250   1250  2487750  RISE       1
\SPIM_SD:BSPIM:cnt_enable\/main_2  macrocell12   3258   4508  2491982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:cnt_enable\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_2\/q
Path End       : \SPIM_SD:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_SD:BSPIM:state_2\/clock_0
Path slack     : 2492147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell6          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_2\/q       macrocell6    1250   1250  2488878  RISE       1
\SPIM_SD:BSPIM:state_2\/main_0  macrocell6    3093   4343  2492147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_2\/q
Path End       : \SPIM_SD:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_SD:BSPIM:state_1\/clock_0
Path slack     : 2492147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell6          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_2\/q       macrocell6    1250   1250  2488878  RISE       1
\SPIM_SD:BSPIM:state_1\/main_0  macrocell7    3093   4343  2492147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell7          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_2\/q
Path End       : \SPIM_SD:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM_SD:BSPIM:ld_ident\/clock_0
Path slack     : 2492147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_2\/q        macrocell6    1250   1250  2488878  RISE       1
\SPIM_SD:BSPIM:ld_ident\/main_0  macrocell11   3093   4343  2492147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_2\/q
Path End       : Net_23/main_1
Capture Clock  : Net_23/clock_0
Path slack     : 2492154p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell6          0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_2\/q  macrocell6    1250   1250  2488878  RISE       1
Net_23/main_1              macrocell5    3086   4336  2492154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_1\/q
Path End       : \SPIM_SD:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_SD:BSPIM:state_2\/clock_0
Path slack     : 2492318p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell7          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_1\/q       macrocell7    1250   1250  2489047  RISE       1
\SPIM_SD:BSPIM:state_2\/main_1  macrocell6    2922   4172  2492318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_1\/q
Path End       : \SPIM_SD:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_SD:BSPIM:state_1\/clock_0
Path slack     : 2492318p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell7          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_1\/q       macrocell7    1250   1250  2489047  RISE       1
\SPIM_SD:BSPIM:state_1\/main_1  macrocell7    2922   4172  2492318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell7          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_1\/q
Path End       : \SPIM_SD:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM_SD:BSPIM:ld_ident\/clock_0
Path slack     : 2492318p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_1\/q        macrocell7    1250   1250  2489047  RISE       1
\SPIM_SD:BSPIM:ld_ident\/main_1  macrocell11   2922   4172  2492318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_1\/q
Path End       : Net_23/main_2
Capture Clock  : Net_23/clock_0
Path slack     : 2492323p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell7          0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_1\/q  macrocell7    1250   1250  2489047  RISE       1
Net_23/main_2              macrocell5    2917   4167  2492323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:ld_ident\/q
Path End       : \SPIM_SD:BSPIM:state_2\/main_9
Capture Clock  : \SPIM_SD:BSPIM:state_2\/clock_0
Path slack     : 2492472p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:ld_ident\/q      macrocell11   1250   1250  2492472  RISE       1
\SPIM_SD:BSPIM:state_2\/main_9  macrocell6    2768   4018  2492472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:ld_ident\/q
Path End       : \SPIM_SD:BSPIM:state_1\/main_9
Capture Clock  : \SPIM_SD:BSPIM:state_1\/clock_0
Path slack     : 2492472p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:ld_ident\/q      macrocell11   1250   1250  2492472  RISE       1
\SPIM_SD:BSPIM:state_1\/main_9  macrocell7    2768   4018  2492472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell7          0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:ld_ident\/q
Path End       : \SPIM_SD:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM_SD:BSPIM:ld_ident\/clock_0
Path slack     : 2492472p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:ld_ident\/q       macrocell11   1250   1250  2492472  RISE       1
\SPIM_SD:BSPIM:ld_ident\/main_8  macrocell11   2768   4018  2492472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:ld_ident\/q
Path End       : Net_23/main_10
Capture Clock  : Net_23/clock_0
Path slack     : 2492473p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:ld_ident\/q  macrocell11   1250   1250  2492472  RISE       1
Net_23/main_10              macrocell5    2767   4017  2492473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:cnt_enable\/q
Path End       : \SPIM_SD:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_SD:BSPIM:cnt_enable\/clock_0
Path slack     : 2492623p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:cnt_enable\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:cnt_enable\/q       macrocell12   1250   1250  2491303  RISE       1
\SPIM_SD:BSPIM:cnt_enable\/main_3  macrocell12   2617   3867  2492623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:cnt_enable\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7/q
Path End       : Net_7/main_3
Capture Clock  : Net_7/clock_0
Path slack     : 2492932p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_7/clock_0                                              macrocell9          0      0  RISE       1

Data path
pin name      model name   delay     AT    slack  edge  Fanout
------------  -----------  -----  -----  -------  ----  ------
Net_7/q       macrocell9    1250   1250  2492932  RISE       1
Net_7/main_3  macrocell9    2308   3558  2492932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_7/clock_0                                              macrocell9          0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:load_cond\/q
Path End       : \SPIM_SD:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_SD:BSPIM:load_cond\/clock_0
Path slack     : 2492944p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:load_cond\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:load_cond\/q       macrocell10   1250   1250  2492944  RISE       1
\SPIM_SD:BSPIM:load_cond\/main_8  macrocell10   2296   3546  2492944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:load_cond\/clock_0                          macrocell10         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

