* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Mar 10 2020 15:49:22

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2\sbt_backend\bin\win32\opt\packer.exe  C:/lscc/iCEcube2/sbt_backend/devices\ICE40P04.dev  C:/Users/User/Documents/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/netlist/oadb-top  --outdir  C:/Users/User/Documents/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/packer  --package  TQ144  --basename  HoloBlade  --src_sdc_file  C:/Users/User/Documents/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/placer/top_pl.sdc  --dst_sdc_file  C:/Users/User/Documents/Dev/awesome-board-firmware/HoloBlade_Implmnt/top_pk.sdc  --translator  C:/lscc/iCEcube2/sbt_backend/bin/sdc_translator.tcl  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: top
Used Logic Cell: 512/3520
Used Logic Tile: 134/440
Used IO Cell:    98/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 0/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: SLM_CLK_c
Clock Source: FIFO_CLK 
Clock Driver: FIFO_CLK_pad (ICE_GB_IO)
Driver Position: (0, 10, 1)
Fanout to FF: 224
Fanout to Tile: 78

Clock Domain: spi0.spi_clk
Clock Source: spi0.spi_clk_N_391 SLM_CLK_c 
Clock Driver: spi0.spi_clk_76 (SB_DFF)
Driver Position: (9, 13, 6)
Fanout to FF: 57
Fanout to Tile: 19


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
19|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
18|   1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
17|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
16|   0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0   
15|   0 0 0 0 0 0 2 1 0 1 2 0 1 0 0 0 0 1 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 1 0 0 0 0 0 0   
13|   0 0 0 0 2 1 0 0 1 0 0 1 0 0 0 0 1 1 0 0 0 0 0 0   
12|   0 0 0 0 1 1 1 8 0 1 0 1 0 1 0 1 0 0 0 0 0 0 1 0   
11|   0 0 0 0 0 5 6 4 1 8 1 3 1 1 4 5 1 0 0 0 0 0 0 0   
10|   0 0 0 0 0 2 5 6 4 4 4 5 3 5 5 1 8 1 0 0 0 0 0 0   
 9|   0 0 0 0 0 5 7 5 8 3 7 4 8 8 8 7 8 7 1 0 0 0 0 0   
 8|   0 0 0 0 0 2 1 8 8 8 7 2 1 1 8 7 8 1 0 0 0 0 2 0   
 7|   0 0 0 0 1 1 4 5 8 3 2 1 2 6 1 3 8 0 0 0 0 0 8 0   
 6|   0 0 0 0 0 5 1 7 8 7 8 8 8 7 8 8 2 0 1 0 0 0 8 0   
 5|   0 0 0 0 0 3 1 2 8 1 3 6 8 3 7 8 1 0 0 0 0 0 8 0   
 4|   0 0 0 0 0 0 0 0 0 0 2 3 8 8 3 1 0 0 0 1 0 0 0 1   
 3|   0 0 0 0 0 0 0 0 0 0 0 2 1 1 2 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 3.82

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  2  0  0  0  0  0  0  0  2  0  0  0  2  0  0  0  0  0  0    
15|     0  0  0  0  0  0  3  2  0  2  3  0  2  0  0  0  0  2  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  2  0  0  0  0  2  0  2  0  0  0  0  0  0    
13|     0  0  0  0  3  3  0  0  2  0  0  2  0  0  0  0  2  3  0  0  0  0  0  0    
12|     0  0  0  0  2  2  1 17  0  2  0  2  0  2  0  3  0  0  0  0  0  0  1  0    
11|     0  0  0  0  0  6 11 13  2  7  4  6  2  2  9 12  3  0  0  0  0  0  0  0    
10|     0  0  0  0  0  6 16 14 12 12 11 15 10 12 14  3 11  3  0  0  0  0  0  0    
 9|     0  0  0  0  0 12 17  8 16  9 19  7 19 17 16 15 20 16  3  0  0  0  0  0    
 8|     0  0  0  0  0  5  4 13 14 19 16  4  3  2 17 21 18  3  0  0  0  0  3  0    
 7|     0  0  0  0  2  4 12 15 19  7  4  3  4 16  4  8 18  0  0  0  0  0 16  0    
 6|     0  0  0  0  0 13  4 21 20 20 16 21 16 15 14 18  3  0  2  0  0  0 16  0    
 5|     0  0  0  0  0  7  4  3 17  3  4 13 22  7 16 18  0  0  0  0  0  0 16  0    
 4|     0  0  0  0  0  0  0  0  0  0  2  6 18 12  4  2  0  0  0  1  0  0  0  1    
 3|     0  0  0  0  0  0  0  0  0  0  0  6  2  3  3  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 8.63

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  2  0  0  0  0  0  0  0  2  0  0  0  2  0  0  0  0  0  0    
15|     0  0  0  0  0  0  4  2  0  2  4  0  2  0  0  0  0  2  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  2  0  0  0  0  2  0  2  0  0  0  0  0  0    
13|     0  0  0  0  4  3  0  0  2  0  0  2  0  0  0  0  2  3  0  0  0  0  0  0    
12|     0  0  0  0  2  2  1 23  0  2  0  2  0  2  0  3  0  0  0  0  0  0  1  0    
11|     0  0  0  0  0 10 16 13  2 24  4  9  2  2 10 20  3  0  0  0  0  0  0  0    
10|     0  0  0  0  0  8 20 23 14 14 12 19 10 17 19  3 25  3  0  0  0  0  0  0    
 9|     0  0  0  0  0 20 28 19 29 11 23 14 30 24 22 22 27 26  3  0  0  0  0  0    
 8|     0  0  0  0  0  5  4 32 30 31 26  4  3  2 24 24 27  3  0  0  0  0  3  0    
 7|     0  0  0  0  2  4 16 20 29 10  4  3  4 21  4 11 25  0  0  0  0  0 16  0    
 6|     0  0  0  0  0 14  4 26 28 24 16 26 16 21 31 27  3  0  2  0  0  0 16  0    
 5|     0  0  0  0  0 12  4  5 26  3  8 20 26  9 24 25  0  0  0  0  0  0 16  0    
 4|     0  0  0  0  0  0  0  0  0  0  3  8 27 27  5  2  0  0  0  1  0  0  0  1    
 3|     0  0  0  0  0  0  0  0  0  0  0  7  2  3  5  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 11.98

***** Run Time Info *****
Run Time:  0
