\hypertarget{structstcBase}{}\section{stc\+Base Struct Reference}
\label{structstcBase}\index{stc\+Base@{stc\+Base}}


S\+TC Base Register Definition.  




{\ttfamily \#include $<$reg\+\_\+stc.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32 \mbox{\hyperlink{structstcBase_ad3d1df0a36998165b922a529408d1a00}{S\+T\+C\+G\+C\+R0}}
\item 
uint32 \mbox{\hyperlink{structstcBase_aa22a6f33c7396b59020ff5a7ed91247a}{S\+T\+C\+G\+C\+R1}}
\item 
uint32 \mbox{\hyperlink{structstcBase_ac9ab443ec8b52d857ff88182efcf7698}{S\+T\+C\+T\+PR}}
\item 
uint32 \mbox{\hyperlink{structstcBase_ab54db2e64cb41f15f9562747066fd4a4}{S\+T\+C\+C\+A\+D\+DR}}
\item 
uint32 \mbox{\hyperlink{structstcBase_a7d9de0f49f992505200d799d36bc3695}{S\+T\+C\+C\+I\+CR}}
\item 
uint32 \mbox{\hyperlink{structstcBase_a3bd02afb56e5a93b17de45f917c38236}{S\+T\+C\+G\+S\+T\+AT}}
\item 
uint32 \mbox{\hyperlink{structstcBase_a15e35e466fbe5f4340470031fa274699}{S\+T\+C\+F\+S\+T\+AT}}
\item 
uint32 \mbox{\hyperlink{structstcBase_a10646b4f62ec77937774fa74fc9614a5}{C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R3}}
\item 
uint32 \mbox{\hyperlink{structstcBase_a9a72b89cb03faf1474570778c4e997f0}{C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R2}}
\item 
uint32 \mbox{\hyperlink{structstcBase_ab8abc5473a904be22783dbfa594e772f}{C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R1}}
\item 
uint32 \mbox{\hyperlink{structstcBase_a280e2e812c90963966ced8f37e02fead}{C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R0}}
\item 
uint32 \mbox{\hyperlink{structstcBase_a8e7b41345354eded3f19e91ba7c7247b}{C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R3}}
\item 
uint32 \mbox{\hyperlink{structstcBase_a520b73e69a19c43a6a25852920bb72b5}{C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R2}}
\item 
uint32 \mbox{\hyperlink{structstcBase_a351dceeca7e417893d1c602252d68d29}{C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R1}}
\item 
uint32 \mbox{\hyperlink{structstcBase_a20f8416f5b875861c6ca9d57fca36937}{C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R0}}
\item 
uint32 \mbox{\hyperlink{structstcBase_a58484dd13829b31b11d96e69025a3d1a}{S\+T\+C\+S\+C\+S\+CR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+TC Base Register Definition. 

This structure is used to access the S\+TC module registers. 

Definition at line 67 of file reg\+\_\+stc.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{structstcBase_a280e2e812c90963966ced8f37e02fead}\label{structstcBase_a280e2e812c90963966ced8f37e02fead}} 
\index{stc\+Base@{stc\+Base}!C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R0@{C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R0}}
\index{C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R0@{C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R0}!stc\+Base@{stc\+Base}}
\subsubsection{\texorpdfstring{C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R0}{CPU1\_CURMISR0}}
{\footnotesize\ttfamily uint32 stc\+Base\+::\+C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R0}

0x0028\+: S\+TC C\+P\+U1 Current M\+I\+SR Register 

Definition at line 79 of file reg\+\_\+stc.\+h.

\mbox{\Hypertarget{structstcBase_ab8abc5473a904be22783dbfa594e772f}\label{structstcBase_ab8abc5473a904be22783dbfa594e772f}} 
\index{stc\+Base@{stc\+Base}!C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R1@{C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R1}}
\index{C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R1@{C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R1}!stc\+Base@{stc\+Base}}
\subsubsection{\texorpdfstring{C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R1}{CPU1\_CURMISR1}}
{\footnotesize\ttfamily uint32 stc\+Base\+::\+C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R1}

0x0024\+: S\+TC C\+P\+U1 Current M\+I\+SR Register 

Definition at line 78 of file reg\+\_\+stc.\+h.

\mbox{\Hypertarget{structstcBase_a9a72b89cb03faf1474570778c4e997f0}\label{structstcBase_a9a72b89cb03faf1474570778c4e997f0}} 
\index{stc\+Base@{stc\+Base}!C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R2@{C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R2}}
\index{C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R2@{C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R2}!stc\+Base@{stc\+Base}}
\subsubsection{\texorpdfstring{C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R2}{CPU1\_CURMISR2}}
{\footnotesize\ttfamily uint32 stc\+Base\+::\+C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R2}

0x0020\+: S\+TC C\+P\+U1 Current M\+I\+SR Register 

Definition at line 77 of file reg\+\_\+stc.\+h.

\mbox{\Hypertarget{structstcBase_a10646b4f62ec77937774fa74fc9614a5}\label{structstcBase_a10646b4f62ec77937774fa74fc9614a5}} 
\index{stc\+Base@{stc\+Base}!C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R3@{C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R3}}
\index{C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R3@{C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R3}!stc\+Base@{stc\+Base}}
\subsubsection{\texorpdfstring{C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R3}{CPU1\_CURMISR3}}
{\footnotesize\ttfamily uint32 stc\+Base\+::\+C\+P\+U1\+\_\+\+C\+U\+R\+M\+I\+S\+R3}

0x001C\+: S\+TC C\+P\+U1 Current M\+I\+SR Register 

Definition at line 76 of file reg\+\_\+stc.\+h.

\mbox{\Hypertarget{structstcBase_a20f8416f5b875861c6ca9d57fca36937}\label{structstcBase_a20f8416f5b875861c6ca9d57fca36937}} 
\index{stc\+Base@{stc\+Base}!C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R0@{C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R0}}
\index{C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R0@{C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R0}!stc\+Base@{stc\+Base}}
\subsubsection{\texorpdfstring{C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R0}{CPU2\_CURMISR0}}
{\footnotesize\ttfamily uint32 stc\+Base\+::\+C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R0}

0x0038\+: S\+TC C\+P\+U1 Current M\+I\+SR Register 

Definition at line 83 of file reg\+\_\+stc.\+h.

\mbox{\Hypertarget{structstcBase_a351dceeca7e417893d1c602252d68d29}\label{structstcBase_a351dceeca7e417893d1c602252d68d29}} 
\index{stc\+Base@{stc\+Base}!C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R1@{C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R1}}
\index{C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R1@{C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R1}!stc\+Base@{stc\+Base}}
\subsubsection{\texorpdfstring{C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R1}{CPU2\_CURMISR1}}
{\footnotesize\ttfamily uint32 stc\+Base\+::\+C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R1}

0x0034\+: S\+TC C\+P\+U1 Current M\+I\+SR Register 

Definition at line 82 of file reg\+\_\+stc.\+h.

\mbox{\Hypertarget{structstcBase_a520b73e69a19c43a6a25852920bb72b5}\label{structstcBase_a520b73e69a19c43a6a25852920bb72b5}} 
\index{stc\+Base@{stc\+Base}!C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R2@{C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R2}}
\index{C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R2@{C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R2}!stc\+Base@{stc\+Base}}
\subsubsection{\texorpdfstring{C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R2}{CPU2\_CURMISR2}}
{\footnotesize\ttfamily uint32 stc\+Base\+::\+C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R2}

0x0030\+: S\+TC C\+P\+U1 Current M\+I\+SR Register 

Definition at line 81 of file reg\+\_\+stc.\+h.

\mbox{\Hypertarget{structstcBase_a8e7b41345354eded3f19e91ba7c7247b}\label{structstcBase_a8e7b41345354eded3f19e91ba7c7247b}} 
\index{stc\+Base@{stc\+Base}!C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R3@{C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R3}}
\index{C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R3@{C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R3}!stc\+Base@{stc\+Base}}
\subsubsection{\texorpdfstring{C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R3}{CPU2\_CURMISR3}}
{\footnotesize\ttfamily uint32 stc\+Base\+::\+C\+P\+U2\+\_\+\+C\+U\+R\+M\+I\+S\+R3}

0x002C\+: S\+TC C\+P\+U1 Current M\+I\+SR Register 

Definition at line 80 of file reg\+\_\+stc.\+h.

\mbox{\Hypertarget{structstcBase_ab54db2e64cb41f15f9562747066fd4a4}\label{structstcBase_ab54db2e64cb41f15f9562747066fd4a4}} 
\index{stc\+Base@{stc\+Base}!S\+T\+C\+C\+A\+D\+DR@{S\+T\+C\+C\+A\+D\+DR}}
\index{S\+T\+C\+C\+A\+D\+DR@{S\+T\+C\+C\+A\+D\+DR}!stc\+Base@{stc\+Base}}
\subsubsection{\texorpdfstring{S\+T\+C\+C\+A\+D\+DR}{STCCADDR}}
{\footnotesize\ttfamily uint32 stc\+Base\+::\+S\+T\+C\+C\+A\+D\+DR}

0x000C\+: S\+TC Self-\/\+Test Current R\+OM Address Register 

Definition at line 72 of file reg\+\_\+stc.\+h.

\mbox{\Hypertarget{structstcBase_a7d9de0f49f992505200d799d36bc3695}\label{structstcBase_a7d9de0f49f992505200d799d36bc3695}} 
\index{stc\+Base@{stc\+Base}!S\+T\+C\+C\+I\+CR@{S\+T\+C\+C\+I\+CR}}
\index{S\+T\+C\+C\+I\+CR@{S\+T\+C\+C\+I\+CR}!stc\+Base@{stc\+Base}}
\subsubsection{\texorpdfstring{S\+T\+C\+C\+I\+CR}{STCCICR}}
{\footnotesize\ttfamily uint32 stc\+Base\+::\+S\+T\+C\+C\+I\+CR}

0x0010\+: S\+TC Self-\/\+Test Current Interval Count Register 

Definition at line 73 of file reg\+\_\+stc.\+h.

\mbox{\Hypertarget{structstcBase_a15e35e466fbe5f4340470031fa274699}\label{structstcBase_a15e35e466fbe5f4340470031fa274699}} 
\index{stc\+Base@{stc\+Base}!S\+T\+C\+F\+S\+T\+AT@{S\+T\+C\+F\+S\+T\+AT}}
\index{S\+T\+C\+F\+S\+T\+AT@{S\+T\+C\+F\+S\+T\+AT}!stc\+Base@{stc\+Base}}
\subsubsection{\texorpdfstring{S\+T\+C\+F\+S\+T\+AT}{STCFSTAT}}
{\footnotesize\ttfamily uint32 stc\+Base\+::\+S\+T\+C\+F\+S\+T\+AT}

0x0018\+: S\+TC Self-\/\+Test Fail Status Register 

Definition at line 75 of file reg\+\_\+stc.\+h.

\mbox{\Hypertarget{structstcBase_ad3d1df0a36998165b922a529408d1a00}\label{structstcBase_ad3d1df0a36998165b922a529408d1a00}} 
\index{stc\+Base@{stc\+Base}!S\+T\+C\+G\+C\+R0@{S\+T\+C\+G\+C\+R0}}
\index{S\+T\+C\+G\+C\+R0@{S\+T\+C\+G\+C\+R0}!stc\+Base@{stc\+Base}}
\subsubsection{\texorpdfstring{S\+T\+C\+G\+C\+R0}{STCGCR0}}
{\footnotesize\ttfamily uint32 stc\+Base\+::\+S\+T\+C\+G\+C\+R0}

0x0000\+: S\+TC Control Register 0 

Definition at line 69 of file reg\+\_\+stc.\+h.

\mbox{\Hypertarget{structstcBase_aa22a6f33c7396b59020ff5a7ed91247a}\label{structstcBase_aa22a6f33c7396b59020ff5a7ed91247a}} 
\index{stc\+Base@{stc\+Base}!S\+T\+C\+G\+C\+R1@{S\+T\+C\+G\+C\+R1}}
\index{S\+T\+C\+G\+C\+R1@{S\+T\+C\+G\+C\+R1}!stc\+Base@{stc\+Base}}
\subsubsection{\texorpdfstring{S\+T\+C\+G\+C\+R1}{STCGCR1}}
{\footnotesize\ttfamily uint32 stc\+Base\+::\+S\+T\+C\+G\+C\+R1}

0x0004\+: S\+TC Control Register 1 

Definition at line 70 of file reg\+\_\+stc.\+h.

\mbox{\Hypertarget{structstcBase_a3bd02afb56e5a93b17de45f917c38236}\label{structstcBase_a3bd02afb56e5a93b17de45f917c38236}} 
\index{stc\+Base@{stc\+Base}!S\+T\+C\+G\+S\+T\+AT@{S\+T\+C\+G\+S\+T\+AT}}
\index{S\+T\+C\+G\+S\+T\+AT@{S\+T\+C\+G\+S\+T\+AT}!stc\+Base@{stc\+Base}}
\subsubsection{\texorpdfstring{S\+T\+C\+G\+S\+T\+AT}{STCGSTAT}}
{\footnotesize\ttfamily uint32 stc\+Base\+::\+S\+T\+C\+G\+S\+T\+AT}

0x0014\+: S\+TC Self-\/\+Test Global Status Register 

Definition at line 74 of file reg\+\_\+stc.\+h.

\mbox{\Hypertarget{structstcBase_a58484dd13829b31b11d96e69025a3d1a}\label{structstcBase_a58484dd13829b31b11d96e69025a3d1a}} 
\index{stc\+Base@{stc\+Base}!S\+T\+C\+S\+C\+S\+CR@{S\+T\+C\+S\+C\+S\+CR}}
\index{S\+T\+C\+S\+C\+S\+CR@{S\+T\+C\+S\+C\+S\+CR}!stc\+Base@{stc\+Base}}
\subsubsection{\texorpdfstring{S\+T\+C\+S\+C\+S\+CR}{STCSCSCR}}
{\footnotesize\ttfamily uint32 stc\+Base\+::\+S\+T\+C\+S\+C\+S\+CR}

0x003C\+: S\+TC Signature Compare Self-\/\+Check Register 

Definition at line 84 of file reg\+\_\+stc.\+h.

\mbox{\Hypertarget{structstcBase_ac9ab443ec8b52d857ff88182efcf7698}\label{structstcBase_ac9ab443ec8b52d857ff88182efcf7698}} 
\index{stc\+Base@{stc\+Base}!S\+T\+C\+T\+PR@{S\+T\+C\+T\+PR}}
\index{S\+T\+C\+T\+PR@{S\+T\+C\+T\+PR}!stc\+Base@{stc\+Base}}
\subsubsection{\texorpdfstring{S\+T\+C\+T\+PR}{STCTPR}}
{\footnotesize\ttfamily uint32 stc\+Base\+::\+S\+T\+C\+T\+PR}

0x0008\+: S\+TC Self-\/\+Test Run Timeout Counter Preload Register 

Definition at line 71 of file reg\+\_\+stc.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
generated\+\_\+launchpad/include/\mbox{\hyperlink{reg__stc_8h}{reg\+\_\+stc.\+h}}\end{DoxyCompactItemize}
