

================================================================
== Vitis HLS Report for 'huffmanDecoderLL_2_0_Pipeline_read_fname'
================================================================
* Date:           Tue Oct  8 21:19:27 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.808 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_fname  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.50>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%lcl_tmp = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:961]   --->   Operation 4 'alloca' 'lcl_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%bitbuffer_1333 = alloca i32 1"   --->   Operation 5 'alloca' 'bitbuffer_1333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%bits_cntr_1340 = alloca i32 1"   --->   Operation 6 'alloca' 'bits_cntr_1340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%done_1346 = alloca i32 1"   --->   Operation 7 'alloca' 'done_1346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %huffman_input_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %huffman_eos_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bitbuffer_14_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bitbuffer_14"   --->   Operation 10 'read' 'bitbuffer_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bitbuffer_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bitbuffer_15"   --->   Operation 11 'read' 'bitbuffer_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bits_cntr_16_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %bits_cntr_16"   --->   Operation 12 'read' 'bits_cntr_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%done_17_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %done_17"   --->   Operation 13 'read' 'done_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i1 %done_17_read, i1 %done_1346"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.50ns)   --->   "%store_ln0 = store i6 %bits_cntr_16_read, i6 %bits_cntr_1340"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %bitbuffer_15_read, i32 %bitbuffer_1333"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln961 = store i8 %bitbuffer_14_read, i8 %lcl_tmp" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:961]   --->   Operation 17 'store' 'store_ln961' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond34"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.80>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%lcl_tmp_1 = load i8 %lcl_tmp" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:987]   --->   Operation 19 'load' 'lcl_tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%bitbuffer_1333_load = load i32 %bitbuffer_1333" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:989]   --->   Operation 20 'load' 'bitbuffer_1333_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%bits_cntr_1340_load = load i6 %bits_cntr_1340" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:997]   --->   Operation 21 'load' 'bits_cntr_1340_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln989 = trunc i32 %bitbuffer_1333_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:989]   --->   Operation 22 'trunc' 'trunc_ln989' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.87ns)   --->   "%icmp_ln987 = icmp_eq  i8 %lcl_tmp_1, i8 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:987]   --->   Operation 23 'icmp' 'icmp_ln987' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln987 = br i1 %icmp_ln987, void %while.body37, void %if.end55.loopexit.exitStub" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:987]   --->   Operation 24 'br' 'br_ln987' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%done_1346_load = load i1 %done_1346" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:993]   --->   Operation 25 'load' 'done_1346_load' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln988 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:988]   --->   Operation 26 'specpipeline' 'specpipeline_ln988' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln987 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:987]   --->   Operation 27 'specloopname' 'specloopname_ln987' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.84ns)   --->   "%bits_cntr = add i6 %bits_cntr_1340_load, i6 56" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:991]   --->   Operation 28 'add' 'bits_cntr' <Predicate = (!icmp_ln987)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %bits_cntr, i32 4, i32 5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:993]   --->   Operation 29 'partselect' 'tmp' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.62ns)   --->   "%icmp_ln993 = icmp_ne  i2 %tmp, i2 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:993]   --->   Operation 30 'icmp' 'icmp_ln993' <Predicate = (!icmp_ln987)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.14ns)   --->   "%or_ln993 = or i1 %done_1346_load, i1 %icmp_ln993" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:993]   --->   Operation 31 'or' 'or_ln993' <Predicate = (!icmp_ln987)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln993 = br i1 %or_ln993, void %if.then45, void %_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit1098" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:993]   --->   Operation 32 'br' 'br_ln993' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.10ns)   --->   "%tmp_data = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %huffman_input_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:994]   --->   Operation 33 'read' 'tmp_data' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %bitbuffer_1333_load, i32 8, i32 31" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:995]   --->   Operation 34 'partselect' 'tmp_1' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln995 = zext i16 %tmp_data" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:995]   --->   Operation 35 'zext' 'zext_ln995' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln995_1 = zext i6 %bits_cntr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:995]   --->   Operation 36 'zext' 'zext_ln995_1' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.00ns)   --->   "%shl_ln995 = shl i31 %zext_ln995, i31 %zext_ln995_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:995]   --->   Operation 37 'shl' 'shl_ln995' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 1.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln995 = trunc i31 %shl_ln995" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:995]   --->   Operation 38 'trunc' 'trunc_ln995' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.17ns)   --->   "%or_ln995 = or i24 %trunc_ln995, i24 %tmp_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:995]   --->   Operation 39 'or' 'or_ln995' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 0.17> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i31.i32.i32, i31 %shl_ln995, i32 24, i32 30" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:995]   --->   Operation 40 'partselect' 'tmp_3' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%bitbuffer = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i7.i24, i7 %tmp_3, i24 %or_ln995" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:995]   --->   Operation 41 'bitconcatenate' 'bitbuffer' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.10ns)   --->   "%done = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %huffman_eos_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:996]   --->   Operation 42 'read' 'done' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 43 [1/1] (0.84ns)   --->   "%bits_cntr_2 = add i6 %bits_cntr_1340_load, i6 8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:997]   --->   Operation 43 'add' 'bits_cntr_2' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.46ns)   --->   "%store_ln996 = store i1 %done, i1 %done_1346" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:996]   --->   Operation 44 'store' 'store_ln996' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 0.46>
ST_2 : Operation 45 [1/1] (0.50ns)   --->   "%store_ln997 = store i6 %bits_cntr_2, i6 %bits_cntr_1340" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:997]   --->   Operation 45 'store' 'store_ln997' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 0.50>
ST_2 : Operation 46 [1/1] (0.46ns)   --->   "%br_ln998 = br void %if.end" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:998]   --->   Operation 46 'br' 'br_ln998' <Predicate = (!icmp_ln987 & !or_ln993)> <Delay = 0.46>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %bitbuffer_1333_load, i32 8, i32 31" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:999]   --->   Operation 47 'partselect' 'tmp_4' <Predicate = (!icmp_ln987 & or_ln993)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln999 = zext i24 %tmp_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:999]   --->   Operation 48 'zext' 'zext_ln999' <Predicate = (!icmp_ln987 & or_ln993)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.50ns)   --->   "%store_ln991 = store i6 %bits_cntr, i6 %bits_cntr_1340" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:991]   --->   Operation 49 'store' 'store_ln991' <Predicate = (!icmp_ln987 & or_ln993)> <Delay = 0.50>
ST_2 : Operation 50 [1/1] (0.46ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!icmp_ln987 & or_ln993)> <Delay = 0.46>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%bitbuffer_2334 = phi i31 %bitbuffer, void %if.then45, i31 %zext_ln999, void %_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit1098"   --->   Operation 51 'phi' 'bitbuffer_2334' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln987 = zext i31 %bitbuffer_2334" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:987]   --->   Operation 52 'zext' 'zext_ln987' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.46ns)   --->   "%store_ln987 = store i32 %zext_ln987, i32 %bitbuffer_1333" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:987]   --->   Operation 53 'store' 'store_ln987' <Predicate = (!icmp_ln987)> <Delay = 0.46>
ST_2 : Operation 54 [1/1] (0.46ns)   --->   "%store_ln961 = store i8 %trunc_ln989, i8 %lcl_tmp" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:961]   --->   Operation 54 'store' 'store_ln961' <Predicate = (!icmp_ln987)> <Delay = 0.46>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln987 = br void %while.cond34" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:987]   --->   Operation 55 'br' 'br_ln987' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%done_1346_load_1 = load i1 %done_1346"   --->   Operation 56 'load' 'done_1346_load_1' <Predicate = (icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %done_1346_out, i1 %done_1346_load_1"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln997 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %bits_cntr_1340_out, i6 %bits_cntr_1340_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:997]   --->   Operation 58 'write' 'write_ln997' <Predicate = (icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln989 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bitbuffer_1333_out, i32 %bitbuffer_1333_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:989]   --->   Operation 59 'write' 'write_ln989' <Predicate = (icmp_ln987)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln987)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.502ns
The critical path consists of the following:
	'alloca' operation 6 bit ('bits_cntr_1340') [12]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of variable 'bits_cntr_16_read' on local variable 'bits_cntr_1340' [21]  (0.502 ns)

 <State 2>: 5.808ns
The critical path consists of the following:
	'load' operation 6 bit ('bits_cntr_1340_load', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:997) on local variable 'bits_cntr_1340' [28]  (0.000 ns)
	'add' operation 6 bit ('bits_cntr', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:991) [36]  (0.840 ns)
	'icmp' operation 1 bit ('icmp_ln993', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:993) [38]  (0.621 ns)
	'or' operation 1 bit ('or_ln993', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:993) [39]  (0.148 ns)
	fifo read operation ('tmp_data', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:994) on port 'huffman_input_stream' (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:994) [42]  (2.102 ns)
	'shl' operation 31 bit ('shl_ln995', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:995) [46]  (1.006 ns)
	'or' operation 24 bit ('or_ln995', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:995) [48]  (0.171 ns)
	multiplexor before 'phi' operation 31 bit ('bitbuffer') with incoming values : ('bitbuffer', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:995) ('zext_ln999', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:999) [62]  (0.460 ns)
	'phi' operation 31 bit ('bitbuffer') with incoming values : ('bitbuffer', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:995) ('zext_ln999', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:999) [62]  (0.000 ns)
	'store' operation 0 bit ('store_ln987', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:987) of variable 'zext_ln987', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:987 on local variable 'bitbuffer_1333' [64]  (0.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
