;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT @24, 180
	SLT @24, 180
	JMN 2, 2
	SUB 30, 3
	DJN 0, <202
	SUB @121, 103
	ADD 2, 8
	ADD 2, 8
	JMN 2, 2
	SUB -7, <-120
	ADD 290, 460
	ADD 290, 460
	ADD 290, 460
	JMN 2, 2
	SUB 3, 120
	ADD 0, -0
	SUB -7, <-120
	SUB #72, @200
	SUB 30, 3
	SLT 2, 8
	ADD <430, 3
	ADD 2, 8
	DJN -1, @-20
	ADD 30, 3
	SUB @-127, 100
	SUB @0, 602
	JMN 2, 2
	SPL 12, <10
	SUB @-127, 100
	DJN 0, <272
	SUB @121, 106
	SUB #12, @200
	MOV 2, 2
	SUB -4, <21
	SUB #12, @200
	SUB #12, @200
	ADD 30, 3
	SUB #12, @200
	CMP @121, 106
	MOV -7, <-20
	MOV -1, <-20
	SUB @-127, 100
	SLT @24, 180
	SUB 30, 43
	CMP -207, <-130
	ADD 2, 8
