<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="dmaFIFO_processing_system7_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/FIFO_stream/FIFO_stream.runs/dmaFIFO_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="dmaFIFO_axi_fifo_mm_s_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/FIFO_stream/FIFO_stream.runs/dmaFIFO_axi_fifo_mm_s_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="dmaFIFO_xbar_1_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/FIFO_stream/FIFO_stream.runs/dmaFIFO_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="dmaFIFO_auto_pc_1_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/FIFO_stream/FIFO_stream.runs/dmaFIFO_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="dmaFIFO_axi_dma_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/FIFO_stream/FIFO_stream.runs/dmaFIFO_axi_dma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="dmaFIFO_xbar_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/FIFO_stream/FIFO_stream.runs/dmaFIFO_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="dmaFIFO_auto_us_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/FIFO_stream/FIFO_stream.runs/dmaFIFO_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="dmaFIFO_auto_us_1_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/FIFO_stream/FIFO_stream.runs/dmaFIFO_auto_us_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="dmaFIFO_rst_ps7_0_100M_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/FIFO_stream/FIFO_stream.runs/dmaFIFO_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="dmaFIFO_auto_pc_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/FIFO_stream/FIFO_stream.runs/dmaFIFO_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/FIFO_stream/FIFO_stream.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="dmaFIFO_processing_system7_0_0_synth_1"/>
		<Parent Id="dmaFIFO_axi_fifo_mm_s_0_0_synth_1"/>
		<Parent Id="dmaFIFO_xbar_1_synth_1"/>
		<Parent Id="dmaFIFO_auto_pc_1_synth_1"/>
		<Parent Id="dmaFIFO_axi_dma_0_0_synth_1"/>
		<Parent Id="dmaFIFO_xbar_0_synth_1"/>
		<Parent Id="dmaFIFO_auto_us_0_synth_1"/>
		<Parent Id="dmaFIFO_auto_us_1_synth_1"/>
		<Parent Id="dmaFIFO_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="dmaFIFO_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/FIFO_stream/FIFO_stream.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="dmaFIFO_processing_system7_0_0_synth_1"/>
		<Parent Id="dmaFIFO_axi_fifo_mm_s_0_0_synth_1"/>
		<Parent Id="dmaFIFO_xbar_1_synth_1"/>
		<Parent Id="dmaFIFO_auto_pc_1_synth_1"/>
		<Parent Id="dmaFIFO_axi_dma_0_0_synth_1"/>
		<Parent Id="dmaFIFO_xbar_0_synth_1"/>
		<Parent Id="dmaFIFO_auto_us_0_synth_1"/>
		<Parent Id="dmaFIFO_auto_us_1_synth_1"/>
		<Parent Id="dmaFIFO_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="dmaFIFO_auto_pc_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

