Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6vsx475tff1759-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <infrastructure_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <reset_block_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <opb0>.
    Set property "BOX_TYPE = user_black_box" for instance <epb_opb_bridge_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <epb_infrastructure_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <sys_block_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <snap2in_XSG_core_config>.
    Set property "BOX_TYPE = user_black_box" for instance <snap2in_adc_mkid_4x>.
    Set property "BOX_TYPE = user_black_box" for instance <snap2in_adcsnap0_bram_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <snap2in_adcsnap0_bram>.
    Set property "BOX_TYPE = user_black_box" for instance <snap2in_adcsnap0_ctrl>.
    Set property "BOX_TYPE = user_black_box" for instance <snap2in_adcsnap0_status>.
    Set property "BOX_TYPE = user_black_box" for instance <snap2in_adcsnap0_trig_offset>.
    Set property "BOX_TYPE = user_black_box" for instance <snap2in_gpio>.
    Set property "BOX_TYPE = user_black_box" for instance <snap2in_gpio1>.
    Set property "BOX_TYPE = user_black_box" for instance <snap2in_gpio2>.
    Set property "BOX_TYPE = user_black_box" for instance <snap2in_gpio3>.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 504: Output port <sys_clk90> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 504: Output port <sys_clk180> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 504: Output port <sys_clk270> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 504: Output port <sys_clk_lock> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 504: Output port <sys_clk2x> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 504: Output port <sys_clk2x90> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 504: Output port <sys_clk2x180> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 504: Output port <sys_clk2x270> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 504: Output port <aux_clk> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 504: Output port <aux_clk90> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 504: Output port <aux_clk180> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 504: Output port <aux_clk270> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 504: Output port <aux_clk2x> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 504: Output port <aux_clk2x90> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 504: Output port <aux_clk2x180> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 504: Output port <aux_clk2x270> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 504: Output port <idelay_rdy> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 504: Output port <clk_200> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 504: Output port <clk_100> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 536: Output port <op_reset_o> of the instance <reset_block_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 544: Output port <OPB_MRequest> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 544: Output port <OPB_rdDBus> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 544: Output port <OPB_wrDBus> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 544: Output port <OPB_pendReq> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 544: Output port <OPB_beXfer> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 544: Output port <OPB_beAck> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 544: Output port <OPB_busLock> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 544: Output port <OPB_dwAck> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 544: Output port <OPB_dwXfer> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 544: Output port <OPB_fwAck> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 544: Output port <OPB_fwXfer> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 544: Output port <OPB_hwAck> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 544: Output port <OPB_hwXfer> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 544: Output port <OPB_toutSup> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 642: Output port <soft_reset> of the instance <sys_block_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 688: Output port <adc_clk180_out> of the instance <snap2in_adc_mkid_4x> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 688: Output port <adc_clk270_out> of the instance <snap2in_adc_mkid_4x> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system.vhd" line 688: Output port <adc_dcm_locked> of the instance <snap2in_adc_mkid_4x> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_epb_opb_bridge_inst_wrapper.ngc>.
Reading core <../implementation/system_snap2in_adc_mkid_4x_wrapper.ngc>.
Reading core <../implementation/system_infrastructure_inst_wrapper.ngc>.
Reading core <../implementation/system_epb_infrastructure_inst_wrapper.ngc>.
Reading core <../implementation/system_opb0_wrapper.ngc>.
Reading core <../implementation/system_snap2in_xsg_core_config_wrapper.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../implementation/system_sys_block_inst_wrapper.ngc>.
Reading core <../implementation/system_snap2in_adcsnap0_bram_ramblk_wrapper.ngc>.
Reading core <../implementation/system_snap2in_adcsnap0_ctrl_wrapper.ngc>.
Reading core <../implementation/system_snap2in_adcsnap0_status_wrapper.ngc>.
Reading core <../implementation/system_snap2in_adcsnap0_trig_offset_wrapper.ngc>.
Reading core <../implementation/system_snap2in_gpio_wrapper.ngc>.
Reading core <../implementation/system_snap2in_gpio1_wrapper.ngc>.
Reading core <../implementation/system_snap2in_gpio2_wrapper.ngc>.
Reading core <../implementation/system_snap2in_gpio3_wrapper.ngc>.
Reading core <../implementation/system_reset_block_inst_wrapper.ngc>.
Reading core <../implementation/system_snap2in_adcsnap0_bram_wrapper.ngc>.
Loading core <system_epb_opb_bridge_inst_wrapper> for timing and area information for instance <epb_opb_bridge_inst>.
Loading core <system_snap2in_adc_mkid_4x_wrapper> for timing and area information for instance <snap2in_adc_mkid_4x>.
Loading core <system_infrastructure_inst_wrapper> for timing and area information for instance <infrastructure_inst>.
Loading core <system_epb_infrastructure_inst_wrapper> for timing and area information for instance <epb_infrastructure_inst>.
Loading core <system_opb0_wrapper> for timing and area information for instance <opb0>.
Loading core <system_snap2in_xsg_core_config_wrapper> for timing and area information for instance <snap2in_XSG_core_config>.
Loading core <system_sys_block_inst_wrapper> for timing and area information for instance <sys_block_inst>.
Loading core <system_snap2in_adcsnap0_bram_ramblk_wrapper> for timing and area information for instance <snap2in_adcsnap0_bram_ramblk>.
Loading core <system_snap2in_adcsnap0_ctrl_wrapper> for timing and area information for instance <snap2in_adcsnap0_ctrl>.
Loading core <system_snap2in_adcsnap0_status_wrapper> for timing and area information for instance <snap2in_adcsnap0_status>.
Loading core <system_snap2in_adcsnap0_trig_offset_wrapper> for timing and area information for instance <snap2in_adcsnap0_trig_offset>.
Loading core <system_snap2in_gpio_wrapper> for timing and area information for instance <snap2in_gpio>.
Loading core <system_snap2in_gpio1_wrapper> for timing and area information for instance <snap2in_gpio1>.
Loading core <system_snap2in_gpio2_wrapper> for timing and area information for instance <snap2in_gpio2>.
Loading core <system_snap2in_gpio3_wrapper> for timing and area information for instance <snap2in_gpio3>.
Loading core <system_reset_block_inst_wrapper> for timing and area information for instance <reset_block_inst>.
Loading core <system_snap2in_adcsnap0_bram_wrapper> for timing and area information for instance <snap2in_adcsnap0_bram>.
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_0> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_1> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_2> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_3> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_4> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_5> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_6> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_7> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_8> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_9> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_adcsnap0_status/register_readyRR> in Unit <snap2in_adcsnap0_status> is equivalent to the following FF/Latch : <snap2in_adcsnap0_status/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <snap2in_adcsnap0_trig_offset/register_readyRR> in Unit <snap2in_adcsnap0_trig_offset> is equivalent to the following FF/Latch : <snap2in_adcsnap0_trig_offset/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_0> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_1> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_2> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_3> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_4> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_5> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_6> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_7> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_8> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_9> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_0> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_1> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_2> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_3> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_4> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_5> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_6> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_7> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_8> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_9> in Unit <snap2in_XSG_core_config> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_adcsnap0_status/register_readyRR> in Unit <snap2in_adcsnap0_status> is equivalent to the following FF/Latch : <snap2in_adcsnap0_status/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <snap2in_adcsnap0_trig_offset/register_readyRR> in Unit <snap2in_adcsnap0_trig_offset> is equivalent to the following FF/Latch : <snap2in_adcsnap0_trig_offset/register_readyRR_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 959
#      GND                         : 19
#      INV                         : 14
#      LUT1                        : 65
#      LUT2                        : 150
#      LUT3                        : 118
#      LUT4                        : 173
#      LUT5                        : 111
#      LUT6                        : 81
#      MUXCY                       : 128
#      VCC                         : 19
#      XORCY                       : 81
# FlipFlops/Latches                : 959
#      FD                          : 323
#      FDC                         : 10
#      FDE                         : 370
#      FDP                         : 1
#      FDR                         : 25
#      FDRE                        : 214
#      FDS                         : 2
#      FDSE                        : 14
# RAMS                             : 4
#      RAMB36E1                    : 4
# Shift Registers                  : 75
#      SRL16                       : 1
#      SRLC16E                     : 74
# Clock Buffers                    : 19
#      BUFG                        : 19
# IO Buffers                       : 102
#      IBUF                        : 34
#      IBUFDS                      : 24
#      IBUFG                       : 1
#      IBUFGDS                     : 4
#      IOBUF                       : 32
#      OBUF                        : 7
# DSPs                             : 2
#      DSP48E1                     : 2
# Others                           : 28
#      IDELAYCTRL                  : 1
#      ISERDESE1                   : 24
#      MMCM_ADV                    : 3

Device utilization summary:
---------------------------

Selected Device : 6vsx475tff1759-1 


Slice Logic Utilization: 
 Number of Slice Registers:             955  out of  595200     0%  
 Number of Slice LUTs:                  787  out of  297600     0%  
    Number used as Logic:               712  out of  297600     0%  
    Number used as Memory:               75  out of  122240     0%  
       Number used as SRL:               75

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1384
   Number with an unused Flip Flop:     429  out of   1384    30%  
   Number with an unused LUT:           597  out of   1384    43%  
   Number of fully used LUT-FF pairs:   358  out of   1384    25%  
   Number of unique control sets:        50

IO Utilization: 
 Number of IOs:                         130
 Number of bonded IOBs:                  73  out of    840     8%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of   1064     0%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:               19  out of     32    59%  
 Number of DSP48E1s:                      2  out of   2016     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
epb_clk_in                         | IBUFG+BUFG             | 349   |
adcmkid0_DRDY_I_p                  | MMCM_ADV:CLKOUT0       | 684   |
sys_clk_p                          | MMCM_ADV:CLKOUT1       | 11    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                       | Buffer(FF name)                                                                                                                                                                                                 | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
snap2in_adcsnap0_bram_ramblk/snap2in_adcsnap0_bram_ramblk/bram_inst/N1(snap2in_adcsnap0_bram_ramblk/snap2in_adcsnap0_bram_ramblk/bram_inst/XST_GND:G)| NONE(snap2in_adcsnap0_bram_ramblk/snap2in_adcsnap0_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 16    |
-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.091ns (Maximum Frequency: 244.420MHz)
   Minimum input arrival time before clock: 0.600ns
   Maximum output required time after clock: 1.503ns
   Maximum combinational path delay: 1.043ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'epb_clk_in'
  Clock period: 4.091ns (frequency: 244.420MHz)
  Total number of paths / destination ports: 9804 / 558
-------------------------------------------------------------------------
Delay:               4.091ns (Levels of Logic = 7)
  Source:            sys_block_inst/sys_block_inst/Sl_xferAck (FF)
  Destination:       snap2in_adcsnap0_bram_ramblk/snap2in_adcsnap0_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Source Clock:      epb_clk_in rising
  Destination Clock: epb_clk_in rising

  Data Path: sys_block_inst/sys_block_inst/Sl_xferAck to snap2in_adcsnap0_bram_ramblk/snap2in_adcsnap0_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.375   0.671  sys_block_inst/Sl_xferAck (Sl_xferAck)
     LUT4:I0->O           31   0.068   0.927  sys_block_inst/Mmux_Sl_DBus1121 (sys_block_inst/Mmux_Sl_DBus112)
     LUT5:I0->O            2   0.068   0.781  sys_block_inst/Mmux_Sl_DBus311 (Sl_DBus<8>)
     end scope: 'sys_block_inst:Sl_DBus<8>'
     begin scope: 'opb0:Sl_DBus<8>'
     LUT6:I1->O            5   0.068   0.426  opb0/OPB_DBus_I/Y<8>1 (OPB_DBus<8>)
     end scope: 'opb0:OPB_DBus<8>'
     begin scope: 'snap2in_adcsnap0_bram:opb_dbus<8>'
     end scope: 'snap2in_adcsnap0_bram:bram_dout<8>'
     begin scope: 'snap2in_adcsnap0_bram_ramblk:BRAM_Dout_B<8>'
     begin scope: 'snap2in_adcsnap0_bram_ramblk/snap2in_adcsnap0_bram_ramblk/bram_inst:dinb<23>'
     RAMB36E1:DIBDI7           0.707          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    ----------------------------------------
    Total                      4.091ns (1.286ns logic, 2.805ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'adcmkid0_DRDY_I_p'
  Clock period: 0.996ns (frequency: 1004.520MHz)
  Total number of paths / destination ports: 1873 / 768
-------------------------------------------------------------------------
Delay:               1.991ns (Levels of Logic = 33)
  Source:            sys_block_inst/sys_block_inst/fab_clk_counter_31 (FF)
  Destination:       sys_block_inst/sys_block_inst/fab_clk_counter_0 (FF)
  Source Clock:      adcmkid0_DRDY_I_p rising 0.5X
  Destination Clock: adcmkid0_DRDY_I_p rising 0.5X

  Data Path: sys_block_inst/sys_block_inst/fab_clk_counter_31 to sys_block_inst/sys_block_inst/fab_clk_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.375   0.405  sys_block_inst/fab_clk_counter_31 (sys_block_inst/fab_clk_counter<31>)
     INV:I->O              1   0.086   0.000  sys_block_inst/Mcount_fab_clk_counter_lut<0>_INV_0 (sys_block_inst/Mcount_fab_clk_counter_lut<0>)
     MUXCY:S->O            1   0.290   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<0> (sys_block_inst/Mcount_fab_clk_counter_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<1> (sys_block_inst/Mcount_fab_clk_counter_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<2> (sys_block_inst/Mcount_fab_clk_counter_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<3> (sys_block_inst/Mcount_fab_clk_counter_cy<3>)
     MUXCY:CI->O           1   0.020   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<4> (sys_block_inst/Mcount_fab_clk_counter_cy<4>)
     MUXCY:CI->O           1   0.020   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<5> (sys_block_inst/Mcount_fab_clk_counter_cy<5>)
     MUXCY:CI->O           1   0.020   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<6> (sys_block_inst/Mcount_fab_clk_counter_cy<6>)
     MUXCY:CI->O           1   0.020   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<7> (sys_block_inst/Mcount_fab_clk_counter_cy<7>)
     MUXCY:CI->O           1   0.020   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<8> (sys_block_inst/Mcount_fab_clk_counter_cy<8>)
     MUXCY:CI->O           1   0.020   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<9> (sys_block_inst/Mcount_fab_clk_counter_cy<9>)
     MUXCY:CI->O           1   0.020   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<10> (sys_block_inst/Mcount_fab_clk_counter_cy<10>)
     MUXCY:CI->O           1   0.020   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<11> (sys_block_inst/Mcount_fab_clk_counter_cy<11>)
     MUXCY:CI->O           1   0.020   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<12> (sys_block_inst/Mcount_fab_clk_counter_cy<12>)
     MUXCY:CI->O           1   0.020   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<13> (sys_block_inst/Mcount_fab_clk_counter_cy<13>)
     MUXCY:CI->O           1   0.020   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<14> (sys_block_inst/Mcount_fab_clk_counter_cy<14>)
     MUXCY:CI->O           1   0.020   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<15> (sys_block_inst/Mcount_fab_clk_counter_cy<15>)
     MUXCY:CI->O           1   0.020   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<16> (sys_block_inst/Mcount_fab_clk_counter_cy<16>)
     MUXCY:CI->O           1   0.020   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<17> (sys_block_inst/Mcount_fab_clk_counter_cy<17>)
     MUXCY:CI->O           1   0.020   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<18> (sys_block_inst/Mcount_fab_clk_counter_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<19> (sys_block_inst/Mcount_fab_clk_counter_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<20> (sys_block_inst/Mcount_fab_clk_counter_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<21> (sys_block_inst/Mcount_fab_clk_counter_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<22> (sys_block_inst/Mcount_fab_clk_counter_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<23> (sys_block_inst/Mcount_fab_clk_counter_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<24> (sys_block_inst/Mcount_fab_clk_counter_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<25> (sys_block_inst/Mcount_fab_clk_counter_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<26> (sys_block_inst/Mcount_fab_clk_counter_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<27> (sys_block_inst/Mcount_fab_clk_counter_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<28> (sys_block_inst/Mcount_fab_clk_counter_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<29> (sys_block_inst/Mcount_fab_clk_counter_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  sys_block_inst/Mcount_fab_clk_counter_cy<30> (sys_block_inst/Mcount_fab_clk_counter_cy<30>)
     XORCY:CI->O           1   0.239   0.000  sys_block_inst/Mcount_fab_clk_counter_xor<31> (sys_block_inst/Result<31>)
     FD:D                      0.011          sys_block_inst/fab_clk_counter_0
    ----------------------------------------
    Total                      1.991ns (1.586ns logic, 0.405ns route)
                                       (79.7% logic, 20.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_p'
  Clock period: 2.188ns (frequency: 457.143MHz)
  Total number of paths / destination ports: 186 / 11
-------------------------------------------------------------------------
Delay:               2.188ns (Levels of Logic = 8)
  Source:            reset_block_inst/reset_block_inst/width_counter_7 (FF)
  Destination:       reset_block_inst/reset_block_inst/width_counter_0 (FF)
  Source Clock:      sys_clk_p rising
  Destination Clock: sys_clk_p rising

  Data Path: reset_block_inst/reset_block_inst/width_counter_7 to reset_block_inst/reset_block_inst/width_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.375   0.795  reset_block_inst/width_counter_7 (reset_block_inst/width_counter<7>)
     LUT5:I0->O            1   0.068   0.000  reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_lut<0> (reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.290   0.000  reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<0> (reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<1> (reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<2> (reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<3> (reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.020   0.000  reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<4> (reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<4>)
     MUXCY:CI->O          11   0.020   0.483  reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<5> (reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_o_cy<5>)
     LUT4:I3->O            1   0.068   0.000  reset_block_inst/width_counter_0_rstpot (reset_block_inst/width_counter_0_rstpot)
     FDC:D                     0.011          reset_block_inst/width_counter_0
    ----------------------------------------
    Total                      2.188ns (0.910ns logic, 1.278ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'epb_clk_in'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              0.600ns (Levels of Logic = 3)
  Source:            epb_cs_n (PAD)
  Destination:       epb_opb_bridge_inst/epb_opb_bridge_inst/cmnd_got_retimed (FF)
  Destination Clock: epb_clk_in rising

  Data Path: epb_cs_n to epb_opb_bridge_inst/epb_opb_bridge_inst/cmnd_got_retimed
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.003   0.518  epb_cs_n_IBUF (epb_cs_n_IBUF)
     begin scope: 'epb_opb_bridge_inst:epb_cs_n'
     LUT3:I1->O            1   0.068   0.000  epb_opb_bridge_inst/cmnd_got_unstable1 (epb_opb_bridge_inst/cmnd_got_unstable)
     FD:D                      0.011          epb_opb_bridge_inst/cmnd_got_retimed
    ----------------------------------------
    Total                      0.600ns (0.082ns logic, 0.518ns route)
                                       (13.7% logic, 86.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'adcmkid0_DRDY_I_p'
  Total number of paths / destination ports: 96 / 96
-------------------------------------------------------------------------
Offset:              0.410ns (Levels of Logic = 0)
  Source:            snap2in_adc_mkid_4x/snap2in_adc_mkid_4x/ISERDES_NODELAY_inst_q_generate[11].ISERDES_NODELAY_inst_q:Q4 (PAD)
  Destination:       snap2in_adc_mkid_4x/snap2in_adc_mkid_4x/recapture_data_q0_11 (FF)
  Destination Clock: adcmkid0_DRDY_I_p rising 0.5X

  Data Path: snap2in_adc_mkid_4x/snap2in_adc_mkid_4x/ISERDES_NODELAY_inst_q_generate[11].ISERDES_NODELAY_inst_q:Q4 to snap2in_adc_mkid_4x/snap2in_adc_mkid_4x/recapture_data_q0_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDESE1:Q4           1   0.000   0.399  snap2in_adc_mkid_4x/ISERDES_NODELAY_inst_q_generate[11].ISERDES_NODELAY_inst_q (snap2in_adc_mkid_4x/data_serdes_q0<11>)
     FD:D                      0.011          snap2in_adc_mkid_4x/recapture_data_q0_11
    ----------------------------------------
    Total                      0.410ns (0.011ns logic, 0.399ns route)
                                       (2.7% logic, 97.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'epb_clk_in'
  Total number of paths / destination ports: 68 / 34
-------------------------------------------------------------------------
Offset:              1.503ns (Levels of Logic = 3)
  Source:            epb_opb_bridge_inst/epb_opb_bridge_inst/cmnd_got_reg (FF)
  Destination:       epb_rdy (PAD)
  Source Clock:      epb_clk_in rising

  Data Path: epb_opb_bridge_inst/epb_opb_bridge_inst/cmnd_got_reg to epb_rdy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.375   0.658  epb_opb_bridge_inst/cmnd_got_reg (epb_opb_bridge_inst/cmnd_got_reg)
     LUT4:I0->O            1   0.068   0.399  epb_opb_bridge_inst/Mmux_epb_rdy11 (epb_rdy)
     end scope: 'epb_opb_bridge_inst:epb_rdy'
     OBUF:I->O                 0.003          epb_rdy_OBUF (epb_rdy)
    ----------------------------------------
    Total                      1.503ns (0.446ns logic, 1.057ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'adcmkid0_DRDY_I_p'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.777ns (Levels of Logic = 2)
  Source:            snap2in_gpio/snap2in_gpio/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR (FF)
  Destination:       snap2in_gpio_ext<0> (PAD)
  Source Clock:      adcmkid0_DRDY_I_p rising 0.5X

  Data Path: snap2in_gpio/snap2in_gpio/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR to snap2in_gpio_ext<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.375   0.399  snap2in_gpio/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR (io_pad<0>)
     end scope: 'snap2in_gpio:io_pad<0>'
     OBUF:I->O                 0.003          snap2in_gpio_ext_0_OBUF (snap2in_gpio_ext<0>)
    ----------------------------------------
    Total                      0.777ns (0.378ns logic, 0.399ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 82 / 58
-------------------------------------------------------------------------
Delay:               1.043ns (Levels of Logic = 5)
  Source:            epb_oe_n (PAD)
  Destination:       epb_data<0> (PAD)

  Data Path: epb_oe_n to epb_data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.417  epb_oe_n_IBUF (epb_oe_n_IBUF)
     begin scope: 'epb_opb_bridge_inst:epb_oe_n'
     LUT2:I1->O           33   0.068   0.552  epb_opb_bridge_inst/Mmux_epb_data_oe_n11 (epb_data_oe_n)
     end scope: 'epb_opb_bridge_inst:epb_data_oe_n'
     begin scope: 'epb_infrastructure_inst:epb_data_oe_n_i'
     IOBUF:T->IO               0.003          epb_infrastructure_inst/iob_data<31> (epb_data_buf<31>)
     end scope: 'epb_infrastructure_inst:epb_data_buf<31>'
    ----------------------------------------
    Total                      1.043ns (0.074ns logic, 0.969ns route)
                                       (7.1% logic, 92.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock adcmkid0_DRDY_I_p
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
adcmkid0_DRDY_I_p|    1.991|         |    0.805|         |
epb_clk_in       |    1.231|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock epb_clk_in
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
adcmkid0_DRDY_I_p|    1.064|         |         |         |
epb_clk_in       |    4.091|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_p      |    2.188|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 14.19 secs
 
--> 


Total memory usage is 432628 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :   74 (   0 filtered)

