[INFO ODB-0227] LEF file: ./Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[INFO ODB-0227] LEF file: ./Nangate45/Nangate45_stdcell.lef, created 135 library cells
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
Startpoint: _33243_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _33122_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _33243_/CK (DFF_X1)
   0.09    0.09 ^ _33243_/Q (DFF_X1)
   0.03    0.12 ^ _29829_/Z (BUF_X2)
   0.03    0.15 ^ _29921_/ZN (OR2_X1)
   0.03    0.18 ^ _29922_/Z (BUF_X4)
   0.02    0.20 v _29923_/ZN (NOR3_X2)
   0.09    0.28 ^ _30031_/ZN (AOI222_X2)
   0.04    0.33 v _30041_/ZN (OAI221_X1)
   0.08    0.41 v _32345_/ZN (OR4_X2)
   0.08    0.49 ^ _32346_/ZN (NOR4_X2)
   0.05    0.54 v _32347_/ZN (NAND4_X2)
   0.07    0.61 v _32588_/Z (XOR2_X2)
   0.06    0.67 v _32661_/Z (XOR2_X1)
   0.04    0.71 v _32662_/ZN (XNOR2_X1)
   0.06    0.77 v _32663_/Z (MUX2_X1)
   0.05    0.83 v _32664_/Z (XOR2_X1)
   0.00    0.83 v _33122_/D (DFF_X1)
           0.83   data arrival time

   0.50    0.50   clock core_clock (rise edge)
   0.00    0.50   clock network delay (ideal)
   0.00    0.50   clock reconvergence pessimism
           0.50 ^ _33122_/CK (DFF_X1)
  -0.04    0.46   library setup time
           0.46   data required time
---------------------------------------------------------
           0.46   data required time
          -0.83   data arrival time
---------------------------------------------------------
          -0.37   slack (VIOLATED)


-- Before --

[-0.369, -0.296): ********************************************** (127)
[-0.296, -0.223): ************************* (69)
[-0.223, -0.150): ********************* (57)
[-0.150, -0.076): ********************************************** (129)
[-0.076, -0.003): * (2)
[-0.003,  0.070):  (0)
[ 0.070,  0.143): * (2)
[ 0.143,  0.217): ************************************************** (139)
[ 0.217,  0.290): * (4)
[ 0.290,  0.363]: *********************************************** (130)
[WARNING RMP-0022] Leakage power doesn't exist for cell LOGIC0_X1
[WARNING RMP-0022] Leakage power doesn't exist for cell LOGIC1_X1
Derived GENLIB library "NangateOpenCellLibrary" with 92 gates.
The number of nodes on the critical paths =    411  ( 1.47 %)
The cell delays are multiplied by the factor: <num_fanins> ^ (10.00).
Cannot meet the target required times (1.00). Continue anyway.
WireLoads = 0  Degree = 3  Target slew =  17 ps   Gain2 =  300  Buf =  10236  Delay =    657 ps   Time =     0.13 sec
-- After --

[-0.264, -0.202): ********************* (63)
[-0.202, -0.139): ************************ (72)
[-0.139, -0.076): ***************************** (84)
[-0.076, -0.013): ************************************************** (147)
[-0.013,  0.049): ****** (18)
[ 0.049,  0.112): ************************************* (110)
[ 0.112,  0.175): ******** (23)
[ 0.175,  0.238): **** (12)
[ 0.238,  0.300):  (0)
[ 0.300,  0.363]: ******************************************** (130)
Startpoint: _33201_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _33126_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _33201_/CK (DFF_X1)
   0.09    0.09 ^ _33201_/Q (DFF_X1)
   0.01    0.10 v rmp_39649/ZN (INV_X2)
   0.02    0.12 ^ rmp_39683/ZN (INV_X1)
   0.01    0.13 v rmp_39684/ZN (INV_X2)
   0.04    0.17 ^ rmp_39750/ZN (NOR2_X1)
   0.02    0.18 v rmp_39751/ZN (INV_X1)
   0.02    0.20 ^ rmp_39752/ZN (INV_X2)
   0.01    0.21 v rmp_39753/ZN (INV_X2)
   0.03    0.24 ^ rmp_39754/ZN (NOR2_X1)
   0.02    0.26 v rmp_39755/ZN (INV_X1)
   0.02    0.28 ^ rmp_39756/ZN (INV_X1)
   0.01    0.29 v rmp_48778/ZN (NOR2_X1)
   0.03    0.32 ^ rmp_48843/ZN (NOR2_X1)
   0.01    0.33 v rmp_48844/ZN (NAND2_X1)
   0.04    0.37 ^ rmp_48848/ZN (NOR2_X1)
   0.01    0.38 v rmp_48957/ZN (NAND2_X1)
   0.04    0.43 v rmp_48959/ZN (OR2_X1)
   0.03    0.46 ^ rmp_48960/ZN (NOR2_X1)
   0.01    0.47 v rmp_48961/ZN (NAND2_X1)
   0.02    0.49 ^ rmp_48965/ZN (NOR2_X1)
   0.01    0.51 v rmp_48971/ZN (NAND2_X1)
   0.02    0.52 ^ rmp_48975/ZN (NAND2_X1)
   0.06    0.59 ^ rmp_49008/Z (XOR2_X1)
   0.04    0.63 ^ rmp_49317/ZN (XNOR2_X1)
   0.02    0.65 v rmp_49318/ZN (NAND2_X1)
   0.03    0.68 v rmp_49319/ZN (AND2_X1)
   0.04    0.72 v rmp_49320/ZN (OR2_X1)
   0.01    0.73 ^ rmp_49323/ZN (NAND2_X1)
   0.00    0.73 ^ _33126_/D (DFF_X1)
           0.73   data arrival time

   0.50    0.50   clock core_clock (rise edge)
   0.00    0.50   clock network delay (ideal)
   0.00    0.50   clock reconvergence pessimism
           0.50 ^ _33126_/CK (DFF_X1)
  -0.03    0.47   library setup time
           0.47   data required time
---------------------------------------------------------
           0.47   data required time
          -0.73   data arrival time
---------------------------------------------------------
          -0.26   slack (VIOLATED)


