{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1718@geiione " "Can't contact license server \"1718@geiione\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1465403200991 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1717@geiione " "Can't contact license server \"1717@geiione\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1465403203245 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@geiione " "Can't contact license server \"1800@geiione\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1465403205499 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1718@192.168.89.8 " "Can't contact license server \"1718@192.168.89.8\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1465403215502 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1717@192.168.89.8 " "Can't contact license server \"1717@192.168.89.8\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1465403225504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465403225872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465403225874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 18:26:38 2016 " "Processing started: Wed Jun 08 18:26:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465403225874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1465403225874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off de0_cyclone3 -c de0_cyclone3 " "Command: quartus_fit --read_settings_files=on --write_settings_files=off de0_cyclone3 -c de0_cyclone3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1465403225874 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1465403225998 ""}
{ "Info" "0" "" "Project  = de0_cyclone3" {  } {  } 0 0 "Project  = de0_cyclone3" 0 0 "Fitter" 0 0 1465403225999 ""}
{ "Info" "0" "" "Revision = de0_cyclone3" {  } {  } 0 0 "Revision = de0_cyclone3" 0 0 "Fitter" 0 0 1465403225999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1465403226528 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0_cyclone3 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"de0_cyclone3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1465403226593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465403226715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465403226716 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cmv_controller:cmv_controller_inst\|altpll0:inst_altpll\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"cmv_controller:cmv_controller_inst\|altpll0:inst_altpll\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cmv_controller:cmv_controller_inst\|altpll0:inst_altpll\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for cmv_controller:cmv_controller_inst\|altpll0:inst_altpll\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altpll0_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 734 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1465403226827 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cmv_controller:cmv_controller_inst\|altpll0:inst_altpll\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 -3 -192 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -3 degrees (-192 ps) for cmv_controller:cmv_controller_inst\|altpll0:inst_altpll\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altpll0_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 735 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1465403226827 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cmv_controller:cmv_controller_inst\|altpll0:inst_altpll\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[2\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for cmv_controller:cmv_controller_inst\|altpll0:inst_altpll\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altpll0_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 736 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1465403226827 ""}  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altpll0_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 734 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1465403226827 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll " "None of the inputs fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 224 -304 -88 240 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 224 -304 -88 240 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 224 -304 -88 240 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 224 -304 -88 240 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 224 -304 -88 240 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 224 -304 -88 240 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 224 -304 -88 240 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 240 -304 -88 256 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 240 -304 -88 256 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 240 -304 -88 256 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 240 -304 -88 256 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 240 -304 -88 256 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 240 -304 -88 256 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 240 -304 -88 256 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 224 -304 -88 240 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 224 -304 -88 240 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 224 -304 -88 240 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 224 -304 -88 240 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 224 -304 -88 240 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 224 -304 -88 240 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 224 -304 -88 240 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 240 -304 -88 256 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 240 -304 -88 256 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 240 -304 -88 256 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 240 -304 -88 256 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 240 -304 -88 256 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 240 -304 -88 256 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 240 -304 -88 256 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCTR " "Input \"CMV_LVDS_OUTCTR\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 120 -96 120 136 "CMV_LVDS_OUTCTR" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 224 -304 -88 240 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 240 -304 -88 256 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCTR " "Input \"CMV_LVDS_OUTCTR\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 120 -96 120 136 "CMV_LVDS_OUTCTR" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 224 -304 -88 240 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 240 -304 -88 256 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465403226830 ""}  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 360 "cmv_controller_inst" "" } } } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1465403226830 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll Cyclone III PLL " "Implemented PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|fast_clock 1 1 -90 -2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -90 degrees (-2500 ps) for cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|fast_clock port" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 716 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1465403226844 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] 1 5 -18 -2500 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of -18 degrees (-2500 ps) for cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 569 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 709 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1465403226844 ""}  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 716 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1465403226844 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1465403227027 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465403227358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465403227358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465403227358 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1465403227358 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 9536 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465403227374 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 9538 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465403227374 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 9540 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465403227374 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 9542 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465403227374 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 9544 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465403227374 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1465403227374 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1465403227378 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1465403227399 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "4 " "Following 4 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CMV_LVDS_OUTCH01 CMV_LVDS_OUTCH01(n) " "Pin \"CMV_LVDS_OUTCH01\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CMV_LVDS_OUTCH01(n)\"" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_LVDS_OUTCH01 } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMV_LVDS_OUTCH01" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 224 -304 -88 240 "CMV_LVDS_OUTCH01" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_LVDS_OUTCH01 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 309 9224 9983 0} { 0 { 0 ""} 0 9546 9224 9983 0}  }  } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_LVDS_OUTCH01(n) } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_LVDS_OUTCH01(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403229387 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CMV_LVDS_OUTCH09 CMV_LVDS_OUTCH09(n) " "Pin \"CMV_LVDS_OUTCH09\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CMV_LVDS_OUTCH09(n)\"" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_LVDS_OUTCH09 } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMV_LVDS_OUTCH09" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 240 -304 -88 256 "CMV_LVDS_OUTCH09" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_LVDS_OUTCH09 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 310 9224 9983 0} { 0 { 0 ""} 0 9547 9224 9983 0}  }  } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_LVDS_OUTCH09(n) } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_LVDS_OUTCH09(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403229387 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CMV_LVDS_OUTCTR CMV_LVDS_OUTCTR(n) " "Pin \"CMV_LVDS_OUTCTR\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CMV_LVDS_OUTCTR(n)\"" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_LVDS_OUTCTR } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMV_LVDS_OUTCTR" } { 0 "CMV_LVDS_OUTCTR(n)" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 120 -96 120 136 "CMV_LVDS_OUTCTR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_LVDS_OUTCTR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 306 9224 9983 0} { 0 { 0 ""} 0 374 9224 9983 0}  }  } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_LVDS_OUTCTR(n) } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_LVDS_OUTCTR(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403229387 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CMV_LVDS_CLK CMV_LVDS_CLK(n) " "Pin \"CMV_LVDS_CLK\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CMV_LVDS_CLK(n)\"" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_LVDS_CLK } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMV_LVDS_CLK" } { 0 "CMV_LVDS_CLK(n)" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 80 -96 96 96 "CMV_LVDS_CLK" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_LVDS_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 305 9224 9983 0} { 0 { 0 ""} 0 373 9224 9983 0}  }  } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_LVDS_CLK(n) } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_LVDS_CLK(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465403229387 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1465403229387 ""}
{ "Error" "EFSAC_FSAC_LVDS_FOUND_TWO_LOW_REGS" "" "Found two LVDS low registers instead of one!" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 96 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in\|ddio_l_reg\[9\]" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|lvds_decoder:inst_lvds_decoder|altlvds_rx0:inst_altlvds_rx0|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx1:auto_generated|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 599 9224 9983 0}  }  } }  } 0 176067 "Found two LVDS low registers instead of one!" 0 0 "Fitter" 0 -1 1465403229389 ""}
{ "Error" "EFSAC_FSAC_LVDS_FOUND_TWO_HIGH_REGS" "" "Found two LVDS high registers instead of one!" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 89 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in\|ddio_h_reg\[9\]" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|lvds_decoder:inst_lvds_decoder|altlvds_rx0:inst_altlvds_rx0|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx1:auto_generated|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 582 9224 9983 0}  }  } }  } 0 176066 "Found two LVDS high registers instead of one!" 0 0 "Fitter" 0 -1 1465403229389 ""}
{ "Error" "EFSAC_FSAC_LVDS_FOUND_TWO_LOW_REGS" "" "Found two LVDS low registers instead of one!" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 96 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in\|ddio_l_reg\[16\]" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|lvds_decoder:inst_lvds_decoder|altlvds_rx0:inst_altlvds_rx0|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx1:auto_generated|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 592 9224 9983 0}  }  } }  } 0 176067 "Found two LVDS low registers instead of one!" 0 0 "Fitter" 0 -1 1465403229389 ""}
{ "Error" "EFSAC_FSAC_LVDS_FOUND_TWO_HIGH_REGS" "" "Found two LVDS high registers instead of one!" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 89 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in\|ddio_h_reg\[16\]" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|lvds_decoder:inst_lvds_decoder|altlvds_rx0:inst_altlvds_rx0|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx1:auto_generated|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 575 9224 9983 0}  }  } }  } 0 176066 "Found two LVDS high registers instead of one!" 0 0 "Fitter" 0 -1 1465403229389 ""}
{ "Error" "EFSAC_FSAC_LVDS_FOUND_TWO_LOW_REGS" "" "Found two LVDS low registers instead of one!" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 96 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in\|ddio_l_reg\[15\]" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|lvds_decoder:inst_lvds_decoder|altlvds_rx0:inst_altlvds_rx0|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx1:auto_generated|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 593 9224 9983 0}  }  } }  } 0 176067 "Found two LVDS low registers instead of one!" 0 0 "Fitter" 0 -1 1465403229389 ""}
{ "Error" "EFSAC_FSAC_LVDS_FOUND_TWO_HIGH_REGS" "" "Found two LVDS high registers instead of one!" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 89 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in\|ddio_h_reg\[15\]" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|lvds_decoder:inst_lvds_decoder|altlvds_rx0:inst_altlvds_rx0|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx1:auto_generated|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 576 9224 9983 0}  }  } }  } 0 176066 "Found two LVDS high registers instead of one!" 0 0 "Fitter" 0 -1 1465403229390 ""}
{ "Error" "EFSAC_FSAC_LVDS_FOUND_TWO_LOW_REGS" "" "Found two LVDS low registers instead of one!" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 96 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in\|ddio_l_reg\[14\]" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|lvds_decoder:inst_lvds_decoder|altlvds_rx0:inst_altlvds_rx0|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx1:auto_generated|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 594 9224 9983 0}  }  } }  } 0 176067 "Found two LVDS low registers instead of one!" 0 0 "Fitter" 0 -1 1465403229390 ""}
{ "Error" "EFSAC_FSAC_LVDS_FOUND_TWO_HIGH_REGS" "" "Found two LVDS high registers instead of one!" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 89 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in\|ddio_h_reg\[14\]" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|lvds_decoder:inst_lvds_decoder|altlvds_rx0:inst_altlvds_rx0|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx1:auto_generated|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 577 9224 9983 0}  }  } }  } 0 176066 "Found two LVDS high registers instead of one!" 0 0 "Fitter" 0 -1 1465403229390 ""}
{ "Error" "EFSAC_FSAC_LVDS_FOUND_TWO_LOW_REGS" "" "Found two LVDS low registers instead of one!" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 96 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in\|ddio_l_reg\[13\]" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|lvds_decoder:inst_lvds_decoder|altlvds_rx0:inst_altlvds_rx0|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx1:auto_generated|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 595 9224 9983 0}  }  } }  } 0 176067 "Found two LVDS low registers instead of one!" 0 0 "Fitter" 0 -1 1465403229390 ""}
{ "Error" "EFSAC_FSAC_LVDS_FOUND_TWO_HIGH_REGS" "" "Found two LVDS high registers instead of one!" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 89 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in\|ddio_h_reg\[13\]" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|lvds_decoder:inst_lvds_decoder|altlvds_rx0:inst_altlvds_rx0|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx1:auto_generated|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 578 9224 9983 0}  }  } }  } 0 176066 "Found two LVDS high registers instead of one!" 0 0 "Fitter" 0 -1 1465403229390 ""}
{ "Error" "EFSAC_FSAC_LVDS_FOUND_TWO_LOW_REGS" "" "Found two LVDS low registers instead of one!" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 96 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in\|ddio_l_reg\[12\]" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|lvds_decoder:inst_lvds_decoder|altlvds_rx0:inst_altlvds_rx0|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx1:auto_generated|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 596 9224 9983 0}  }  } }  } 0 176067 "Found two LVDS low registers instead of one!" 0 0 "Fitter" 0 -1 1465403229390 ""}
{ "Error" "EFSAC_FSAC_LVDS_FOUND_TWO_HIGH_REGS" "" "Found two LVDS high registers instead of one!" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 89 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in\|ddio_h_reg\[12\]" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|lvds_decoder:inst_lvds_decoder|altlvds_rx0:inst_altlvds_rx0|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx1:auto_generated|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 579 9224 9983 0}  }  } }  } 0 176066 "Found two LVDS high registers instead of one!" 0 0 "Fitter" 0 -1 1465403229391 ""}
{ "Error" "EFSAC_FSAC_LVDS_FOUND_TWO_LOW_REGS" "" "Found two LVDS low registers instead of one!" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 96 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in\|ddio_l_reg\[11\]" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|lvds_decoder:inst_lvds_decoder|altlvds_rx0:inst_altlvds_rx0|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx1:auto_generated|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 597 9224 9983 0}  }  } }  } 0 176067 "Found two LVDS low registers instead of one!" 0 0 "Fitter" 0 -1 1465403229391 ""}
{ "Error" "EFSAC_FSAC_LVDS_FOUND_TWO_HIGH_REGS" "" "Found two LVDS high registers instead of one!" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 89 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in\|ddio_h_reg\[11\]" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|lvds_decoder:inst_lvds_decoder|altlvds_rx0:inst_altlvds_rx0|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx1:auto_generated|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in|ddio_h_reg[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 580 9224 9983 0}  }  } }  } 0 176066 "Found two LVDS high registers instead of one!" 0 0 "Fitter" 0 -1 1465403229391 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465403229392 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1465403231470 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1465403231491 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CKE VCC " "Pin DRAM_CKE has VCC driving its datain port" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_CKE } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 176 568 744 192 "DRAM_CKE" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1465403231493 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CMV_SYS_RES_N VCC " "Pin CMV_SYS_RES_N has VCC driving its datain port" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_SYS_RES_N } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMV_SYS_RES_N" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 80 568 758 96 "CMV_SYS_RES_N" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_SYS_RES_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1465403231493 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1465403231493 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 15 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 15 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "644 " "Peak virtual memory: 644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465403232178 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 08 18:27:12 2016 " "Processing ended: Wed Jun 08 18:27:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465403232178 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465403232178 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465403232178 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1465403232178 ""}
