#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb 20 20:10:06 2020
# Process ID: 4216
# Current directory: C:/Users/19514/Desktop/Project_Lab_1/rover_motor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7500 C:\Users\19514\Desktop\Project_Lab_1\rover_motor\rover_motor.xpr
# Log file: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/vivado.log
# Journal file: C:/Users/19514/Desktop/Project_Lab_1/rover_motor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 903.172 ; gain = 253.715
close [ open C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/movement.v w ]
add_files C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/movement.v
update_compile_order -fileset sources_1
close [ open C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/PWM.v w ]
add_files C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/PWM.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
open_project C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close [ open C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/counter_up.v w ]
add_files C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/counter_up.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
[Thu Feb 20 20:25:27 2020] Launched synth_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/synth_1/runme.log
file mkdir C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v w ]
add_files -fileset sim_1 C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PWM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/counter_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_up
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xelab -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PWM_behav xil_defaultlib.PWM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PWM_behav xil_defaultlib.PWM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'counterPeriod' [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/PWM.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_up
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.glbl
Built simulation snapshot PWM_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim/xsim.dir/PWM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim/xsim.dir/PWM_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb 20 21:39:31 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 20 21:39:31 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PWM_behav -key {Behavioral:sim_1:Functional:PWM} -tclbatch {PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1018.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PWM_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xelab -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PWM_behav xil_defaultlib.PWM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PWM_behav xil_defaultlib.PWM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'counterPeriod' [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/PWM.v:75]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PWM_behav -key {Behavioral:sim_1:Functional:PWM} -tclbatch {PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
file mkdir C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new
close [ open C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/movement.v w ]
add_files C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/movement.v
WARNING: [filemgmt 56-12] File 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/movement.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/PWM.v] -no_script -reset -force -quiet
remove_files  C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/PWM.v
export_ip_user_files -of_objects  [get_files C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/counter_up.v] -no_script -reset -force -quiet
remove_files  C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/counter_up.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'movement_TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj movement_TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/movement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement_TestBench
INFO: [VRFC 10-2458] undeclared symbol PMW_OUT, assumed default net type wire [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:34]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xelab -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2922] 'movement' expects 0 arguments [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'movement_TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj movement_TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/movement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement_TestBench
INFO: [VRFC 10-2458] undeclared symbol PMW_OUT, assumed default net type wire [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:34]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xelab -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'LED' [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.movement_default
Compiling module xil_defaultlib.movement_TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot movement_TestBench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim/xsim.dir/movement_TestBench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim/xsim.dir/movement_TestBench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb 20 21:52:22 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 20 21:52:22 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "movement_TestBench_behav -key {Behavioral:sim_1:Functional:movement_TestBench} -tclbatch {movement_TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source movement_TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'movement_TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.402 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'movement_TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj movement_TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/movement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement_TestBench
INFO: [VRFC 10-2458] undeclared symbol PMW_OUT, assumed default net type wire [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:34]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xelab -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'LED' [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.movement_default
Compiling module xil_defaultlib.movement_TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot movement_TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "movement_TestBench_behav -key {Behavioral:sim_1:Functional:movement_TestBench} -tclbatch {movement_TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source movement_TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'movement_TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'movement_TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj movement_TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/movement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement_TestBench
INFO: [VRFC 10-2458] undeclared symbol PMW_OUT, assumed default net type wire [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:34]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xelab -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'LED' [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.movement_default
Compiling module xil_defaultlib.movement_TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot movement_TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "movement_TestBench_behav -key {Behavioral:sim_1:Functional:movement_TestBench} -tclbatch {movement_TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source movement_TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'movement_TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Feb 20 22:02:36 2020] Launched synth_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/synth_1/runme.log
[Thu Feb 20 22:02:36 2020] Launched impl_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'movement_TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj movement_TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/movement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement_TestBench
INFO: [VRFC 10-2458] undeclared symbol PMW_OUT, assumed default net type wire [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xelab -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'LED' [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.movement_default
Compiling module xil_defaultlib.movement_TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot movement_TestBench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "movement_TestBench_behav -key {Behavioral:sim_1:Functional:movement_TestBench} -tclbatch {movement_TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source movement_TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'movement_TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1024.402 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Feb 20 22:08:14 2020] Launched synth_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/synth_1/runme.log
[Thu Feb 20 22:08:15 2020] Launched impl_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/constrs_1/new/movement_XDC.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/constrs_1/new/movement_XDC.xdc
close [ open C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/constrs_1/new/movement.xdc w ]
add_files -fileset constrs_1 C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/constrs_1/new/movement.xdc
reset_run synth_1
launch_runs impl_1
[Thu Feb 20 22:17:22 2020] Launched synth_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/synth_1/runme.log
[Thu Feb 20 22:17:22 2020] Launched impl_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Feb 20 22:20:41 2020] Launched synth_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/synth_1/runme.log
[Thu Feb 20 22:20:41 2020] Launched impl_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1324.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1988.613 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1988.613 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1988.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 2125.762 ; gain = 1079.555
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Feb 20 22:27:57 2020] Launched synth_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/synth_1/runme.log
[Thu Feb 20 22:27:57 2020] Launched impl_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Feb 20 22:33:07 2020] Launched synth_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/synth_1/runme.log
[Thu Feb 20 22:33:07 2020] Launched impl_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Feb 20 22:37:33 2020] Launched synth_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/synth_1/runme.log
[Thu Feb 20 22:37:33 2020] Launched impl_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Feb 20 22:48:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/synth_1/runme.log
[Thu Feb 20 22:48:25 2020] Launched impl_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Feb 20 22:53:32 2020] Launched synth_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/synth_1/runme.log
[Thu Feb 20 22:53:32 2020] Launched impl_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Feb 20 22:59:07 2020] Launched synth_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/synth_1/runme.log
[Thu Feb 20 22:59:07 2020] Launched impl_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2288.336 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA6216A
open_hw_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3152.094 ; gain = 863.758
set_property PROGRAM.FILE {C:\Users\19514\Desktop\Project_Lab_1\Individual components\7-Segment display with simulations\Binary_To_7Segment.runs\impl_1\Binary_To_7Segment.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19514/Desktop/Project_Lab_1/Individual components/7-Segment display with simulations/Binary_To_7Segment.runs/impl_1/Binary_To_7Segment.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/movement.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/movement.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA6216A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA6216A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA6216A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA6216A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA6216A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA6216A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/movement.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA6216A
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183AA6216A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183AA6216A" may be locked by another hw_server.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'movement_TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj movement_TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/movement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement_TestBench
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
INFO: [VRFC 10-2458] undeclared symbol PMW_OUT, assumed default net type wire [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xelab -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'MotorControls' [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
ERROR: [VRFC 10-2922] 'movement_default' expects 6 arguments [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3208.273 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'movement_TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj movement_TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/movement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement_TestBench
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
INFO: [VRFC 10-2458] undeclared symbol PMW_OUT, assumed default net type wire [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xelab -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'MotorControls' [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
ERROR: [VRFC 10-2922] 'movement_default' expects 6 arguments [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3208.273 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'movement_TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj movement_TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/movement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement_TestBench
INFO: [VRFC 10-2458] undeclared symbol PMW_OUT, assumed default net type wire [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xelab -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'MotorControls' [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
ERROR: [VRFC 10-2922] 'movement_default' expects 6 arguments [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3208.273 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'movement_TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj movement_TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/movement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement_TestBench
INFO: [VRFC 10-2458] undeclared symbol PMW_OUT, assumed default net type wire [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xelab -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'MotorControls' [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
ERROR: [VRFC 10-2922] 'movement_default' expects 6 arguments [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3208.273 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'movement_TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj movement_TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/movement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement_TestBench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xelab -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'MotorControls' [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.movement_default
Compiling module xil_defaultlib.movement_TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot movement_TestBench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3208.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "movement_TestBench_behav -key {Behavioral:sim_1:Functional:movement_TestBench} -tclbatch {movement_TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source movement_TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'movement_TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3208.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'movement_TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj movement_TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/movement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement_TestBench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xelab -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'MotorControls' [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.movement_default
Compiling module xil_defaultlib.movement_TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot movement_TestBench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3208.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "movement_TestBench_behav -key {Behavioral:sim_1:Functional:movement_TestBench} -tclbatch {movement_TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source movement_TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'movement_TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 3208.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'movement_TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj movement_TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/movement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement_TestBench
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xelab -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'MotorControls' [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.movement_default
Compiling module xil_defaultlib.movement_TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot movement_TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3208.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "movement_TestBench_behav -key {Behavioral:sim_1:Functional:movement_TestBench} -tclbatch {movement_TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source movement_TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'movement_TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 3208.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'movement_TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj movement_TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/movement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement_TestBench
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xelab -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'MotorControls' [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.movement_default
Compiling module xil_defaultlib.movement_TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot movement_TestBench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3208.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "movement_TestBench_behav -key {Behavioral:sim_1:Functional:movement_TestBench} -tclbatch {movement_TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source movement_TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'movement_TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 3208.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Feb 21 00:09:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/synth_1/runme.log
[Fri Feb 21 00:09:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 3208.273 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA6216A
set_property PROGRAM.FILE {C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/movement.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/movement.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA6216A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA6216A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA6216A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA6216A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'movement_TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj movement_TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/movement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement_TestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xelab -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'MotorControls' [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.movement_default
Compiling module xil_defaultlib.movement_TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot movement_TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "movement_TestBench_behav -key {Behavioral:sim_1:Functional:movement_TestBench} -tclbatch {movement_TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source movement_TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'movement_TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3209.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Feb 21 00:47:28 2020] Launched synth_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/synth_1/runme.log
[Fri Feb 21 00:47:28 2020] Launched impl_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3209.840 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA6216A
set_property PROGRAM.FILE {C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/movement.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/movement.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA6216A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA6216A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/movement.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/movement.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property used_in_synthesis false [get_files  C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v]
set_property used_in_implementation false [get_files  C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'movement_TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj movement_TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/movement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement_TestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xelab -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'MotorControls' [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.movement_default
Compiling module xil_defaultlib.movement_TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot movement_TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "movement_TestBench_behav -key {Behavioral:sim_1:Functional:movement_TestBench} -tclbatch {movement_TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source movement_TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'movement_TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3210.211 ; gain = 0.000
add_bp {C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v} 56
remove_bps -file {C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v} -line 56
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'movement_TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj movement_TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/movement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement_TestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xelab -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'MotorControls' [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.movement_default
Compiling module xil_defaultlib.movement_TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot movement_TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "movement_TestBench_behav -key {Behavioral:sim_1:Functional:movement_TestBench} -tclbatch {movement_TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source movement_TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'movement_TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'movement_TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj movement_TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sources_1/new/movement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movement_TestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xelab -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3d3f13cc06904227a43ba31951c035aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot movement_TestBench_behav xil_defaultlib.movement_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'MotorControls' [C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/sim_1/new/movement_TestBench.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.movement_default
Compiling module xil_defaultlib.movement_TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot movement_TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "movement_TestBench_behav -key {Behavioral:sim_1:Functional:movement_TestBench} -tclbatch {movement_TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source movement_TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'movement_TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 21 01:17:26 2020...
