

================================================================
== Vivado HLS Report for 'crypto_sign_ed25519_15'
================================================================
* Date:           Sat Jun  3 22:30:13 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519_ref
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.69|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  8412|  10557|  8412|  10557|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    64|    64|         1|          -|          -|    64|    no    |
        |- Loop 2     |  3168|  3168|        99|          -|          -|    32|    no    |
        | + Loop 2.1  |    96|    96|         3|          -|          -|    32|    no    |
        |- Loop 3     |   126|   126|         2|          -|          -|    63|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond3)
	3  / (exitcond3)
3 --> 
	4  / (!exitcond2)
	8  / (exitcond2)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond1)
	3  / (exitcond1)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
	9  / (!exitcond)
	10  / (exitcond)
9 --> 
	8  / true
10 --> 
* FSM state operations: 

 <State 1>: 0.66ns
ST_1: t (5)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:186
:0  %t = alloca [64 x i32], align 16

ST_1: StgValue_12 (6)  [1/1] 0.66ns  loc: ed25519_ref/src/sc25519.c:187
:1  br label %1


 <State 2>: 1.24ns
ST_2: i (8)  [1/1] 0.00ns
:0  %i = phi i7 [ 0, %0 ], [ %i_53, %2 ]

ST_2: exitcond3 (9)  [1/1] 0.56ns  loc: ed25519_ref/src/sc25519.c:187
:1  %exitcond3 = icmp eq i7 %i, -64

ST_2: empty (10)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_2: i_53 (11)  [1/1] 1.10ns  loc: ed25519_ref/src/sc25519.c:187
:3  %i_53 = add i7 %i, 1

ST_2: StgValue_17 (12)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:187
:4  br i1 %exitcond3, label %.preheader5.preheader, label %2

ST_2: tmp (14)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:187
:0  %tmp = zext i7 %i to i64

ST_2: t_addr (15)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:187
:1  %t_addr = getelementptr inbounds [64 x i32]* %t, i64 0, i64 %tmp

ST_2: StgValue_20 (16)  [1/1] 1.24ns  loc: ed25519_ref/src/sc25519.c:187
:2  store i32 0, i32* %t_addr, align 4

ST_2: StgValue_21 (17)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:187
:3  br label %1

ST_2: StgValue_22 (19)  [1/1] 0.66ns  loc: ed25519_ref/src/sc25519.c:189
.preheader5.preheader:0  br label %.preheader5


 <State 3>: 1.24ns
ST_3: i_1 (21)  [1/1] 0.00ns
.preheader5:0  %i_1 = phi i6 [ %i_54, %.preheader5.loopexit ], [ 0, %.preheader5.preheader ]

ST_3: exitcond2 (22)  [1/1] 0.71ns  loc: ed25519_ref/src/sc25519.c:189
.preheader5:1  %exitcond2 = icmp eq i6 %i_1, -32

ST_3: empty_68 (23)  [1/1] 0.00ns
.preheader5:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_3: i_54 (24)  [1/1] 1.11ns  loc: ed25519_ref/src/sc25519.c:189
.preheader5:3  %i_54 = add i6 %i_1, 1

ST_3: StgValue_27 (25)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:189
.preheader5:4  br i1 %exitcond2, label %.preheader.preheader, label %.preheader4.preheader

ST_3: tmp_s (27)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:191
.preheader4.preheader:0  %tmp_s = zext i6 %i_1 to i64

ST_3: r_v_addr (28)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:191
.preheader4.preheader:1  %r_v_addr = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_s

ST_3: r_v_load (29)  [2/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:191
.preheader4.preheader:2  %r_v_load = load i32* %r_v_addr, align 4

ST_3: StgValue_31 (52)  [1/1] 0.66ns  loc: ed25519_ref/src/sc25519.c:194
.preheader.preheader:0  br label %.preheader


 <State 4>: 1.24ns
ST_4: r_v_load (29)  [1/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:191
.preheader4.preheader:2  %r_v_load = load i32* %r_v_addr, align 4

ST_4: StgValue_33 (30)  [1/1] 0.66ns  loc: ed25519_ref/src/sc25519.c:190
.preheader4.preheader:3  br label %.preheader4


 <State 5>: 1.24ns
ST_5: j (32)  [1/1] 0.00ns
.preheader4:0  %j = phi i6 [ %j_1, %3 ], [ 0, %.preheader4.preheader ]

ST_5: exitcond1 (33)  [1/1] 0.71ns  loc: ed25519_ref/src/sc25519.c:190
.preheader4:1  %exitcond1 = icmp eq i6 %j, -32

ST_5: empty_69 (34)  [1/1] 0.00ns
.preheader4:2  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_5: j_1 (35)  [1/1] 1.11ns  loc: ed25519_ref/src/sc25519.c:190
.preheader4:3  %j_1 = add i6 %j, 1

ST_5: StgValue_38 (36)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:190
.preheader4:4  br i1 %exitcond1, label %.preheader5.loopexit, label %3

ST_5: tmp_785 (38)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:191
:0  %tmp_785 = zext i6 %j to i64

ST_5: y_v_addr (39)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:191
:1  %y_v_addr = getelementptr [32 x i32]* %y_v, i64 0, i64 %tmp_785

ST_5: y_v_load (40)  [2/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:191
:2  %y_v_load = load i32* %y_v_addr, align 4

ST_5: tmp_787 (42)  [1/1] 1.11ns  loc: ed25519_ref/src/sc25519.c:191
:4  %tmp_787 = add i6 %i_1, %j

ST_5: StgValue_43 (50)  [1/1] 0.00ns
.preheader5.loopexit:0  br label %.preheader5


 <State 6>: 6.69ns
ST_6: y_v_load (40)  [1/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:191
:2  %y_v_load = load i32* %y_v_addr, align 4

ST_6: tmp_786 (41)  [1/1] 5.45ns  loc: ed25519_ref/src/sc25519.c:191
:3  %tmp_786 = mul i32 %r_v_load, %y_v_load

ST_6: tmp_788 (43)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:191
:5  %tmp_788 = zext i6 %tmp_787 to i64

ST_6: t_addr_4 (44)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:191
:6  %t_addr_4 = getelementptr inbounds [64 x i32]* %t, i64 0, i64 %tmp_788

ST_6: t_load_2 (45)  [2/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:191
:7  %t_load_2 = load i32* %t_addr_4, align 4


 <State 7>: 3.82ns
ST_7: t_load_2 (45)  [1/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:191
:7  %t_load_2 = load i32* %t_addr_4, align 4

ST_7: tmp_789 (46)  [1/1] 1.34ns  loc: ed25519_ref/src/sc25519.c:191
:8  %tmp_789 = add i32 %t_load_2, %tmp_786

ST_7: StgValue_51 (47)  [1/1] 1.24ns  loc: ed25519_ref/src/sc25519.c:191
:9  store i32 %tmp_789, i32* %t_addr_4, align 4

ST_7: StgValue_52 (48)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:190
:10  br label %.preheader4


 <State 8>: 2.35ns
ST_8: i_2 (54)  [1/1] 0.00ns
.preheader:0  %i_2 = phi i6 [ %i_55, %4 ], [ 0, %.preheader.preheader ]

ST_8: exitcond (55)  [1/1] 0.71ns  loc: ed25519_ref/src/sc25519.c:194
.preheader:1  %exitcond = icmp eq i6 %i_2, -1

ST_8: empty_70 (56)  [1/1] 0.00ns
.preheader:2  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 63, i64 63, i64 63)

ST_8: i_55 (57)  [1/1] 1.11ns  loc: ed25519_ref/src/sc25519.c:197
.preheader:3  %i_55 = add i6 %i_2, 1

ST_8: StgValue_57 (58)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:194
.preheader:4  br i1 %exitcond, label %5, label %4

ST_8: tmp_782 (60)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:196
:0  %tmp_782 = zext i6 %i_2 to i64

ST_8: t_addr_2 (61)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:196
:1  %t_addr_2 = getelementptr inbounds [64 x i32]* %t, i64 0, i64 %tmp_782

ST_8: t_load (62)  [2/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:196
:2  %t_load = load i32* %t_addr_2, align 4

ST_8: tmp_783 (66)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:197
:6  %tmp_783 = zext i6 %i_55 to i64

ST_8: t_addr_3 (67)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:197
:7  %t_addr_3 = getelementptr inbounds [64 x i32]* %t, i64 0, i64 %tmp_783

ST_8: t_load_1 (68)  [2/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:197
:8  %t_load_1 = load i32* %t_addr_3, align 4

ST_8: StgValue_64 (75)  [2/2] 0.00ns  loc: ed25519_ref/src/sc25519.c:201
:0  call fastcc void @barrett_reduce([32 x i32]* %r_v, [64 x i32]* %t)


 <State 9>: 3.82ns
ST_9: t_load (62)  [1/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:196
:2  %t_load = load i32* %t_addr_2, align 4

ST_9: tmp_790 (63)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:196
:3  %tmp_790 = trunc i32 %t_load to i8

ST_9: carry (64)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:196
:4  %carry = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %t_load, i32 8, i32 31)

ST_9: carry_2 (65)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:196
:5  %carry_2 = zext i24 %carry to i32

ST_9: t_load_1 (68)  [1/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:197
:8  %t_load_1 = load i32* %t_addr_3, align 4

ST_9: tmp_784 (69)  [1/1] 1.34ns  loc: ed25519_ref/src/sc25519.c:197
:9  %tmp_784 = add i32 %carry_2, %t_load_1

ST_9: StgValue_71 (70)  [1/1] 1.24ns  loc: ed25519_ref/src/sc25519.c:197
:10  store i32 %tmp_784, i32* %t_addr_3, align 4

ST_9: tmp_843_cast (71)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:198
:11  %tmp_843_cast = zext i8 %tmp_790 to i32

ST_9: StgValue_73 (72)  [1/1] 1.24ns  loc: ed25519_ref/src/sc25519.c:198
:12  store i32 %tmp_843_cast, i32* %t_addr_2, align 4

ST_9: StgValue_74 (73)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:194
:13  br label %.preheader


 <State 10>: 0.00ns
ST_10: StgValue_75 (75)  [1/2] 0.00ns  loc: ed25519_ref/src/sc25519.c:201
:0  call fastcc void @barrett_reduce([32 x i32]* %r_v, [64 x i32]* %t)

ST_10: StgValue_76 (76)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:202
:1  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ed25519_ref/src/sc25519.c:187) [8]  (0.656 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ed25519_ref/src/sc25519.c:187) [8]  (0 ns)
	'getelementptr' operation ('t_addr', ed25519_ref/src/sc25519.c:187) [15]  (0 ns)
	'store' operation (ed25519_ref/src/sc25519.c:187) of constant 0 on array 't', ed25519_ref/src/sc25519.c:186 [16]  (1.24 ns)

 <State 3>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ed25519_ref/src/sc25519.c:189) [21]  (0 ns)
	'getelementptr' operation ('r_v_addr', ed25519_ref/src/sc25519.c:191) [28]  (0 ns)
	'load' operation ('r_v_load', ed25519_ref/src/sc25519.c:191) on array 'r_v' [29]  (1.24 ns)

 <State 4>: 1.24ns
The critical path consists of the following:
	'load' operation ('r_v_load', ed25519_ref/src/sc25519.c:191) on array 'r_v' [29]  (1.24 ns)

 <State 5>: 1.24ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ed25519_ref/src/sc25519.c:190) [32]  (0 ns)
	'getelementptr' operation ('y_v_addr', ed25519_ref/src/sc25519.c:191) [39]  (0 ns)
	'load' operation ('y_v_load', ed25519_ref/src/sc25519.c:191) on array 'y_v' [40]  (1.24 ns)

 <State 6>: 6.69ns
The critical path consists of the following:
	'load' operation ('y_v_load', ed25519_ref/src/sc25519.c:191) on array 'y_v' [40]  (1.24 ns)
	'mul' operation ('tmp_786', ed25519_ref/src/sc25519.c:191) [41]  (5.45 ns)

 <State 7>: 3.82ns
The critical path consists of the following:
	'load' operation ('t_load_2', ed25519_ref/src/sc25519.c:191) on array 't', ed25519_ref/src/sc25519.c:186 [45]  (1.24 ns)
	'add' operation ('tmp_789', ed25519_ref/src/sc25519.c:191) [46]  (1.34 ns)
	'store' operation (ed25519_ref/src/sc25519.c:191) of variable 'tmp_789', ed25519_ref/src/sc25519.c:191 on array 't', ed25519_ref/src/sc25519.c:186 [47]  (1.24 ns)

 <State 8>: 2.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ed25519_ref/src/sc25519.c:197) [54]  (0 ns)
	'add' operation ('i', ed25519_ref/src/sc25519.c:197) [57]  (1.11 ns)
	'getelementptr' operation ('t_addr_3', ed25519_ref/src/sc25519.c:197) [67]  (0 ns)
	'load' operation ('t_load_1', ed25519_ref/src/sc25519.c:197) on array 't', ed25519_ref/src/sc25519.c:186 [68]  (1.24 ns)

 <State 9>: 3.82ns
The critical path consists of the following:
	'load' operation ('t_load', ed25519_ref/src/sc25519.c:196) on array 't', ed25519_ref/src/sc25519.c:186 [62]  (1.24 ns)
	'add' operation ('tmp_784', ed25519_ref/src/sc25519.c:197) [69]  (1.34 ns)
	'store' operation (ed25519_ref/src/sc25519.c:197) of variable 'tmp_784', ed25519_ref/src/sc25519.c:197 on array 't', ed25519_ref/src/sc25519.c:186 [70]  (1.24 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
