<!doctype html><html><head lang=en><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><title>Building a Musical Synthesizer with FPGA and VHDL: A Step-by-Step Guide - My Blog</title><meta name=viewport content="width=device-width,initial-scale=1">
<meta name=description content="
Introduction
This project wasn’t just about making music with hardware – it was a hardware detective story. Armed with an ancient Chinese FPGA board and zero documentation, I accepted my professor’s challenge to breathe life into forgotten technology. Here’s how I turned frustration into a functional synthesizer!
Key Design Insights
Why Higher Frequencies?
Passive buzzers struggle with low frequencies (e.g., 262 Hz for middle C). By targeting C5–C6 (523–1047 Hz), we:"><meta property="og:image" content><meta property="og:url" content="https://goiw111.github.io/posts/n_2/"><meta property="og:site_name" content="My Blog"><meta property="og:title" content="Building a Musical Synthesizer with FPGA and VHDL: A Step-by-Step Guide"><meta property="og:description" content="Introduction This project wasn’t just about making music with hardware – it was a hardware detective story. Armed with an ancient Chinese FPGA board and zero documentation, I accepted my professor’s challenge to breathe life into forgotten technology. Here’s how I turned frustration into a functional synthesizer!
Key Design Insights Why Higher Frequencies? Passive buzzers struggle with low frequencies (e.g., 262 Hz for middle C). By targeting C5–C6 (523–1047 Hz), we:"><meta property="og:locale" content="en_us"><meta property="og:type" content="article"><meta property="article:section" content="posts"><meta property="article:published_time" content="2025-03-29T00:00:00+00:00"><meta property="article:modified_time" content="2025-03-29T00:00:00+00:00"><meta property="article:tag" content="FPGA"><meta property="article:tag" content="HardwareTips"><meta property="article:tag" content="EmbeddedSystems"><meta name=twitter:card content="summary"><meta name=twitter:title content="Building a Musical Synthesizer with FPGA and VHDL: A Step-by-Step Guide"><meta name=twitter:description content="Introduction This project wasn’t just about making music with hardware – it was a hardware detective story. Armed with an ancient Chinese FPGA board and zero documentation, I accepted my professor’s challenge to breathe life into forgotten technology. Here’s how I turned frustration into a functional synthesizer!
Key Design Insights Why Higher Frequencies? Passive buzzers struggle with low frequencies (e.g., 262 Hz for middle C). By targeting C5–C6 (523–1047 Hz), we:"><link href=https://goiw111.github.io/css/fonts.2c2227b81b1970a03e760aa2e6121cd01f87c88586803cbb282aa224720a765f.css rel=stylesheet><link rel=stylesheet type=text/css media=screen href=https://goiw111.github.io/css/main.6a0f23ea50fd34b46fee262a5a68e17d458c51a2bc99ba1ba018065de6b180c3.css><link id=darkModeStyle rel=stylesheet type=text/css href=https://goiw111.github.io/css/dark.50b57e12d401420df23965fed157368aba37b76df0ecefd0b1ecd4da664f01a0.css media="(prefers-color-scheme: dark)"></head><body><div class=content><header><div class=main><a href=https://goiw111.github.io/>My Blog</a></div><nav><a href=/>Home</a>
<a href=/posts/>Blog</a>
<a href=/about>About</a>
<a href=/tags/>Tags</a></nav></header><main><article><div class=post-container><div class=post-content><div class=title><h1 class=title>Building a Musical Synthesizer with FPGA and VHDL: A Step-by-Step Guide</h1><div class=meta>Posted on Mar 29, 2025</div></div><section class=body><p><img src=/images/N_2_5.jpg alt=N_2_5></p><h2 id=introduction>Introduction</h2><p>This project wasn’t just about making music with hardware – it was a <strong>hardware detective story</strong>. Armed with an ancient Chinese FPGA board and zero documentation, I accepted my professor’s challenge to breathe life into forgotten technology. Here’s how I turned frustration into a functional synthesizer!</p><h1 id=key-design-insights><strong>Key Design Insights</strong></h1><h3 id=why-higher-frequencies><strong>Why Higher Frequencies?</strong></h3><p>Passive buzzers struggle with low frequencies (e.g., 262 Hz for middle C). By targeting <strong>C5–C6</strong> (523–1047 Hz), we:</p><ol><li><strong>Boost Volume</strong>: Piezo elements resonate better at higher frequencies.</li><li><strong>Reduce Distortion</strong>: Avoid &ldquo;clicking&rdquo; artifacts common in low-frequency square waves.</li><li><strong>Simplify Logic</strong>: Smaller counter values fit in 13-bit registers.</li></ol><h2 id=step-1-how-digital-music-works><strong>Step 1: How Digital Music Works</strong></h2><h3 id=square-waves--sound><strong>Square Waves = Sound</strong></h3><p>A <strong>square wave</strong> is the foundation of digital sound generation. By toggling an FPGA pin between HIGH (3.3V) and LOW (0V) at precise intervals, we create a waveform that a passive buzzer converts into audible sound through mechanical vibration.</p><h3 id=frequency-formula><strong>Frequency Formula</strong></h3><p>$$ f_n = \tfrac { f_c } {N.2}​​ $$</p><ul><li>$f_c​$ : Clock speed after prescaling (5 MHz here).</li><li>$N$ : Counter value defining the note’s period.</li></ul><h2 id=step-2-vhdl-code-walkthrough><strong>Step 2: VHDL Code Walkthrough</strong></h2><h3 id=complete-code-structure><strong>Complete Code Structure</strong></h3><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-VHDL data-lang=VHDL><span style=display:flex><span><span style=color:#66d9ef>library</span> IEEE;
</span></span><span style=display:flex><span><span style=color:#66d9ef>use</span> IEEE.STD_LOGIC_1164.<span style=color:#66d9ef>ALL</span>;
</span></span><span style=display:flex><span><span style=color:#66d9ef>use</span> IEEE.NUMERIC_STD.<span style=color:#66d9ef>ALL</span>;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>entity</span> <span style=color:#a6e22e>buzzer</span> <span style=color:#66d9ef>is</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>Port</span> (
</span></span><span style=display:flex><span>        clk     <span style=color:#f92672>:</span> <span style=color:#66d9ef>in</span>  <span style=color:#66d9ef>STD_LOGIC</span>;   <span style=color:#75715e>-- 50 MHz clock</span>
</span></span><span style=display:flex><span>        rst     <span style=color:#f92672>:</span> <span style=color:#66d9ef>in</span>  <span style=color:#66d9ef>STD_LOGIC</span>;   <span style=color:#75715e>-- Active-low reset</span>
</span></span><span style=display:flex><span>        out_bit <span style=color:#f92672>:</span> <span style=color:#66d9ef>out</span> <span style=color:#66d9ef>STD_LOGIC</span>    <span style=color:#75715e>-- Buzzer output</span>
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span><span style=color:#66d9ef>end</span> <span style=color:#a6e22e>buzzer</span>;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>architecture</span> <span style=color:#a6e22e>Behavioral</span> <span style=color:#66d9ef>of</span> <span style=color:#a6e22e>buzzer</span> <span style=color:#66d9ef>is</span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>-- Clock divider (50 MHz -&gt; 5 MHz)</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>signal</span> clk_div1 <span style=color:#f92672>:</span> <span style=color:#66d9ef>unsigned</span>(<span style=color:#ae81ff>3</span> <span style=color:#66d9ef>downto</span> <span style=color:#ae81ff>0</span>) <span style=color:#f92672>:=</span> (<span style=color:#66d9ef>others</span> <span style=color:#f92672>=&gt;</span> <span style=color:#e6db74>&#39;0&#39;</span>);
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>-- Note frequency counter</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>signal</span> clk_div2 <span style=color:#f92672>:</span> <span style=color:#66d9ef>unsigned</span>(<span style=color:#ae81ff>12</span> <span style=color:#66d9ef>downto</span> <span style=color:#ae81ff>0</span>) <span style=color:#f92672>:=</span> (<span style=color:#66d9ef>others</span> <span style=color:#f92672>=&gt;</span> <span style=color:#e6db74>&#39;0&#39;</span>);
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>-- Note duration counter (~3 seconds per note)</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>signal</span> cnt      <span style=color:#f92672>:</span> <span style=color:#66d9ef>unsigned</span>(<span style=color:#ae81ff>23</span> <span style=color:#66d9ef>downto</span> <span style=color:#ae81ff>0</span>) <span style=color:#f92672>:=</span> (<span style=color:#66d9ef>others</span> <span style=color:#f92672>=&gt;</span> <span style=color:#e6db74>&#39;0&#39;</span>); 
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>-- State machine (8 notes)</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>signal</span> state    <span style=color:#f92672>:</span> <span style=color:#66d9ef>unsigned</span>(<span style=color:#ae81ff>2</span> <span style=color:#66d9ef>downto</span> <span style=color:#ae81ff>0</span>) <span style=color:#f92672>:=</span> (<span style=color:#66d9ef>others</span> <span style=color:#f92672>=&gt;</span> <span style=color:#e6db74>&#39;0&#39;</span>);
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>-- Musical note constants (C5 to C6)</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>constant</span> C5 <span style=color:#f92672>:</span> <span style=color:#66d9ef>integer</span> <span style=color:#f92672>:=</span> <span style=color:#ae81ff>4780</span>;  <span style=color:#75715e>-- 523 Hz</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>constant</span> D5 <span style=color:#f92672>:</span> <span style=color:#66d9ef>integer</span> <span style=color:#f92672>:=</span> <span style=color:#ae81ff>4259</span>;  <span style=color:#75715e>-- 587 Hz</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>constant</span> E5 <span style=color:#f92672>:</span> <span style=color:#66d9ef>integer</span> <span style=color:#f92672>:=</span> <span style=color:#ae81ff>3792</span>;  <span style=color:#75715e>-- 659 Hz</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>constant</span> F5 <span style=color:#f92672>:</span> <span style=color:#66d9ef>integer</span> <span style=color:#f92672>:=</span> <span style=color:#ae81ff>3580</span>;  <span style=color:#75715e>-- 698 Hz</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>constant</span> G5 <span style=color:#f92672>:</span> <span style=color:#66d9ef>integer</span> <span style=color:#f92672>:=</span> <span style=color:#ae81ff>3189</span>;  <span style=color:#75715e>-- 784 Hz</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>constant</span> A5 <span style=color:#f92672>:</span> <span style=color:#66d9ef>integer</span> <span style=color:#f92672>:=</span> <span style=color:#ae81ff>2841</span>;  <span style=color:#75715e>-- 880 Hz</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>constant</span> B5 <span style=color:#f92672>:</span> <span style=color:#66d9ef>integer</span> <span style=color:#f92672>:=</span> <span style=color:#ae81ff>2532</span>;  <span style=color:#75715e>-- 988 Hz</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>constant</span> C6 <span style=color:#f92672>:</span> <span style=color:#66d9ef>integer</span> <span style=color:#f92672>:=</span> <span style=color:#ae81ff>2389</span>;  <span style=color:#75715e>-- 1047 Hz</span>
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>signal</span> current_note <span style=color:#f92672>:</span> <span style=color:#66d9ef>integer</span> <span style=color:#66d9ef>range</span> <span style=color:#ae81ff>0</span> <span style=color:#66d9ef>to</span> <span style=color:#ae81ff>8191</span> <span style=color:#f92672>:=</span> C5;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>signal</span> out_bit_tmp  <span style=color:#f92672>:</span> <span style=color:#66d9ef>std_logic</span> <span style=color:#f92672>:=</span> <span style=color:#e6db74>&#39;0&#39;</span>;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>    out_bit <span style=color:#f92672>&lt;=</span> out_bit_tmp;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>process</span>(clk, rst)
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> rst <span style=color:#f92672>=</span> <span style=color:#e6db74>&#39;0&#39;</span> <span style=color:#66d9ef>then</span>
</span></span><span style=display:flex><span>            <span style=color:#75715e>-- Reset all counters and outputs</span>
</span></span><span style=display:flex><span>            clk_div1    <span style=color:#f92672>&lt;=</span> (<span style=color:#66d9ef>others</span> <span style=color:#f92672>=&gt;</span> <span style=color:#e6db74>&#39;0&#39;</span>);
</span></span><span style=display:flex><span>            clk_div2    <span style=color:#f92672>&lt;=</span> (<span style=color:#66d9ef>others</span> <span style=color:#f92672>=&gt;</span> <span style=color:#e6db74>&#39;0&#39;</span>);
</span></span><span style=display:flex><span>            cnt         <span style=color:#f92672>&lt;=</span> (<span style=color:#66d9ef>others</span> <span style=color:#f92672>=&gt;</span> <span style=color:#e6db74>&#39;0&#39;</span>);
</span></span><span style=display:flex><span>            state       <span style=color:#f92672>&lt;=</span> (<span style=color:#66d9ef>others</span> <span style=color:#f92672>=&gt;</span> <span style=color:#e6db74>&#39;0&#39;</span>);
</span></span><span style=display:flex><span>            out_bit_tmp <span style=color:#f92672>&lt;=</span> <span style=color:#e6db74>&#39;0&#39;</span>;
</span></span><span style=display:flex><span>            
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>elsif</span> rising_edge(clk) <span style=color:#66d9ef>then</span>
</span></span><span style=display:flex><span>            <span style=color:#75715e>-- Clock prescaler (divide by 10)</span>
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>if</span> clk_div1 <span style=color:#f92672>&lt;</span> <span style=color:#ae81ff>9</span> <span style=color:#66d9ef>then</span>
</span></span><span style=display:flex><span>                clk_div1 <span style=color:#f92672>&lt;=</span> clk_div1 <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>else</span>
</span></span><span style=display:flex><span>                clk_div1 <span style=color:#f92672>&lt;=</span> (<span style=color:#66d9ef>others</span> <span style=color:#f92672>=&gt;</span> <span style=color:#e6db74>&#39;0&#39;</span>);
</span></span><span style=display:flex><span>                
</span></span><span style=display:flex><span>                <span style=color:#75715e>-- State machine for note generation</span>
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>case</span> state <span style=color:#66d9ef>is</span>
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>when</span> <span style=color:#e6db74>&#34;000&#34;</span> <span style=color:#f92672>=&gt;</span> current_note <span style=color:#f92672>&lt;=</span> C5;  <span style=color:#75715e>-- Do</span>
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>when</span> <span style=color:#e6db74>&#34;001&#34;</span> <span style=color:#f92672>=&gt;</span> current_note <span style=color:#f92672>&lt;=</span> D5;  <span style=color:#75715e>-- Re</span>
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>when</span> <span style=color:#e6db74>&#34;010&#34;</span> <span style=color:#f92672>=&gt;</span> current_note <span style=color:#f92672>&lt;=</span> E5;  <span style=color:#75715e>-- Mi</span>
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>when</span> <span style=color:#e6db74>&#34;011&#34;</span> <span style=color:#f92672>=&gt;</span> current_note <span style=color:#f92672>&lt;=</span> F5;  <span style=color:#75715e>-- Fa</span>
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>when</span> <span style=color:#e6db74>&#34;100&#34;</span> <span style=color:#f92672>=&gt;</span> current_note <span style=color:#f92672>&lt;=</span> G5;  <span style=color:#75715e>-- Sol</span>
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>when</span> <span style=color:#e6db74>&#34;101&#34;</span> <span style=color:#f92672>=&gt;</span> current_note <span style=color:#f92672>&lt;=</span> A5;  <span style=color:#75715e>-- La</span>
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>when</span> <span style=color:#e6db74>&#34;110&#34;</span> <span style=color:#f92672>=&gt;</span> current_note <span style=color:#f92672>&lt;=</span> B5;  <span style=color:#75715e>-- Si</span>
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>when</span> <span style=color:#e6db74>&#34;111&#34;</span> <span style=color:#f92672>=&gt;</span> current_note <span style=color:#f92672>&lt;=</span> C6;  <span style=color:#75715e>-- Do-high</span>
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>when</span> <span style=color:#66d9ef>others</span> <span style=color:#f92672>=&gt;</span> current_note <span style=color:#f92672>&lt;=</span> C5;
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>end</span> <span style=color:#66d9ef>case</span>;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>                <span style=color:#75715e>-- Note duration counter</span>
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>if</span> cnt <span style=color:#f92672>&lt;</span> <span style=color:#ae81ff>15</span>_000_000 <span style=color:#66d9ef>then</span>  <span style=color:#75715e>-- ~3 seconds at 5 MHz</span>
</span></span><span style=display:flex><span>                    cnt <span style=color:#f92672>&lt;=</span> cnt <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>else</span>
</span></span><span style=display:flex><span>                    cnt <span style=color:#f92672>&lt;=</span> (<span style=color:#66d9ef>others</span> <span style=color:#f92672>=&gt;</span> <span style=color:#e6db74>&#39;0&#39;</span>);
</span></span><span style=display:flex><span>                    state <span style=color:#f92672>&lt;=</span> state <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span>;  <span style=color:#75715e>-- Next note</span>
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>end</span> <span style=color:#66d9ef>if</span>;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>                <span style=color:#75715e>-- Frequency generator</span>
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>if</span> clk_div2 <span style=color:#f92672>&lt;</span> current_note <span style=color:#66d9ef>then</span>
</span></span><span style=display:flex><span>                    clk_div2 <span style=color:#f92672>&lt;=</span> clk_div2 <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>else</span>
</span></span><span style=display:flex><span>                    clk_div2 <span style=color:#f92672>&lt;=</span> (<span style=color:#66d9ef>others</span> <span style=color:#f92672>=&gt;</span> <span style=color:#e6db74>&#39;0&#39;</span>);
</span></span><span style=display:flex><span>                    out_bit_tmp <span style=color:#f92672>&lt;=</span> <span style=color:#66d9ef>not</span> out_bit_tmp;  <span style=color:#75715e>-- Toggle buzzer</span>
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>end</span> <span style=color:#66d9ef>if</span>;
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>end</span> <span style=color:#66d9ef>if</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span> <span style=color:#66d9ef>if</span>;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span> <span style=color:#66d9ef>process</span>;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>end</span> <span style=color:#a6e22e>Behavioral</span>;
</span></span></code></pre></div><h2 id=step-3-hardware-setup><strong>Step 3: Hardware Setup</strong></h2><p>I discovered that there are four clock inputs on the schematic, so I assigned CLK3 (PIN_92).</p><p><img src=/images/N_2_1.png alt=N_2_1></p><p>and the builtin buzzer is connected to the PIN_94 as output as shown there.</p><p><img src=/images/N_2_2.png alt=N_2_2></p><p>and the fourth button (PIN_67) will be connected to the reset input.</p><p><img src=/images/N_2_3.png alt=N_2_3></p><h3 id=fpga-pin-connections><strong>FPGA Pin Connections</strong></h3><table><thead><tr><th>FPGA Pin</th><th>Component</th><th>Notes</th></tr></thead><tbody><tr><td><strong>PIN_92</strong></td><td>50 MHz Clock</td><td>Onboard oscillator.</td></tr><tr><td><strong>PIN_94</strong></td><td>Buzzer</td><td>Connect to a builtin buzzer.</td></tr><tr><td><strong>PIN_67</strong></td><td>Reset Button</td><td>Active-low (pulled up to 3.3V).</td></tr><tr><td>assign pins using the <code>.qsf</code> file:</td><td></td><td></td></tr></tbody></table><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Tcl data-lang=Tcl><span style=display:flex><span>set_global_assignment <span style=color:#f92672>-</span>name FAMILY Cyclone
</span></span><span style=display:flex><span>set_global_assignment <span style=color:#f92672>-</span>name DEVICE EP1C3T144C8
</span></span><span style=display:flex><span>set_global_assignment <span style=color:#f92672>-</span>name TOP_LEVEL_ENTITY buzzer
</span></span><span style=display:flex><span>set_global_assignment <span style=color:#f92672>-</span>name ORIGINAL_QUARTUS_VERSION <span style=color:#e6db74>&#34;13.0 SP1&#34;</span>
</span></span><span style=display:flex><span>set_global_assignment <span style=color:#f92672>-</span>name PROJECT_CREATION_TIME_DATE <span style=color:#e6db74>&#34;23:28:34  APRIL 04, 2025&#34;</span>
</span></span><span style=display:flex><span>set_global_assignment <span style=color:#f92672>-</span>name LAST_QUARTUS_VERSION <span style=color:#e6db74>&#34;13.0 SP1&#34;</span>
</span></span><span style=display:flex><span>set_global_assignment <span style=color:#f92672>-</span>name PROJECT_OUTPUT_DIRECTORY output_files
</span></span><span style=display:flex><span>set_global_assignment <span style=color:#f92672>-</span>name ERROR_CHECK_FREQUENCY_DIVISOR <span style=color:#ae81ff>1</span>
</span></span><span style=display:flex><span>set_global_assignment <span style=color:#f92672>-</span>name MIN_CORE_JUNCTION_TEMP <span style=color:#ae81ff>0</span>
</span></span><span style=display:flex><span>set_global_assignment <span style=color:#f92672>-</span>name MAX_CORE_JUNCTION_TEMP <span style=color:#ae81ff>85</span>
</span></span><span style=display:flex><span>set_global_assignment <span style=color:#f92672>-</span>name VHDL_FILE test_2.vhd
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#75715e># Assembler Assignments
</span></span></span><span style=display:flex><span><span style=color:#75715e># =====================
</span></span></span><span style=display:flex><span><span style=color:#75715e>
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>set_global_assignment <span style=color:#f92672>-</span>name AUTO_RESTART_CONFIGURATION OFF
</span></span><span style=display:flex><span>set_global_assignment <span style=color:#f92672>-</span>name RESERVE_ALL_UNUSED_PINS <span style=color:#e6db74>&#34;AS INPUT TRI-STATED&#34;</span>
</span></span><span style=display:flex><span>set_global_assignment <span style=color:#f92672>-</span>name STRATIX_DEVICE_IO_STANDARD <span style=color:#e6db74>&#34;3.3-V LVTTL&#34;</span>
</span></span><span style=display:flex><span>set_global_assignment <span style=color:#f92672>-</span>name LL_ROOT_REGION ON <span style=color:#f92672>-</span>section_id <span style=color:#e6db74>&#34;Root Region&#34;</span>
</span></span><span style=display:flex><span>set_global_assignment <span style=color:#f92672>-</span>name LL_MEMBER_STATE LOCKED <span style=color:#f92672>-</span>section_id <span style=color:#e6db74>&#34;Root Region&#34;</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>set_global_assignment <span style=color:#f92672>-</span>name DEVICE_FILTER_PIN_COUNT <span style=color:#ae81ff>144</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>set_location_assignment PIN_92 <span style=color:#f92672>-</span>to CLK
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>set_location_assignment PIN_94 <span style=color:#f92672>-</span>to out_bit
</span></span><span style=display:flex><span>set_location_assignment PIN_67 <span style=color:#f92672>-</span>to rst
</span></span></code></pre></div><h2 id=step-4-program-the-fpga><strong>Step 4: Program the FPGA</strong></h2><p>Compile the design and program the FPGA via JTAG using the generated <code>.sof</code> file.</p><p><img src=/images/N_2_4.png alt=N_2_4></p><h1 id=conclusion-choose-your-fpga-wisely><strong>Conclusion: Choose Your FPGA Wisely</strong></h1><p>While this project was a valuable learning experience, I strongly advise <strong>against using obscure, outdated FPGAs</strong> like the Cyclone EP1C3T144C8. The challenges I faced highlight why:</p><table><thead><tr><th><strong>Problem</strong></th><th><strong>Modern FPGA Solution</strong></th></tr></thead><tbody><tr><td>Outdated Quartus II 13.0</td><td>Quartus Prime Lite (free, updated)</td></tr><tr><td>Chinese-only documentation</td><td>English datasheets & community support</td></tr><tr><td>No schematic/pinout</td><td>Dev boards with full documentation</td></tr><tr><td>Legacy hardware teaches resilience, but modern FPGAs save time and sanity. Choose wisely!</td><td></td></tr></tbody></table></section><div class=post-tags><nav class="nav tags"><ul class=tags><li><a href=/tags/fpga>FPGA</a></li><li><a href=/tags/hardwaretips>HardwareTips</a></li><li><a href=/tags/embeddedsystems>EmbeddedSystems</a></li></ul></nav></div></div></div></article></main><footer><div style=display:flex><a class=soc href=https://github.com/goiw111 rel=me title=GitHub><svg class="feather"><use href="/svg/feather-sprite.51cf5647cb1987f769b616558f2620fd9423d72058490231b391bf6aa3744b55.svg#github"/></svg></a><a class=border></a><a class=soc href=https://www.linkedin.com/in/souhail-chahmout/ rel=me title=Linkedin><svg class="feather"><use href="/svg/feather-sprite.51cf5647cb1987f769b616558f2620fd9423d72058490231b391bf6aa3744b55.svg#linkedin"/></svg></a><a class=border></a></div><div class=footer-info>2025 souhail-chahmout | <a href=https://github.com/athul/archie>Archie Theme</a> | Built with <a href=https://gohugo.io>Hugo</a></div></footer><script async src="https://www.googletagmanager.com/gtag/js?id=G-XXXXXXXXXX"></script><script>var dnt,doNotTrack=!1;if(!1&&(dnt=navigator.doNotTrack||window.doNotTrack||navigator.msDoNotTrack,doNotTrack=dnt=="1"||dnt=="yes"),!doNotTrack){window.dataLayer=window.dataLayer||[];function gtag(){dataLayer.push(arguments)}gtag("js",new Date),gtag("config","G-XXXXXXXXXX")}</script></div></body></html>