////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2004 Xilinx, Inc.
// All Rights Reserved
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: v1.30
//  \   \         Application : KCPSM3
//  /   /         Filename: random.v
// /___/   /\     
// \   \  /  \
//  \___\/\___\
//
//Command: kcpsm3 random.psm
//Device: Spartan-3, Spartan-3E, Virtex-II, and Virtex-II Pro FPGAs
//Design Name: random
//Generated 2018-12-22T12:20:28.
//Purpose:
//	random verilog program definition.
//
//Reference:
//	PicoBlaze 8-bit Embedded Microcontroller User Guide
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ps / 1ps

module random (address, instruction, clk);

input [9:0] address;
input clk;

output [17:0] instruction;

RAMB16_S18 ram_1024_x_18(
	.DI 	(16'h0000),
	.DIP 	(2'b00),
	.EN	(1'b1),
	.WE	(1'b0),
	.SSR	(1'b0),
	.CLK	(clk),
	.ADDR	(address),
	.DO	(instruction[15:0]),
	.DOP	(instruction[17:16]))
/*synthesis 
init_00 = "0C0EF9C00C0EF9C00C0E0C0E19A01CA0400454012FC74F004004CAFF00080A34" 
init_01 = "401A401A401A401A40010A34A000DA9058144B078B0109060B000A0EA901F9C0" 
init_02 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_03 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_04 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_05 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_06 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_07 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_08 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_09 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_0A = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_0B = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_0C = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_0D = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_0E = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_0F = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_10 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_11 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_12 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_13 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_14 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_15 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_16 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_17 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_18 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_19 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_1A = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_1B = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_1C = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_1D = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_1E = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_1F = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_20 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_21 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_22 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_23 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_24 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_25 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_26 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_27 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_28 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_29 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_2A = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_2B = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_2C = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_2D = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_2E = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_2F = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_30 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_31 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_32 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_33 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_34 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_35 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_36 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_37 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_38 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_39 = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_3A = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_3B = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_3C = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_3D = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_3E = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
init_3F = "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A" 
initp_00 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8D62088A0F4EC" 
initp_01 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" 
initp_02 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" 
initp_03 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" 
initp_04 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" 
initp_05 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" 
initp_06 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" 
initp_07 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" */;

// synthesis translate_off
// Attributes for Simulation
defparam ram_1024_x_18.INIT_00  = 256'h0C0EF9C00C0EF9C00C0E0C0E19A01CA0400454012FC74F004004CAFF00080A34;
defparam ram_1024_x_18.INIT_01  = 256'h401A401A401A401A40010A34A000DA9058144B078B0109060B000A0EA901F9C0;
defparam ram_1024_x_18.INIT_02  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_03  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_04  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_05  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_06  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_07  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_08  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_09  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_0A  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_0B  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_0C  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_0D  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_0E  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_0F  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_10  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_11  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_12  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_13  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_14  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_15  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_16  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_17  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_18  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_19  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_1A  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_1B  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_1C  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_1D  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_1E  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_1F  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_20  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_21  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_22  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_23  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_24  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_25  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_26  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_27  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_28  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_29  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_2A  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_2B  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_2C  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_2D  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_2E  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_2F  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_30  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_31  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_32  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_33  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_34  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_35  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_36  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_37  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_38  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_39  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_3A  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_3B  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_3C  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_3D  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_3E  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INIT_3F  = 256'h401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A;
defparam ram_1024_x_18.INITP_00 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8D62088A0F4EC;
defparam ram_1024_x_18.INITP_01 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ram_1024_x_18.INITP_02 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ram_1024_x_18.INITP_03 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ram_1024_x_18.INITP_04 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ram_1024_x_18.INITP_05 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ram_1024_x_18.INITP_06 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ram_1024_x_18.INITP_07 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;

// synthesis translate_on
// Attributes for XST (Synplicity attributes are in-line)
// synthesis attribute INIT_00  of ram_1024_x_18 is "0C0EF9C00C0EF9C00C0E0C0E19A01CA0400454012FC74F004004CAFF00080A34"
// synthesis attribute INIT_01  of ram_1024_x_18 is "401A401A401A401A40010A34A000DA9058144B078B0109060B000A0EA901F9C0"
// synthesis attribute INIT_02  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_03  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_04  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_05  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_06  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_07  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_08  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_09  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_0A  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_0B  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_0C  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_0D  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_0E  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_0F  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_10  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_11  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_12  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_13  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_14  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_15  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_16  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_17  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_18  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_19  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_1A  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_1B  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_1C  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_1D  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_1E  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_1F  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_20  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_21  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_22  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_23  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_24  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_25  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_26  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_27  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_28  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_29  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_2A  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_2B  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_2C  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_2D  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_2E  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_2F  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_30  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_31  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_32  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_33  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_34  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_35  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_36  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_37  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_38  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_39  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_3A  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_3B  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_3C  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_3D  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_3E  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INIT_3F  of ram_1024_x_18 is "401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A401A"
// synthesis attribute INITP_00 of ram_1024_x_18 is "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8D62088A0F4EC"
// synthesis attribute INITP_01 of ram_1024_x_18 is "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
// synthesis attribute INITP_02 of ram_1024_x_18 is "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
// synthesis attribute INITP_03 of ram_1024_x_18 is "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
// synthesis attribute INITP_04 of ram_1024_x_18 is "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
// synthesis attribute INITP_05 of ram_1024_x_18 is "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
// synthesis attribute INITP_06 of ram_1024_x_18 is "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
// synthesis attribute INITP_07 of ram_1024_x_18 is "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"

endmodule

// END OF FILE random.v