
*** Running vivado
    with args -log mult_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mult_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mult_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'i:/4730/project3/ip_repo/multiply_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top mult_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20264 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 404.336 ; gain = 100.965
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mult_wrapper' [I:/4730/project3/v1/v1.srcs/sources_1/bd/mult/hdl/mult_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'mult' [I:/4730/project3/v1/v1.srcs/sources_1/bd/mult/synth/mult.v:13]
INFO: [Synth 8-6157] synthesizing module 'mult_multiply_0_0' [I:/4730/project3/v1/v1.runs/synth_1/.Xil/Vivado-15168-DESKTOP-R33TAS3/realtime/mult_multiply_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_multiply_0_0' (1#1) [I:/4730/project3/v1/v1.runs/synth_1/.Xil/Vivado-15168-DESKTOP-R33TAS3/realtime/mult_multiply_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mult_processing_system7_0_0' [I:/4730/project3/v1/v1.runs/synth_1/.Xil/Vivado-15168-DESKTOP-R33TAS3/realtime/mult_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_processing_system7_0_0' (2#1) [I:/4730/project3/v1/v1.runs/synth_1/.Xil/Vivado-15168-DESKTOP-R33TAS3/realtime/mult_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'mult_processing_system7_0_0' requires 62 connections, but only 41 given [I:/4730/project3/v1/v1.srcs/sources_1/bd/mult/synth/mult.v:99]
INFO: [Synth 8-6157] synthesizing module 'mult_ps7_0_axi_periph_0' [I:/4730/project3/v1/v1.srcs/sources_1/bd/mult/synth/mult.v:214]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_52BNPB' [I:/4730/project3/v1/v1.srcs/sources_1/bd/mult/synth/mult.v:529]
INFO: [Synth 8-6157] synthesizing module 'mult_auto_pc_0' [I:/4730/project3/v1/v1.runs/synth_1/.Xil/Vivado-15168-DESKTOP-R33TAS3/realtime/mult_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_auto_pc_0' (3#1) [I:/4730/project3/v1/v1.runs/synth_1/.Xil/Vivado-15168-DESKTOP-R33TAS3/realtime/mult_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_52BNPB' (4#1) [I:/4730/project3/v1/v1.srcs/sources_1/bd/mult/synth/mult.v:529]
INFO: [Synth 8-6155] done synthesizing module 'mult_ps7_0_axi_periph_0' (5#1) [I:/4730/project3/v1/v1.srcs/sources_1/bd/mult/synth/mult.v:214]
INFO: [Synth 8-6157] synthesizing module 'mult_rst_ps7_0_100M_0' [I:/4730/project3/v1/v1.runs/synth_1/.Xil/Vivado-15168-DESKTOP-R33TAS3/realtime/mult_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_rst_ps7_0_100M_0' (6#1) [I:/4730/project3/v1/v1.runs/synth_1/.Xil/Vivado-15168-DESKTOP-R33TAS3/realtime/mult_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'mult_rst_ps7_0_100M_0' requires 10 connections, but only 6 given [I:/4730/project3/v1/v1.srcs/sources_1/bd/mult/synth/mult.v:205]
INFO: [Synth 8-6155] done synthesizing module 'mult' (7#1) [I:/4730/project3/v1/v1.srcs/sources_1/bd/mult/synth/mult.v:13]
INFO: [Synth 8-6155] done synthesizing module 'mult_wrapper' (8#1) [I:/4730/project3/v1/v1.srcs/sources_1/bd/mult/hdl/mult_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_52BNPB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_52BNPB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design mult_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design mult_ps7_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 461.129 ; gain = 157.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 461.129 ; gain = 157.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 461.129 ; gain = 157.758
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [i:/4730/project3/v1/v1.srcs/sources_1/bd/mult/ip/mult_processing_system7_0_0/mult_processing_system7_0_0/mult_processing_system7_0_0_in_context.xdc] for cell 'mult_i/processing_system7_0'
Finished Parsing XDC File [i:/4730/project3/v1/v1.srcs/sources_1/bd/mult/ip/mult_processing_system7_0_0/mult_processing_system7_0_0/mult_processing_system7_0_0_in_context.xdc] for cell 'mult_i/processing_system7_0'
Parsing XDC File [i:/4730/project3/v1/v1.srcs/sources_1/bd/mult/ip/mult_rst_ps7_0_100M_0/mult_rst_ps7_0_100M_0/mult_rst_ps7_0_100M_0_in_context.xdc] for cell 'mult_i/rst_ps7_0_100M'
Finished Parsing XDC File [i:/4730/project3/v1/v1.srcs/sources_1/bd/mult/ip/mult_rst_ps7_0_100M_0/mult_rst_ps7_0_100M_0/mult_rst_ps7_0_100M_0_in_context.xdc] for cell 'mult_i/rst_ps7_0_100M'
Parsing XDC File [i:/4730/project3/v1/v1.srcs/sources_1/bd/mult/ip/mult_auto_pc_0/mult_auto_pc_0/mult_auto_pc_0_in_context.xdc] for cell 'mult_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [i:/4730/project3/v1/v1.srcs/sources_1/bd/mult/ip/mult_auto_pc_0/mult_auto_pc_0/mult_auto_pc_0_in_context.xdc] for cell 'mult_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [i:/4730/project3/v1/v1.srcs/sources_1/bd/mult/ip/mult_multiply_0_0/mult_multiply_0_0/mult_multiply_0_0_in_context.xdc] for cell 'mult_i/multiply_0'
Finished Parsing XDC File [i:/4730/project3/v1/v1.srcs/sources_1/bd/mult/ip/mult_multiply_0_0/mult_multiply_0_0/mult_multiply_0_0_in_context.xdc] for cell 'mult_i/multiply_0'
Parsing XDC File [I:/4730/project3/v1/v1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [I:/4730/project3/v1/v1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 715.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 715.715 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 715.715 ; gain = 0.012
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 715.715 ; gain = 412.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 715.715 ; gain = 412.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mult_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mult_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mult_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mult_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mult_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mult_i/multiply_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 715.715 ; gain = 412.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 715.715 ; gain = 412.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mult_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design mult_ps7_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design mult_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design mult_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 715.715 ; gain = 412.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mult_i/processing_system7_0/FCLK_CLK0' to pin 'mult_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 772.184 ; gain = 468.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 772.324 ; gain = 468.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 782.238 ; gain = 478.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 782.238 ; gain = 478.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 782.238 ; gain = 478.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 782.238 ; gain = 478.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 782.238 ; gain = 478.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 782.238 ; gain = 478.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 782.238 ; gain = 478.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |mult_auto_pc_0              |         1|
|2     |mult_multiply_0_0           |         1|
|3     |mult_processing_system7_0_0 |         1|
|4     |mult_rst_ps7_0_100M_0       |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |mult_auto_pc_0              |     1|
|2     |mult_multiply_0_0           |     1|
|3     |mult_processing_system7_0_0 |     1|
|4     |mult_rst_ps7_0_100M_0       |     1|
+------+----------------------------+------+

Report Instance Areas: 
+------+---------------------+------------------------+------+
|      |Instance             |Module                  |Cells |
+------+---------------------+------------------------+------+
|1     |top                  |                        |   411|
|2     |  mult_i             |mult                    |   411|
|3     |    ps7_0_axi_periph |mult_ps7_0_axi_periph_0 |   177|
|4     |      s00_couplers   |s00_couplers_imp_52BNPB |   177|
+------+---------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 782.238 ; gain = 478.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 782.238 ; gain = 224.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 782.238 ; gain = 478.867
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 793.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 797.734 ; gain = 501.559
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 797.734 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'I:/4730/project3/v1/v1.runs/synth_1/mult_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mult_wrapper_utilization_synth.rpt -pb mult_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 12 21:18:18 2019...
