$comment
	File created using the following command:
		vcd file part2.msim.vcd -direction
$end
$date
	Sat Oct 13 22:28:45 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module search_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 1 " clk $end
$var reg 1 # Restart $end
$var reg 1 $ start $end
$var wire 1 % debug [6] $end
$var wire 1 & debug [5] $end
$var wire 1 ' debug [4] $end
$var wire 1 ( debug [3] $end
$var wire 1 ) debug [2] $end
$var wire 1 * debug [1] $end
$var wire 1 + debug [0] $end
$var wire 1 , found $end
$var wire 1 - result [4] $end
$var wire 1 . result [3] $end
$var wire 1 / result [2] $end
$var wire 1 0 result [1] $end
$var wire 1 1 result [0] $end
$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var tri1 1 5 devclrn $end
$var tri1 1 6 devpor $end
$var tri1 1 7 devoe $end
$var wire 1 8 min[2]~9_combout $end
$var wire 1 9 Equal0~2_combout $end
$var wire 1 : max~0_combout $end
$var wire 1 ; max~2_combout $end
$var wire 1 < max~4_combout $end
$var wire 1 = max~5_combout $end
$var wire 1 > curr_max[1]~0_combout $end
$var wire 1 ? curr_max[0]~1_combout $end
$var wire 1 @ curr_max[3]~3_combout $end
$var wire 1 A curr_max[4]~4_combout $end
$var wire 1 B clk~combout $end
$var wire 1 C clk~clkctrl_outclk $end
$var wire 1 D min[0]~6 $end
$var wire 1 E min[1]~8 $end
$var wire 1 F min[2]~10 $end
$var wire 1 G min[3]~11_combout $end
$var wire 1 H Restart~combout $end
$var wire 1 I Restart~clkctrl_outclk $end
$var wire 1 J start~combout $end
$var wire 1 K ~GND~combout $end
$var wire 1 L curr_mid[0]~_wirecell_combout $end
$var wire 1 M curr_mid[1]~_wirecell_combout $end
$var wire 1 N curr_mid[2]~_wirecell_combout $end
$var wire 1 O min[0]~5_combout $end
$var wire 1 P LessThan0~1_cout $end
$var wire 1 Q LessThan0~3_cout $end
$var wire 1 R LessThan0~5_cout $end
$var wire 1 S LessThan0~7_cout $end
$var wire 1 T LessThan0~9_cout $end
$var wire 1 U LessThan0~11_cout $end
$var wire 1 V LessThan0~13_cout $end
$var wire 1 W LessThan0~14_combout $end
$var wire 1 X max[4]~1_combout $end
$var wire 1 Y Add1~1_cout $end
$var wire 1 Z Add1~3 $end
$var wire 1 [ Add1~5 $end
$var wire 1 \ Add1~7 $end
$var wire 1 ] Add1~9 $end
$var wire 1 ^ Add1~10_combout $end
$var wire 1 _ min[3]~12 $end
$var wire 1 ` min[4]~13_combout $end
$var wire 1 a Add1~8_combout $end
$var wire 1 b curr_mid[3]~3_combout $end
$var wire 1 c curr_mid[3]~_wirecell_combout $end
$var wire 1 d Equal0~1_combout $end
$var wire 1 e Equal0~0_combout $end
$var wire 1 f Equal0~3_combout $end
$var wire 1 g Equal0~4_combout $end
$var wire 1 h Selector1~0_combout $end
$var wire 1 i y.T2~regout $end
$var wire 1 j Add1~6_combout $end
$var wire 1 k curr_mid[2]~2_combout $end
$var wire 1 l curr_max[2]~2_combout $end
$var wire 1 m max~3_combout $end
$var wire 1 n Add1~4_combout $end
$var wire 1 o curr_mid[1]~1_combout $end
$var wire 1 p min[1]~7_combout $end
$var wire 1 q Add1~2_combout $end
$var wire 1 r curr_mid[0]~0_combout $end
$var wire 1 s result[0]~1_combout $end
$var wire 1 t Selector2~0_combout $end
$var wire 1 u y.T3~regout $end
$var wire 1 v result[0]~0_combout $end
$var wire 1 w result[0]~reg0_regout $end
$var wire 1 x result[1]~2_combout $end
$var wire 1 y result[1]~reg0_regout $end
$var wire 1 z result[2]~3_combout $end
$var wire 1 { result[2]~reg0_regout $end
$var wire 1 | result[3]~4_combout $end
$var wire 1 } result[3]~reg0_regout $end
$var wire 1 ~ result[4]~reg0_regout $end
$var wire 1 !! debug[0]~reg0feeder_combout $end
$var wire 1 "! debug[0]~reg0_regout $end
$var wire 1 #! debug[1]~reg0_regout $end
$var wire 1 $! Selector0~0_combout $end
$var wire 1 %! y.T1~regout $end
$var wire 1 &! debug[2]~0_combout $end
$var wire 1 '! debug[2]~reg0_regout $end
$var wire 1 (! found~0_combout $end
$var wire 1 )! found~reg0_regout $end
$var wire 1 *! mem|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 +! mem|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 ,! mem|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 -! mem|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 .! mem|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 /! mem|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 0! mem|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 1! mem|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 2! A~combout [7] $end
$var wire 1 3! A~combout [6] $end
$var wire 1 4! A~combout [5] $end
$var wire 1 5! A~combout [4] $end
$var wire 1 6! A~combout [3] $end
$var wire 1 7! A~combout [2] $end
$var wire 1 8! A~combout [1] $end
$var wire 1 9! A~combout [0] $end
$var wire 1 :! curr_mid [4] $end
$var wire 1 ;! curr_mid [3] $end
$var wire 1 <! curr_mid [2] $end
$var wire 1 =! curr_mid [1] $end
$var wire 1 >! curr_mid [0] $end
$var wire 1 ?! curr_min [4] $end
$var wire 1 @! curr_min [3] $end
$var wire 1 A! curr_min [2] $end
$var wire 1 B! curr_min [1] $end
$var wire 1 C! curr_min [0] $end
$var wire 1 D! max [4] $end
$var wire 1 E! max [3] $end
$var wire 1 F! max [2] $end
$var wire 1 G! max [1] $end
$var wire 1 H! max [0] $end
$var wire 1 I! min [4] $end
$var wire 1 J! min [3] $end
$var wire 1 K! min [2] $end
$var wire 1 L! min [1] $end
$var wire 1 M! min [0] $end
$var wire 1 N! curr_max [4] $end
$var wire 1 O! curr_max [3] $end
$var wire 1 P! curr_max [2] $end
$var wire 1 Q! curr_max [1] $end
$var wire 1 R! curr_max [0] $end
$var wire 1 S! mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 T! mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 U! mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 V! mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 W! mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 X! mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 Y! mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 Z! mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 !
0"
x#
1$
0+
0*
0)
0(
0'
0&
0%
0,
01
00
0/
0.
0-
02
13
x4
15
16
17
08
19
1:
1;
1<
1=
1>
1?
1@
1A
0B
0C
1D
0E
1F
0G
xH
xI
1J
0K
1L
1M
1N
0O
1P
0Q
1R
0S
1T
0U
1V
1W
0X
0Y
1Z
0[
1\
0]
0^
0_
1`
0a
1b
1c
1d
0e
1f
0g
1h
0i
0j
1k
1l
1m
0n
1o
0p
0q
1r
1s
0t
0u
0v
0w
1x
0y
1z
0{
1|
0}
0~
0!!
0"!
0#!
1$!
0%!
1&!
0'!
0(!
0)!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
19!
18!
07!
06!
05!
04!
03!
02!
0>!
0=!
0<!
0;!
0:!
0C!
0B!
0A!
0@!
0?!
0H!
0G!
0F!
0E!
0D!
0M!
0L!
0K!
0J!
0I!
0R!
0Q!
0P!
0O!
0N!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
$end
#20000
1"
1B
1C
1%!
1i
0&!
xX
#40000
0"
0B
0C
#60000
1"
1B
1C
1>!
1=!
1P!
1<!
1;!
1N!
1O!
1R!
1Q!
1Z!
1Y!
1X!
1W!
11!
10!
1/!
1.!
0s
0L
0D
1O
0;
0x
0M
1E
1p
0:
0m
0z
0N
0F
18
0|
0c
1_
1G
0<
0=
1e
0P
0d
0R
1S
1(
1'
1&
1%
0p
08
0G
0`
1Q
0T
1U
0V
0W
#80000
0"
0B
0C
#100000
1"
1B
1C
#120000
0"
0B
0C
#140000
1"
1B
1C
0Z!
0Y!
0X!
0W!
01!
00!
0/!
0.!
0e
1P
0Q
1d
0(
0'
0&
0%
1R
0S
1T
0U
1V
1W
#160000
0"
0B
0C
#180000
1"
1B
1C
#200000
0"
0B
0C
#220000
1"
1B
1C
#240000
0"
0B
0C
#1000000
