# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pvsdra_lab_1.srcs/sources_1/new/add.vhd" \
"../../../../pvsdra_lab_1.srcs/sources_1/new/controller.vhd" \
"../../../../pvsdra_lab_1.srcs/sources_1/new/mult.vhd" \
"../../../../pvsdra_lab_1.srcs/sources_1/new/reg.vhd" \
"../../../../pvsdra_lab_1.srcs/sources_1/new/mac.vhd" \
"../../../../pvsdra_lab_1.srcs/sim_1/new/tb_mac.vhd" \
"../../../../pvsdra_lab_1.srcs/sim_1/new/tb_mult.vhd" \

# Do not sort compile order
nosort
