module clock_divider(
    input clk,
    output reg [1:0] digit
);

    reg [15:0] refresh_cnt = 0;

    always @(posedge clk) begin
        refresh_cnt <= refresh_cnt + 1;
        digit <= refresh_cnt[15:14];
    end

endmodule
