Annual+IEEE+International+SoC+Conference,+SoCC+2010,+September+27-29,+2010,+Las+Vegas,+NV,+USA,+Proceedings. 0
Delay+dependent+power+optimisation+of+combinational+circuits+using+AND-Inverter+graphs. 0
Simultaneous+co-design+of+distributed+on-chip+power+supplies+and+decoupling+capacitors. 0
Optimization+and+predication+of+leakage+current+characteristics+in+wide+domino+OR+gates+under+PVT+variation. 0
A+run-time+distributed+cooperative+approach+to+optimize+power+consumption+in+MPSoCs. 0
Highly+programmable+switched-capacitor+filters+using+biquads+with+nonuniform+internal+clocks. 0
A+digitally+self-calibrated+low-noise+7-bit+folding+A/D+converter. 0
A+high-resolution+and+fast-conversion+readout+circuit+for+differential+capacitive+sensors. 0
Jitter+transfer+function+model+and+VLSI+jitter+filter+circuits. 0
A+holistic+view+on+low+power+design. 0
A+10B+200MHz+pipeline+ADC+with+minimal+feedback+penalty+and+0.35pJ/conversion-step. 0
High+speed+recursion-free+CORDIC+architecture. 0
A+1+ppm/&#176;C+bandgap+voltage+reference+with+new+second-order+Taylor+curvature+compensation. 0
Frequency-independent+fast-lock+register-controlled+DLL+with+wide-range+duty+cycle+adjuster. 0
A+1.7Gbps+DLL-based+Clock+Data+Recovery+in+0.35&#181;m+CMOS. 0
A+CMOS+5.4/3.24Gbps+dual-rate+clock+and+data+recovery+design+for+DisplayPort+v1.2. 0
Low-power+SOC+implementation:+What+you+need+to+know. 0
System-level+exploration+of+mesh-based+NoC+architectures+for+multimedia+applications. 0
A+40+Mbps+H.264/AVC+CAVLC+decoder+using+a+64-bit+multiple-issue+video+parsing+coprocessor. 0
A+high-efficiency+reconfigurable+2-D+Discrete+Wavelet+Transform+engine+for+JPEG2000+implementation+on+next+generation+digital+cameras. 0
Orthogonal+shift+level+comparison+reuse+for+structuring+element+shape+independent+VLSI-Architectures+of+2D+morphological+operations. 0
Case+study:+Runtime+reduction+of+a+buffer+insertion+algorithm+using+GPU+parallel+programming. 0
Unleash+the+parallelism+of+3DIC+partitioning+on+GPGPU. 0
Routability-driven+RDL+routing+with+pin+reassignment. 0
Statistical+electro-thermal+analysis+with+high+compatibility+of+leakage+power+models. 0
Variation-tolerant+design+of+D-flipflops. 0
High+speed+and+low+power+transceiver+design+with+CNFET+and+CNT+bundle+interconnect. 0
NBTI-aware+statistical+timing+analysis+framework. 0
Implementation+of+a+hardware-efficient+EEG+processor+for+brain+monitoring+systems. 0
Design+and+analysis+of+an+advanced+static+blocked+multithreading+architecture. 0
A+Folding+Strategy+for+SAT+solvers+based+on+Shannon's+expansion+theorem. 0
TERA:+A+FPGA-based+trace-driven+emulation+framework+for+designing+on-chip+communication+architectures. 0
Expandable+MDC-based+FFT+architecture+and+its+generator+for+high-performance+applications. 0
A+SystemCAMS+extension+for+the+simulation+of+non-linear+circuits. 0
An+automated+control+code+generation+approach+for+the+SegBus+platform. 0
From+Film+to+Silicon:+The+Migration+of+Document+Archiving+Technology. 0
Power+noise+suppression+technique+using+active+decoupling+capacitor+for+TSV+3D+integration. 0
Estimation+of+maximum+application-level+power+supply+noise. 0
Simultaneous+voltage+island+generation+and+floorplanning. 0
Footer+voltage+feedforward+domino+technique+for+wide+fan-in+dynamic+logic. 0
Thermal+estimation+for+accurate+estimation+of+impact+of+BTI+aging+effects+on+nano-scale+SRAM+circuits. 0
Enhanced+IEEE+1500+test+wrapper+for+testing+small+RAMs+in+SOCs. 0
Estimation+of+characteristic+variation+of+photodiodes+and+its+compensation+method+in+an+optically+reconfigurable+gate+array. 0
A+routing+architecture+exploration+for+coarse-grained+reconfigurable+architecture+with+automated+seu-tolerance+evaluation. 0
Binary+object+recognition+system+on+FPGA+with+bSOM. 0
Resource+constrained+mapping+of+data+flow+graphs+onto+coarse-grained+reconfigurable+array. 0
Design+of+a+link-controller+architecture+for+multiple+serial+link+protocols. 0
High-Performance+random+data+lookup+for+network+processing. 0
A+65nm+CMOS+ultra+low+power+and+low+noise+131M+front-end+transimpedance+amplifier. 0
A+CMOS+low-power+low-offset+and+high-speed+fully+dynamic+latched+comparator. 0
A+CMOS+6+bit+250MS/s+A/D+converter+with+input+voltage+range+detectors. 0
Clock+buffer+with+duty+cycle+corrector. 0
A+70dB+SNDR+10-MHz+BW+hybrid+delta-sigma/pipeline+ADC+in+0.18-&#181;m+CMOS. 0
8Gbps+high-speed+I/O+transmitter+with+scalable+speed,+swing+and+equalization+levels. 0
Run-time+configuration+prefetching+to+reduce+the+overhead+of+dynamically+reconfiguration. 0
A+multi-channel+frequency+detection+and+monitoring+system. 0
Process+technology+and+design+parameter+impact+on+SRAM+Bit-Cell+Sleep+effectiveness. 0
Interconnect+system+compression+analysis+for+multi-core+architectures. 0
Fan-in+sensitive+low+power+dynamic+circuits+performance+statistical+characterization. 0
Energy+efficient+computation+with+self-adaptive+single-ended+body+bias. 0
Power+minimization+methodology+for+VCTL+topologies. 0
Hybrid+MOSFET/CNFET+based+power+gating+structure. 0
Comparison+of+performance+parameters+of+SRAM+designs+in+16nm+CMOS+and+CNTFET+technologies. 0
A+BDD-based+approach+to+design+power-aware+on-line+detectors+for+digital+circuits. 0
An+efficient+VLSI+architecture+for+extended+variable+block+sizes+motion+estimation. 0
A+multimedia+content+generation+methodology+in+support+to+SOC+decoder+development+and+validation. 0
Effect+of+a+polywell+leometry+on+a+CMOS+photodiode+array. 0
MMPI:+A+flexible+and+efficient+multiprocessor+message+passing+interface+for+NoC-based+MPSoC. 0
A+method+for+efficient+NoC+test+scheduling+using+deterministic+routing. 0
Flow+oriented+routing+for+NOCS. 0
A+globally-interconnected+modular+CMP+system+with+communication+on+the+fly. 0
Energy+and+delay-aware+mapping+for+real-time+digital+processing+system+on+network+on+chip+platforms. 0
Thermal+modelling+of+3D+multicore+systems+in+a+flip-chip+package. 0
Efficient+multicasting+scheme+for+irregular+mesh-based+NoCs. 0
Towards+formal+system-level+verification+of+security+requirements+during+hardware/software+codesign. 0
Thermal+via+planning+for+temperature+reduction+in+3D+ICs. 0
A+design+procedure+of+predictive+RF+MOSFET+model+for+compatibility+with+ITRS. 0
What+You+Need+to+Know+About+Patent+Litigation. 0
A+novel+architectural+approach+for+control+architectures+in+RF+transceivers. 0
A+mixed-signal+timing+circuit+in+90nm+CMOS+for+energy+detection+IR-UWB+receivers. 0
A+novel+architecture+for+discrete+chaotic+signal+generators. 0
Quality-driven+SoC+architecture+synthesis+for+embedded+applications. 0
DyML:+Dynamic+Multi-Level+flow+control+for+Networks+on+Chip. 0
A+prediction-based,+data+Migration+Algorithm+for+hybrid+Architecture+NoC+systems. 0
FoN:+Fault-on-Neighbor+aware+routing+algorithm+for+Networks-on-Chip. 0
Simulation+based+study+of+on-chip+antennas+for+a+reconfigurable+hybrid+3D+wireless+NoC. 0
A+differential+read+subthreshold+SRAM+bitcell+with+self-adaptive+leakage+cut+off+scheme. 0
Low+power+nonvolatile+SRAM+circuit+with+integrated+low+voltage+nanocrystal+PMOS+Flash. 0
Handling+shared+variable+synchronization+in+multi-core+Network-on-Chips+with+distributed+memory. 0
Low-energy+configurable+syndrome/chien+search+multi-channel+Reed+Solomon+decoder. 0
Run-time+communication+bypassing+for+energy-efficient,+low-latency+per-core+DVFS+on+Network-on-Chip. 0
Comparative+performance+evaluation+of+wireless+and+optical+NoC+architectures. 0
Hermes-AA:+A+65nm+asynchronous+NoC+router+with+adaptive+routing. 0
Power+analysis+for+Asynchronous+CLICH&#201;+Network-on-Chip. 0
Way-load+balancing+scheme+for+mobile+cache+LRU+replacement. 0
Exploiting+large+on-chip+memory+space+through+data+recomputation. 0
Dependable+SRAM+with+enhanced+read-/write-margins+by+fine-grained+assist+bias+control+for+low-voltage+operation. 0
