<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: StdDriver/inc/spim.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">M480 BSP
   &#160;<span id="projectnumber">V3.05.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_0d398eaf8b2db165a9197a6619ec9f0e.html">StdDriver</a></li><li class="navelem"><a class="el" href="dir_727df3ff8d6c08f79694ae8f401a0b8b.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">spim.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="spim_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef __SPIM_H__</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define __SPIM_H__</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/* Include related headers                                                                                 */</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;{</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac05114b4b52788cf106b77363e6baf23">   35</a></span>&#160;<span class="preprocessor">#define SPIM_DMM_MAP_ADDR      0x8000000UL       </span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga84fc048779f576cee3acf671e2330d4d">   36</a></span>&#160;<span class="preprocessor">#define SPIM_DMM_SIZE          0x2000000UL       </span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab2706096a817976f76099b82c6e58f23">   37</a></span>&#160;<span class="preprocessor">#define SPIM_CCM_ADDR          0x20020000UL      </span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac438c09ce56ae8598fa0cba053737afa">   38</a></span>&#160;<span class="preprocessor">#define SPIM_CCM_SIZE          0x8000UL          </span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/* SPIM_CTL0 constant definitions                                                                          */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9c5a244640c94b9f35e927233714767d">   43</a></span>&#160;<span class="preprocessor">#define SPIM_CTL0_RW_IN(x)              ((x) ? 0UL : (0x1UL &lt;&lt; SPIM_CTL0_QDIODIR_Pos))      </span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5bdc897c2191910bb39fae442e45801a">   44</a></span>&#160;<span class="preprocessor">#define SPIM_CTL0_BITMODE_SING          (0UL &lt;&lt; SPIM_CTL0_BITMODE_Pos)          </span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7588505da58a5074bcaf92cee29014bc">   45</a></span>&#160;<span class="preprocessor">#define SPIM_CTL0_BITMODE_DUAL          (1UL &lt;&lt; SPIM_CTL0_BITMODE_Pos)          </span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga94df0ddc40538c4cd05a614fbc836a5e">   46</a></span>&#160;<span class="preprocessor">#define SPIM_CTL0_BITMODE_QUAD          (2UL &lt;&lt; SPIM_CTL0_BITMODE_Pos)          </span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga951f41bfa9936a514b702becf2dc4cf4">   47</a></span>&#160;<span class="preprocessor">#define SPIM_CTL0_OPMODE_IO             (0UL &lt;&lt; SPIM_CTL0_OPMODE_Pos)           </span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga193fd23615f0ce455b33683fb103a8b6">   48</a></span>&#160;<span class="preprocessor">#define SPIM_CTL0_OPMODE_PAGEWRITE      (1UL &lt;&lt; SPIM_CTL0_OPMODE_Pos)           </span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaafb89994fb47d03bf157316e9da7322">   49</a></span>&#160;<span class="preprocessor">#define SPIM_CTL0_OPMODE_PAGEREAD       (2UL &lt;&lt; SPIM_CTL0_OPMODE_Pos)           </span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga978b3272e329bb48e0e05a120d0043f8">   50</a></span>&#160;<span class="preprocessor">#define SPIM_CTL0_OPMODE_DIRECTMAP      (3UL &lt;&lt; SPIM_CTL0_OPMODE_Pos)           </span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad61d08ec155ade9c8424495abfca02e6">   52</a></span>&#160;<span class="preprocessor">#define CMD_NORMAL_PAGE_PROGRAM         (0x02UL &lt;&lt; SPIM_CTL0_CMDCODE_Pos)       </span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9f7c2add014cafddc08a0ac005226f27">   53</a></span>&#160;<span class="preprocessor">#define CMD_NORMAL_PAGE_PROGRAM_4B      (0x12UL &lt;&lt; SPIM_CTL0_CMDCODE_Pos)       </span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7ec172ce5d7de43f29d8c23471920da3">   54</a></span>&#160;<span class="preprocessor">#define CMD_QUAD_PAGE_PROGRAM_WINBOND   (0x32UL &lt;&lt; SPIM_CTL0_CMDCODE_Pos)       </span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga913b85277af390e5f978784e373b5cff">   55</a></span>&#160;<span class="preprocessor">#define CMD_QUAD_PAGE_PROGRAM_MXIC      (0x38UL &lt;&lt; SPIM_CTL0_CMDCODE_Pos)       </span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4d55fb3bd899dc1631121b53cb24dc8f">   56</a></span>&#160;<span class="preprocessor">#define CMD_QUAD_PAGE_PROGRAM_EON       (0x40UL &lt;&lt; SPIM_CTL0_CMDCODE_Pos)       </span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac93ee2e236d3f5c55b0e1bf8fcbd8537">   58</a></span>&#160;<span class="preprocessor">#define CMD_DMA_NORMAL_READ             (0x03UL &lt;&lt; SPIM_CTL0_CMDCODE_Pos)       </span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga046f7068c37c0e43dc1a681ea0ab62bc">   59</a></span>&#160;<span class="preprocessor">#define CMD_DMA_FAST_READ               (0x0BUL &lt;&lt; SPIM_CTL0_CMDCODE_Pos)       </span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga998fa61fef04db42d5c2f9dec2325cad">   60</a></span>&#160;<span class="preprocessor">#define CMD_DMA_NORMAL_DUAL_READ        (0x3BUL &lt;&lt; SPIM_CTL0_CMDCODE_Pos)       </span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga192cb18f25860e2846c791e7308ddc18">   61</a></span>&#160;<span class="preprocessor">#define CMD_DMA_FAST_READ_DUAL_OUTPUT   (0x3BUL &lt;&lt; SPIM_CTL0_CMDCODE_Pos)       </span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8542b9f263f9c54d9456539191810dc1">   62</a></span>&#160;<span class="preprocessor">#define CMD_DMA_FAST_READ_QUAD_OUTPUT   (0x6BUL &lt;&lt; SPIM_CTL0_CMDCODE_Pos)       </span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaba16fa28a25d86f13aef803c1bc43cb6">   63</a></span>&#160;<span class="preprocessor">#define CMD_DMA_FAST_DUAL_READ          (0xBBUL &lt;&lt; SPIM_CTL0_CMDCODE_Pos)       </span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaba38bd7975de3ec76d23d54920c6ce77">   64</a></span>&#160;<span class="preprocessor">#define CMD_DMA_NORMAL_QUAD_READ        (0xE7UL &lt;&lt; SPIM_CTL0_CMDCODE_Pos)       </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf4fc4a35565fc27603d4a8f7771bb794">   65</a></span>&#160;<span class="preprocessor">#define CMD_DMA_FAST_QUAD_READ          (0xEBUL &lt;&lt; SPIM_CTL0_CMDCODE_Pos)       </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">typedef enum</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;{</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    MFGID_UNKNOW    = 0x00U,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    MFGID_SPANSION  = 0x01U,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    MFGID_EON       = 0x1CU,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    MFGID_ISSI      = 0x7FU,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    MFGID_MXIC      = 0xC2U,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    MFGID_WINBOND   = 0xEFU</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;}</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;E_MFGID;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* Flash opcodes. */</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define OPCODE_WREN             0x06U   </span><span class="comment">/* Write enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define OPCODE_RDSR             0x05U   </span><span class="comment">/* Read status register #1*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define OPCODE_WRSR             0x01U   </span><span class="comment">/* Write status register #1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define OPCODE_RDSR2            0x35U   </span><span class="comment">/* Read status register #2*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define OPCODE_WRSR2            0x31U   </span><span class="comment">/* Write status register #2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define OPCODE_RDSR3            0x15U   </span><span class="comment">/* Read status register #3*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define OPCODE_WRSR3            0x11U   </span><span class="comment">/* Write status register #3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define OPCODE_PP               0x02U   </span><span class="comment">/* Page program (up to 256 bytes) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define OPCODE_SE_4K            0x20U   </span><span class="comment">/* Erase 4KB sector */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define OPCODE_BE_32K           0x52U   </span><span class="comment">/* Erase 32KB block */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define OPCODE_CHIP_ERASE       0xc7U   </span><span class="comment">/* Erase whole flash chip */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define OPCODE_BE_64K           0xd8U   </span><span class="comment">/* Erase 64KB block */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define OPCODE_READ_ID          0x90U   </span><span class="comment">/* Read ID */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define OPCODE_RDID             0x9fU   </span><span class="comment">/* Read JEDEC ID */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define OPCODE_BRRD             0x16U   </span><span class="comment">/* SPANSION flash - Bank Register Read command  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define OPCODE_BRWR             0x17U   </span><span class="comment">/* SPANSION flash - Bank Register write command */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define OPCODE_NORM_READ        0x03U   </span><span class="comment">/* Read data bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define OPCODE_FAST_READ        0x0bU   </span><span class="comment">/* Read data bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define OPCODE_FAST_DUAL_READ   0x3bU   </span><span class="comment">/* Read data bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define OPCODE_FAST_QUAD_READ   0x6bU   </span><span class="comment">/* Read data bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* Used for SST flashes only. */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define OPCODE_BP               0x02U   </span><span class="comment">/* Byte program */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define OPCODE_WRDI             0x04U   </span><span class="comment">/* Write disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define OPCODE_AAI_WP           0xadU   </span><span class="comment">/* Auto u32Address increment word program */</span><span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* Used for Macronix flashes only. */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define OPCODE_EN4B             0xb7U   </span><span class="comment">/* Enter 4-byte mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define OPCODE_EX4B             0xe9U   </span><span class="comment">/* Exit 4-byte mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define OPCODE_RDSCUR           0x2bU</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define OPCODE_WRSCUR           0x2fU</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define OPCODE_RSTEN            0x66U</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define OPCODE_RST              0x99U</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define OPCODE_ENQPI            0x38U</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define OPCODE_EXQPI            0xFFU</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* Status Register bits. */</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define SR_WIP                  0x1U    </span><span class="comment">/* Write in progress */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define SR_WEL                  0x2U    </span><span class="comment">/* Write enable latch */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define SR_QE                   0x40U   </span><span class="comment">/* Quad Enable for MXIC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* Status Register #2 bits. */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define SR2_QE                  0x2U    </span><span class="comment">/* Quad Enable for Winbond */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/* meaning of other SR_* bits may differ between vendors */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define SR_BP0                  0x4U    </span><span class="comment">/* Block protect 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define SR_BP1                  0x8U    </span><span class="comment">/* Block protect 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define SR_BP2                  0x10U   </span><span class="comment">/* Block protect 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define SR_SRWD                 0x80U   </span><span class="comment">/* SR write protect */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define SR3_ADR                 0x01U   </span><span class="comment">/* 4-byte u32Address mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define SCUR_4BYTE              0x04U   </span><span class="comment">/* 4-byte u32Address mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; <span class="comment">/* end of group SPIM_EXPORTED_CONSTANTS */</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">/*  Define Macros and functions                                                                            */</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3b80726a734054a752a9d01171d913b6">  153</a></span>&#160;<span class="preprocessor">#define SPIM_ENABLE_CIPHER()       (SPIM-&gt;CTL0 &amp;= ~SPIM_CTL0_CIPHOFF_Msk)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3fa2822bd8a530caa8cf27f8df21cc06">  159</a></span>&#160;<span class="preprocessor">#define SPIM_DISABLE_CIPHER()      (SPIM-&gt;CTL0 |= SPIM_CTL0_CIPHOFF_Msk)</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7fc52518a77db409c77e6338ad176566">  165</a></span>&#160;<span class="preprocessor">#define SPIM_ENABLE_BALEN()        (SPIM-&gt;CTL0 |= SPIM_CTL0_BALEN_Msk)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gac9f477b8c14276f031caa53c56871b97">  171</a></span>&#160;<span class="preprocessor">#define SPIM_DISABLE_BALEN()       (SPIM-&gt;CTL0 &amp;= ~SPIM_CTL0_BALEN_Msk)</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaaed3cf9c4f416a99342621eb2fd6cd5f">  177</a></span>&#160;<span class="preprocessor">#define SPIM_SET_4BYTE_ADDR_EN(x) \</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">        SPIM-&gt;CTL0 = (SPIM-&gt;CTL0 &amp; (~SPIM_CTL0_B4ADDREN_Msk)) | (((x) ? 1UL : 0UL) &lt;&lt; SPIM_CTL0_B4ADDREN_Pos); \</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3346f70415c1a0f84dec739f5f204886">  186</a></span>&#160;<span class="preprocessor">#define SPIM_ENABLE_INT()       (SPIM-&gt;CTL0 |= SPIM_CTL0_IEN_Msk)</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga189a25b75c63d5e3605455049d538a2d">  192</a></span>&#160;<span class="preprocessor">#define SPIM_DISABLE_INT()      (SPIM-&gt;CTL0 &amp;= ~SPIM_CTL0_IEN_Msk)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga72cf0d3d8db8e6b0cde375f58ba41626">  198</a></span>&#160;<span class="preprocessor">#define SPIM_IS_IF_ON()    ((SPIM-&gt;CTL0 &amp; SPIM_CTL0_IF_Msk) != 0UL)</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga04577ede45f249050ecaa3819f011cc1">  204</a></span>&#160;<span class="preprocessor">#define SPIM_CLR_INT() \</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">        SPIM-&gt;CTL0 = (SPIM-&gt;CTL0 &amp; (~SPIM_CTL0_IF_Msk)) | (1UL &lt;&lt; SPIM_CTL0_IF_Pos);  \</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31a9f9d60f042ce3ba333274fea18f71">  213</a></span>&#160;<span class="preprocessor">#define SPIM_SET_DATA_WIDTH(x)   \</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">        SPIM-&gt;CTL0 = (SPIM-&gt;CTL0 &amp; (~SPIM_CTL0_DWIDTH_Msk)) | (((x) - 1U) &lt;&lt; SPIM_CTL0_DWIDTH_Pos);  \</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0676bd6b76f0b53861ecfafd20b5a85b">  222</a></span>&#160;<span class="preprocessor">#define SPIM_GET_DATA_WIDTH()   \</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">    (((SPIM-&gt;CTL0 &amp; SPIM_CTL0_DWIDTH_Msk) &gt;&gt; SPIM_CTL0_DWIDTH_Pos)+1U)</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c8c6c523d46c8e811c8a9b611a43c63">  229</a></span>&#160;<span class="preprocessor">#define SPIM_SET_DATA_NUM(x) \</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">        SPIM-&gt;CTL0 = (SPIM-&gt;CTL0 &amp; (~SPIM_CTL0_BURSTNUM_Msk)) | (((x) - 1U) &lt;&lt; SPIM_CTL0_BURSTNUM_Pos);  \</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga506077427e41ae56100ffda945c63249">  238</a></span>&#160;<span class="preprocessor">#define SPIM_GET_DATA_NUM() \</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">    (((SPIM-&gt;CTL0 &amp; SPIM_CTL0_BURSTNUM_Msk) &gt;&gt; SPIM_CTL0_BURSTNUM_Pos)+1U)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9e2922ab622965a7b3b2a95bc1a87148">  245</a></span>&#160;<span class="preprocessor">#define SPIM_ENABLE_SING_INPUT_MODE()  \</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">        SPIM-&gt;CTL0 = (SPIM-&gt;CTL0 &amp; (~(SPIM_CTL0_BITMODE_Msk | SPIM_CTL0_QDIODIR_Msk))) | (SPIM_CTL0_BITMODE_SING | SPIM_CTL0_RW_IN(1));    \</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2be832b2a5018c99a23151e26b5c7db6">  254</a></span>&#160;<span class="preprocessor">#define SPIM_ENABLE_SING_OUTPUT_MODE() \</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">        SPIM-&gt;CTL0 = (SPIM-&gt;CTL0 &amp; (~(SPIM_CTL0_BITMODE_Msk | SPIM_CTL0_QDIODIR_Msk))) | (SPIM_CTL0_BITMODE_SING | SPIM_CTL0_RW_IN(0));    \</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7789672b2dd3c98a8cd9277dc1cd9092">  263</a></span>&#160;<span class="preprocessor">#define SPIM_ENABLE_DUAL_INPUT_MODE()  \</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">        SPIM-&gt;CTL0 = (SPIM-&gt;CTL0 &amp; (~(SPIM_CTL0_BITMODE_Msk | SPIM_CTL0_QDIODIR_Msk))) | (SPIM_CTL0_BITMODE_DUAL | SPIM_CTL0_RW_IN(1U));    \</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaae487e2d92a9e341ca28ee59177bc434">  272</a></span>&#160;<span class="preprocessor">#define SPIM_ENABLE_DUAL_OUTPUT_MODE() \</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">        SPIM-&gt;CTL0 = (SPIM-&gt;CTL0 &amp; (~(SPIM_CTL0_BITMODE_Msk | SPIM_CTL0_QDIODIR_Msk))) | (SPIM_CTL0_BITMODE_DUAL | SPIM_CTL0_RW_IN(0U));    \</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7c848d6b2f04c2dfae48b6b3bc9a417e">  281</a></span>&#160;<span class="preprocessor">#define SPIM_ENABLE_QUAD_INPUT_MODE()  \</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">        SPIM-&gt;CTL0 = (SPIM-&gt;CTL0 &amp; (~(SPIM_CTL0_BITMODE_Msk | SPIM_CTL0_QDIODIR_Msk))) | (SPIM_CTL0_BITMODE_QUAD | SPIM_CTL0_RW_IN(1U));    \</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga08dbf94fcf3d8bf677956240a2f5c2bb">  290</a></span>&#160;<span class="preprocessor">#define SPIM_ENABLE_QUAD_OUTPUT_MODE() \</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">        SPIM-&gt;CTL0 = (SPIM-&gt;CTL0 &amp; (~(SPIM_CTL0_BITMODE_Msk | SPIM_CTL0_QDIODIR_Msk))) | (SPIM_CTL0_BITMODE_QUAD | SPIM_CTL0_RW_IN(0U));    \</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae19b6063b496dc7b86bb88372c229360">  299</a></span>&#160;<span class="preprocessor">#define SPIM_SET_SUSP_INTVL(x) \</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">        SPIM-&gt;CTL0 = (SPIM-&gt;CTL0 &amp; (~SPIM_CTL0_SUSPITV_Msk)) | ((x) &lt;&lt; SPIM_CTL0_SUSPITV_Pos);    \</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae1ca776ed05b57c52b374aafee88b06a">  308</a></span>&#160;<span class="preprocessor">#define SPIM_GET_SUSP_INTVL() \</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">    ((SPIM-&gt;CTL0 &amp; SPIM_CTL0_SUSPITV_Msk) &gt;&gt; SPIM_CTL0_SUSPITV_Pos)</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2de44d323d3fc4bfeb4e916af84420c5">  315</a></span>&#160;<span class="preprocessor">#define SPIM_SET_OPMODE(x)  \</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">        SPIM-&gt;CTL0 = (SPIM-&gt;CTL0 &amp; (~SPIM_CTL0_OPMODE_Msk)) | (x); \</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga310f08eb35297a16c4e09c2c5e31d1e7">  324</a></span>&#160;<span class="preprocessor">#define SPIM_GET_OP_MODE()         (SPIM-&gt;CTL0 &amp; SPIM_CTL0_OPMODE_Msk)</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga635d981796ebb2edcf242df49aceda93">  330</a></span>&#160;<span class="preprocessor">#define SPIM_SET_SPIM_MODE(x)    \</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">        SPIM-&gt;CTL0 = (SPIM-&gt;CTL0 &amp; (~SPIM_CTL0_CMDCODE_Msk)) | (x);   \</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga09735ebcf1c6a5feee2575dd65edd70d">  339</a></span>&#160;<span class="preprocessor">#define SPIM_GET_SPIM_MODE()       (SPIM-&gt;CTL0 &amp; SPIM_CTL0_CMDCODE_Msk)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab5c07e9d813144508b95b4953acdcf52">  345</a></span>&#160;<span class="preprocessor">#define SPIM_SET_GO()              (SPIM-&gt;CTL1 |= SPIM_CTL1_SPIMEN_Msk)</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaada032e8a53e100e7c73074dda42a694">  351</a></span>&#160;<span class="preprocessor">#define SPIM_IS_BUSY()             (SPIM-&gt;CTL1 &amp; SPIM_CTL1_SPIMEN_Msk)</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9949e4ce22dfa28c07832b3b2a81a6af">  357</a></span>&#160;<span class="preprocessor">#define SPIM_WAIT_FREE()   \</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">        while (SPIM-&gt;CTL1 &amp; SPIM_CTL1_SPIMEN_Msk) { }   \</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga6e1f9164946c9577d7f8959ca605a67e">  366</a></span>&#160;<span class="preprocessor">#define SPIM_ENABLE_CACHE()        (SPIM-&gt;CTL1 &amp;= ~SPIM_CTL1_CACHEOFF_Msk)</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga29faa82285755489d2a3d5e0307e28d7">  372</a></span>&#160;<span class="preprocessor">#define SPIM_DISABLE_CACHE()       (SPIM-&gt;CTL1 |= SPIM_CTL1_CACHEOFF_Msk)</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga4acb76c5b81b34523667058937ece50f">  378</a></span>&#160;<span class="preprocessor">#define SPIM_IS_CACHE_EN()         ((SPIM-&gt;CTL1 &amp; SPIM_CTL1_CACHEOFF_Msk) ? 0 : 1)</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga066e5ee0f89cd77a130855930aa8de6c">  384</a></span>&#160;<span class="preprocessor">#define SPIM_ENABLE_CCM()          (SPIM-&gt;CTL1 |= SPIM_CTL1_CCMEN_Msk)</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa9e0cb7ab15e9b0baede6f9b96c604d1">  390</a></span>&#160;<span class="preprocessor">#define SPIM_DISABLE_CCM()         (SPIM-&gt;CTL1 &amp;= ~SPIM_CTL1_CCMEN_Msk)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga64e60f246ae760390f60a190edf8fc5c">  396</a></span>&#160;<span class="preprocessor">#define SPIM_IS_CCM_EN()           ((SPIM-&gt;CTL1 &amp; SPIM_CTL1_CCMEN_Msk) &gt;&gt; SPIM_CTL1_CCMEN_Pos)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga22dad7aa1e9027c111321581317afc4a">  402</a></span>&#160;<span class="preprocessor">#define SPIM_INVALID_CACHE()       (SPIM-&gt;CTL1 |= SPIM_CTL1_CDINVAL_Msk)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga355c09cd3f22818757be6ee42efe0161">  408</a></span>&#160;<span class="preprocessor">#define SPIM_SET_SS_EN(x) \</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">        (SPIM-&gt;CTL1 = (SPIM-&gt;CTL1 &amp; (~SPIM_CTL1_SS_Msk)) |  ((! (x) ? 1UL : 0UL) &lt;&lt; SPIM_CTL1_SS_Pos)); \</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa2d1177c963c71b67bb7190e4bf1518a">  417</a></span>&#160;<span class="preprocessor">#define SPIM_GET_SS_EN() \</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">    (!(SPIM-&gt;CTL1 &amp; SPIM_CTL1_SS_Msk))</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8f228d625f2999821ca8749129e2469d">  424</a></span>&#160;<span class="preprocessor">#define SPIM_SET_SS_ACTLVL(x) \</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">        (SPIM-&gt;CTL1 = (SPIM-&gt;CTL1 &amp; (~SPIM_CTL1_SSACTPOL_Msk)) | ((!! (x) ? 1UL : 0UL) &lt;&lt; SPIM_CTL1_SSACTPOL_Pos));   \</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa701f5c4efe58ccdc52524416c84fbb1">  433</a></span>&#160;<span class="preprocessor">#define SPIM_SET_IDL_INTVL(x) \</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">       SPIM-&gt;CTL1 = (SPIM-&gt;CTL1 &amp; (~SPIM_CTL1_IDLETIME_Msk)) | ((x) &lt;&lt; SPIM_CTL1_IDLETIME_Pos);  \</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab89cb4a641e4091d3c12ccf448b2959f">  442</a></span>&#160;<span class="preprocessor">#define SPIM_GET_IDL_INTVL() \</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">    ((SPIM-&gt;CTL1 &amp; SPIM_CTL1_IDLETIME_Msk) &gt;&gt; SPIM_CTL1_IDLETIME_Pos)</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga77a36eabb3ef8ff9db529c3c87d080da">  449</a></span>&#160;<span class="preprocessor">#define SPIM_SET_CLOCK_DIVIDER(x)    \</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">       SPIM-&gt;CTL1 = (SPIM-&gt;CTL1 &amp; (~SPIM_CTL1_DIVIDER_Msk)) | ((x) &lt;&lt; SPIM_CTL1_DIVIDER_Pos);    \</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5b879bd82bd0fdd37d8a3ee0f76a09e8">  458</a></span>&#160;<span class="preprocessor">#define SPIM_GET_CLOCK_DIVIDER()   \</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">    ((SPIM-&gt;CTL1 &amp; SPIM_CTL1_DIVIDER_Msk) &gt;&gt; SPIM_CTL1_DIVIDER_Pos)</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga80723ce13787f9c98897380e2c2f8c95">  465</a></span>&#160;<span class="preprocessor">#define SPIM_SET_RXCLKDLY_DWDELSEL(x) \</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">        (SPIM-&gt;RXCLKDLY = (SPIM-&gt;RXCLKDLY &amp; (~SPIM_RXCLKDLY_DWDELSEL_Msk)) |  ((x) &lt;&lt; SPIM_RXCLKDLY_DWDELSEL_Pos)); \</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab5f84eea1e0125a82927fd8995ce6015">  474</a></span>&#160;<span class="preprocessor">#define SPIM_GET_RXCLKDLY_DWDELSEL() \</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">    ((SPIM-&gt;RXCLKDLY &amp; SPIM_RXCLKDLY_DWDELSEL_Msk) &gt;&gt; SPIM_RXCLKDLY_DWDELSEL_Pos)</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga549095d7d4063d469e9ab1c023bb647f">  481</a></span>&#160;<span class="preprocessor">#define SPIM_SET_RXCLKDLY_RDDLYSEL(x) \</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">        (SPIM-&gt;RXCLKDLY = (SPIM-&gt;RXCLKDLY &amp; (~SPIM_RXCLKDLY_RDDLYSEL_Msk)) |  ((x) &lt;&lt; SPIM_RXCLKDLY_RDDLYSEL_Pos)); \</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gacef356fcc470699f273f764e9a4504b3">  490</a></span>&#160;<span class="preprocessor">#define SPIM_GET_RXCLKDLY_RDDLYSEL() \</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">    ((SPIM-&gt;RXCLKDLY &amp; SPIM_RXCLKDLY_RDDLYSEL_Msk) &gt;&gt; SPIM_RXCLKDLY_RDDLYSEL_Pos)</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaaa3e676e051cde245ca4fe6533541fa5">  497</a></span>&#160;<span class="preprocessor">#define SPIM_SET_RXCLKDLY_RDEDGE() \</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">    (SPIM-&gt;RXCLKDLY |= SPIM_RXCLKDLY_RDEDGE_Msk); \</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga4ac0a8968192baa7ec41e4dadba842e9">  504</a></span>&#160;<span class="preprocessor">#define SPIM_CLR_RXCLKDLY_RDEDGE() \</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">    (SPIM-&gt;RXCLKDLY &amp;= ~SPIM_RXCLKDLY_RDEDGE_Msk)</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0d9b94a8f13eb357953bc6a300d76cbe">  511</a></span>&#160;<span class="preprocessor">#define SPIM_SET_DMMCTL_CRMDAT(x) \</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">        (SPIM-&gt;DMMCTL = (SPIM-&gt;DMMCTL &amp; (~SPIM_DMMCTL_CRMDAT_Msk)) |  ((x) &lt;&lt; SPIM_DMMCTL_CRMDAT_Pos)) | SPIM_DMMCTL_CREN_Msk; \</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga07c64cdc0d9a2d747fb4e8bad6b4b65e">  520</a></span>&#160;<span class="preprocessor">#define SPIM_GET_DMMCTL_CRMDAT() \</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">    ((SPIM-&gt;DMMCTL &amp; SPIM_DMMCTL_CRMDAT_Msk) &gt;&gt; SPIM_DMMCTL_CRMDAT_Pos)</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga6a0d5761166591b74f2b410d36fdf553">  527</a></span>&#160;<span class="preprocessor">#define SPIM_DMM_SET_DESELTIM(x) \</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">        SPIM-&gt;DMMCTL = (SPIM-&gt;DMMCTL &amp; ~SPIM_DMMCTL_DESELTIM_Msk) | (((x) &amp; 0x1FUL) &lt;&lt; SPIM_DMMCTL_DESELTIM_Pos);   \</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga4d94c57aead5af52a956b8f6058ab8df">  536</a></span>&#160;<span class="preprocessor">#define SPIM_DMM_GET_DESELTIM() \</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">        ((SPIM-&gt;DMMCTL &amp; SPIM_DMMCTL_DESELTIM_Msk) &gt;&gt; SPIM_DMMCTL_DESELTIM_Pos)</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5534164f67729c1818e82d633b012310">  543</a></span>&#160;<span class="preprocessor">#define SPIM_DMM_ENABLE_BWEN()         (SPIM-&gt;DMMCTL |= SPIM_DMMCTL_BWEN_Msk)</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad143df1d267cdb924677d91f108ae8be">  549</a></span>&#160;<span class="preprocessor">#define SPIM_DMM_DISABLE_BWEN()        (SPIM-&gt;DMMCTL &amp;= ~SPIM_DMMCTL_BWEN_Msk)</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga37830cfedbae0622f0678b5f72d29d89">  555</a></span>&#160;<span class="preprocessor">#define SPIM_DMM_ENABLE_CREN()         (SPIM-&gt;DMMCTL |= SPIM_DMMCTL_CREN_Msk)</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae28c781794a4cc12958da74294b17ebf">  561</a></span>&#160;<span class="preprocessor">#define SPIM_DMM_DISABLE_CREN()        (SPIM-&gt;DMMCTL &amp;= ~SPIM_DMMCTL_CREN_Msk)</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafc528e25014a0821b5d1791fa35cd6fa">  567</a></span>&#160;<span class="preprocessor">#define SPIM_DMM_SET_ACTSCLKT(x) \</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">        SPIM-&gt;DMMCTL = (SPIM-&gt;DMMCTL &amp; ~SPIM_DMMCTL_ACTSCLKT_Msk) | (((x) &amp; 0xFUL) &lt;&lt; SPIM_DMMCTL_ACTSCLKT_Pos) | SPIM_DMMCTL_UACTSCLK_Msk;   \</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga37d7ccf878c1cfad0f582fdb5dfcea6f">  576</a></span>&#160;<span class="preprocessor">#define SPIM_DMM_SET_DEFAULT_ACTSCLK()     (SPIM-&gt;DMMCTL &amp;= ~SPIM_DMMCTL_UACTSCLK_Msk)</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga758f12ceef168c9644231a915f6a88e3">  582</a></span>&#160;<span class="preprocessor">#define SPIM_SET_DCNUM(x) \</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">    do {    \</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">        SPIM-&gt;CTL2 = (SPIM-&gt;CTL2 &amp; ~SPIM_CTL2_DCNUM_Msk) | (((x) &amp; 0x1FUL) &lt;&lt; SPIM_CTL2_DCNUM_Pos) | SPIM_CTL2_USETEN_Msk;   \</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1ebfd35f04bf12d27c573907d19383d7">  591</a></span>&#160;<span class="preprocessor">#define SPIM_SET_DEFAULT_DCNUM(x)           (SPIM-&gt;CTL2 &amp;= ~SPIM_CTL2_USETEN_Msk)</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">/* Define Function Prototypes                                                                              */</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="keywordtype">int</span>  <a class="code" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gac822f0a894cc750ef079474073eda41c">SPIM_InitFlash</a>(<span class="keywordtype">int</span> clrWP);</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;uint32_t <a class="code" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8725f84494660b9099933d5a4f0076f7">SPIM_GetSClkFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaab3d35591fae8487c4b2d2850fceab33">SPIM_ReadJedecId</a>(uint8_t idBuf[], uint32_t u32NRx, uint32_t u32NBit);</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="keywordtype">int</span>  <a class="code" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga613deac9960c7c88c5c1cd87cef31198">SPIM_Enable_4Bytes_Mode</a>(<span class="keywordtype">int</span> isEn, uint32_t u32NBit);</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="keywordtype">int</span>  <a class="code" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabdcca776eb12dfacfd6a7efd976dd6ca">SPIM_Is4ByteModeEnable</a>(uint32_t u32NBit);</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab721a37e5f138ec0a02db5e9d0889149">SPIM_ChipErase</a>(uint32_t u32NBit, <span class="keywordtype">int</span> isSync);</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8c4be0c5d408a2bffe4f75ba8492ce4d">SPIM_EraseBlock</a>(uint32_t u32Addr, <span class="keywordtype">int</span> is4ByteAddr, uint8_t u8ErsCmd, uint32_t u32NBit, <span class="keywordtype">int</span> isSync);</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga420a60db7c33d462cd0a93d4f10fe695">SPIM_IO_Write</a>(uint32_t u32Addr, <span class="keywordtype">int</span> is4ByteAddr, uint32_t u32NTx, uint8_t pu8TxBuf[], uint8_t wrCmd, uint32_t u32NBitCmd, uint32_t u32NBitAddr, uint32_t u32NBitDat);</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad4b8542994b066f3cbb75a565cefdfe9">SPIM_IO_Read</a>(uint32_t u32Addr, <span class="keywordtype">int</span> is4ByteAddr, uint32_t u32NRx, uint8_t pu8RxBuf[], uint8_t rdCmd, uint32_t u32NBitCmd, uint32_t u32NBitAddr, uint32_t u32NBitDat, <span class="keywordtype">int</span> u32NDummy);</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gace27a6217544f58be7742aca101ff04d">SPIM_DMA_Write</a>(uint32_t u32Addr, <span class="keywordtype">int</span> is4ByteAddr, uint32_t u32NTx, uint8_t pu8TxBuf[], uint32_t wrCmd);</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga4f72394c99decf39c79f53e07f820890">SPIM_DMA_Read</a>(uint32_t u32Addr, <span class="keywordtype">int</span> is4ByteAddr, uint32_t u32NRx, uint8_t pu8RxBuf[], uint32_t u32RdCmd, <span class="keywordtype">int</span> isSync);</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga00605af1dd4000b17b93d69700d08530">SPIM_EnterDirectMapMode</a>(<span class="keywordtype">int</span> is4ByteAddr, uint32_t u32RdCmd, uint32_t u32IdleIntvl);</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9d15427fcf7fc3151e19e6f53959222a">SPIM_ExitDirectMapMode</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga288f3dfe8ba112cc752c877ef1e76ea5">SPIM_SetQuadEnable</a>(<span class="keywordtype">int</span> isEn, uint32_t u32NBit);</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga831dd01fc158b2d0d4d9123700ef646e">SPIM_WinbondUnlock</a>(uint32_t u32NBit);</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160; <span class="comment">/* end of group SPIM_EXPORTED_FUNCTIONS */</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160; <span class="comment">/* end of group SPIM_Driver */</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160; <span class="comment">/* end of group Standard_Driver */</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;}</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __SPIM_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">/*** (C) COPYRIGHT 2017 Nuvoton Technology Corp. ***/</span></div><div class="ttc" id="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga00605af1dd4000b17b93d69700d08530"><div class="ttname"><a href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga00605af1dd4000b17b93d69700d08530">SPIM_EnterDirectMapMode</a></div><div class="ttdeci">void SPIM_EnterDirectMapMode(int is4ByteAddr, uint32_t u32RdCmd, uint32_t u32IdleIntvl)</div><div class="ttdoc">Enter Direct Map mode.</div><div class="ttdef"><b>Definition:</b> <a href="spim_8c_source.html#l01284">spim.c:1284</a></div></div>
<div class="ttc" id="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga420a60db7c33d462cd0a93d4f10fe695"><div class="ttname"><a href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga420a60db7c33d462cd0a93d4f10fe695">SPIM_IO_Write</a></div><div class="ttdeci">void SPIM_IO_Write(uint32_t u32Addr, int is4ByteAddr, uint32_t u32NTx, uint8_t pu8TxBuf[], uint8_t wrCmd, uint32_t u32NBitCmd, uint32_t u32NBitAddr, uint32_t u32NBitDat)</div><div class="ttdoc">Write data to SPI Flash by sending commands manually (I/O mode).</div><div class="ttdef"><b>Definition:</b> <a href="spim_8c_source.html#l01104">spim.c:1104</a></div></div>
<div class="ttc" id="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga9d15427fcf7fc3151e19e6f53959222a"><div class="ttname"><a href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9d15427fcf7fc3151e19e6f53959222a">SPIM_ExitDirectMapMode</a></div><div class="ttdeci">void SPIM_ExitDirectMapMode(void)</div><div class="ttdoc">Exit Direct Map mode.</div><div class="ttdef"><b>Definition:</b> <a href="spim_8c_source.html#l01296">spim.c:1296</a></div></div>
<div class="ttc" id="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gac822f0a894cc750ef079474073eda41c"><div class="ttname"><a href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gac822f0a894cc750ef079474073eda41c">SPIM_InitFlash</a></div><div class="ttdeci">int SPIM_InitFlash(int clrWP)</div><div class="ttdoc">Initialize SPIM flash.</div><div class="ttdef"><b>Definition:</b> <a href="spim_8c_source.html#l00492">spim.c:492</a></div></div>
<div class="ttc" id="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gabdcca776eb12dfacfd6a7efd976dd6ca"><div class="ttname"><a href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabdcca776eb12dfacfd6a7efd976dd6ca">SPIM_Is4ByteModeEnable</a></div><div class="ttdeci">int SPIM_Is4ByteModeEnable(uint32_t u32NBit)</div></div>
<div class="ttc" id="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga613deac9960c7c88c5c1cd87cef31198"><div class="ttname"><a href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga613deac9960c7c88c5c1cd87cef31198">SPIM_Enable_4Bytes_Mode</a></div><div class="ttdeci">int SPIM_Enable_4Bytes_Mode(int isEn, uint32_t u32NBit)</div><div class="ttdoc">Enter/Exit 4-byte address mode.</div><div class="ttdef"><b>Definition:</b> <a href="spim_8c_source.html#l00832">spim.c:832</a></div></div>
<div class="ttc" id="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gace27a6217544f58be7742aca101ff04d"><div class="ttname"><a href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gace27a6217544f58be7742aca101ff04d">SPIM_DMA_Write</a></div><div class="ttdeci">void SPIM_DMA_Write(uint32_t u32Addr, int is4ByteAddr, uint32_t u32NTx, uint8_t pu8TxBuf[], uint32_t wrCmd)</div><div class="ttdoc">Write data to SPI Flash by Page Write mode.</div><div class="ttdef"><b>Definition:</b> <a href="spim_8c_source.html#l01210">spim.c:1210</a></div></div>
<div class="ttc" id="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga288f3dfe8ba112cc752c877ef1e76ea5"><div class="ttname"><a href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga288f3dfe8ba112cc752c877ef1e76ea5">SPIM_SetQuadEnable</a></div><div class="ttdeci">void SPIM_SetQuadEnable(int isEn, uint32_t u32NBit)</div><div class="ttdoc">Set Quad Enable/disable.</div><div class="ttdef"><b>Definition:</b> <a href="spim_8c_source.html#l00650">spim.c:650</a></div></div>
<div class="ttc" id="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gab721a37e5f138ec0a02db5e9d0889149"><div class="ttname"><a href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab721a37e5f138ec0a02db5e9d0889149">SPIM_ChipErase</a></div><div class="ttdeci">void SPIM_ChipErase(uint32_t u32NBit, int isSync)</div><div class="ttdoc">Erase whole chip.</div><div class="ttdef"><b>Definition:</b> <a href="spim_8c_source.html#l00926">spim.c:926</a></div></div>
<div class="ttc" id="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga4f72394c99decf39c79f53e07f820890"><div class="ttname"><a href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga4f72394c99decf39c79f53e07f820890">SPIM_DMA_Read</a></div><div class="ttdeci">void SPIM_DMA_Read(uint32_t u32Addr, int is4ByteAddr, uint32_t u32NRx, uint8_t pu8RxBuf[], uint32_t u32RdCmd, int isSync)</div><div class="ttdoc">Read data from SPI Flash by Page Read mode.</div><div class="ttdef"><b>Definition:</b> <a href="spim_8c_source.html#l01259">spim.c:1259</a></div></div>
<div class="ttc" id="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad4b8542994b066f3cbb75a565cefdfe9"><div class="ttname"><a href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad4b8542994b066f3cbb75a565cefdfe9">SPIM_IO_Read</a></div><div class="ttdeci">void SPIM_IO_Read(uint32_t u32Addr, int is4ByteAddr, uint32_t u32NRx, uint8_t pu8RxBuf[], uint8_t rdCmd, uint32_t u32NBitCmd, uint32_t u32NBitAddr, uint32_t u32NBitDat, int u32NDummy)</div><div class="ttdoc">Read data from SPI Flash by sending commands manually (I/O mode).</div><div class="ttdef"><b>Definition:</b> <a href="spim_8c_source.html#l01157">spim.c:1157</a></div></div>
<div class="ttc" id="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga8c4be0c5d408a2bffe4f75ba8492ce4d"><div class="ttname"><a href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8c4be0c5d408a2bffe4f75ba8492ce4d">SPIM_EraseBlock</a></div><div class="ttdeci">void SPIM_EraseBlock(uint32_t u32Addr, int is4ByteAddr, uint8_t u8ErsCmd, uint32_t u32NBit, int isSync)</div><div class="ttdoc">Erase one block.</div><div class="ttdef"><b>Definition:</b> <a href="spim_8c_source.html#l00953">spim.c:953</a></div></div>
<div class="ttc" id="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga8725f84494660b9099933d5a4f0076f7"><div class="ttname"><a href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8725f84494660b9099933d5a4f0076f7">SPIM_GetSClkFreq</a></div><div class="ttdeci">uint32_t SPIM_GetSClkFreq(void)</div><div class="ttdoc">Get SPIM serial clock.</div><div class="ttdef"><b>Definition:</b> <a href="spim_8c_source.html#l00479">spim.c:479</a></div></div>
<div class="ttc" id="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga831dd01fc158b2d0d4d9123700ef646e"><div class="ttname"><a href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga831dd01fc158b2d0d4d9123700ef646e">SPIM_WinbondUnlock</a></div><div class="ttdeci">void SPIM_WinbondUnlock(uint32_t u32NBit)</div><div class="ttdef"><b>Definition:</b> <a href="spim_8c_source.html#l00893">spim.c:893</a></div></div>
<div class="ttc" id="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaab3d35591fae8487c4b2d2850fceab33"><div class="ttname"><a href="group___s_p_i_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaab3d35591fae8487c4b2d2850fceab33">SPIM_ReadJedecId</a></div><div class="ttdeci">void SPIM_ReadJedecId(uint8_t idBuf[], uint32_t u32NRx, uint32_t u32NBit)</div><div class="ttdoc">Issue JEDEC ID command.</div><div class="ttdef"><b>Definition:</b> <a href="spim_8c_source.html#l00566">spim.c:566</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Oct 7 2020 09:26:13 for M480 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
