#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
S_00000280d6c2fcf0 .scope module, "tb_data_path" "tb_data_path" 2 3;
 .timescale -9 -10;
v00000280d6c9ae40_0 .var "_clock", 0 0;
v00000280d6c9af80_0 .var "_reset", 0 0;
S_00000280d6c28750 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 22, 2 22 0, S_00000280d6c2fcf0;
 .timescale -9 -10;
v00000280d6c2f320_0 .var/i "i", 31 0;
S_00000280d6c288e0 .scope module, "dp" "data_path" 2 5, 3 1 0, S_00000280d6c2fcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v00000280d6c9bac0_0 .net "Zero", 0 0, v00000280d6c98bf0_0;  1 drivers
v00000280d6c9b840_0 .net "aluControl", 3 0, v00000280d6c2e7e0_0;  1 drivers
v00000280d6c9b160_0 .net "aluOp", 1 0, v00000280d6c97e30_0;  1 drivers
v00000280d6c9bb60_0 .net "aluSrc", 0 0, v00000280d6c983d0_0;  1 drivers
v00000280d6c9bf20_0 .net "branch", 0 0, v00000280d6c98b50_0;  1 drivers
v00000280d6c9b480_0 .net "clk", 0 0, v00000280d6c9ae40_0;  1 drivers
v00000280d6c9ab20_0 .net "immediate", 31 0, v00000280d6c97930_0;  1 drivers
v00000280d6c9bc00_0 .net "instruction", 31 0, v00000280d6c98d30_0;  1 drivers
v00000280d6c9bca0_0 .net "memRead", 0 0, v00000280d6c986f0_0;  1 drivers
v00000280d6c9c4c0_0 .net "memToReg", 0 0, v00000280d6c97570_0;  1 drivers
v00000280d6c9bfc0_0 .net "memWrite", 0 0, v00000280d6c97390_0;  1 drivers
v00000280d6c9ad00_0 .net "outputAnd", 0 0, L_00000280d6c36830;  1 drivers
v00000280d6c9c060_0 .net "pc_in", 31 0, L_00000280d6c9d3f0;  1 drivers
v00000280d6c9abc0_0 .net "pc_out", 31 0, v00000280d6c9b340_0;  1 drivers
v00000280d6c9c6a0_0 .net "readData", 31 0, v00000280d6c97610_0;  1 drivers
v00000280d6c9b8e0_0 .net "readData1", 31 0, v00000280d6c9a940_0;  1 drivers
v00000280d6c9b980_0 .net "readData2", 31 0, v00000280d6c9a9e0_0;  1 drivers
v00000280d6c9b5c0_0 .net "regWrite", 0 0, v00000280d6c98790_0;  1 drivers
v00000280d6c9ada0_0 .net "reset", 0 0, v00000280d6c9af80_0;  1 drivers
v00000280d6c9c1a0_0 .net "resultAddBranch", 31 0, L_00000280d6c9e110;  1 drivers
v00000280d6c9b020_0 .net "resultAddPC", 31 0, L_00000280d6c9b200;  1 drivers
v00000280d6c9c560_0 .net "resultAlu", 31 0, v00000280d6c971b0_0;  1 drivers
v00000280d6c9a8a0_0 .net "resultMuxAlu", 31 0, L_00000280d6c9d530;  1 drivers
v00000280d6c9ac60_0 .net "writeData", 31 0, L_00000280d6c9d350;  1 drivers
L_00000280d6c9b3e0 .part v00000280d6c98d30_0, 0, 7;
L_00000280d6c9d0d0 .part v00000280d6c98d30_0, 15, 5;
L_00000280d6c9e430 .part v00000280d6c98d30_0, 20, 5;
L_00000280d6c9e4d0 .part v00000280d6c98d30_0, 7, 5;
L_00000280d6c9e6b0 .part v00000280d6c98d30_0, 12, 3;
L_00000280d6c9cef0 .part v00000280d6c971b0_0, 0, 7;
S_00000280d6c1a570 .scope module, "add_inst" "add" 3 43, 4 35 0, S_00000280d6c288e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 32 "result";
v00000280d6c2eba0_0 .net "in1", 31 0, v00000280d6c9b340_0;  alias, 1 drivers
L_00000280d6cb0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000280d6c2f500_0 .net "in2", 31 0, L_00000280d6cb0088;  1 drivers
v00000280d6c2e600_0 .net "result", 31 0, L_00000280d6c9b200;  alias, 1 drivers
L_00000280d6c9b200 .arith/sum 32, v00000280d6c9b340_0, L_00000280d6cb0088;
S_00000280d6c1a700 .scope module, "add_sum" "add" 3 120, 4 35 0, S_00000280d6c288e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 32 "result";
v00000280d6c2e6a0_0 .net "in1", 31 0, v00000280d6c9b340_0;  alias, 1 drivers
v00000280d6c2ec40_0 .net "in2", 31 0, v00000280d6c97930_0;  alias, 1 drivers
v00000280d6c2e740_0 .net "result", 31 0, L_00000280d6c9e110;  alias, 1 drivers
L_00000280d6c9e110 .arith/sum 32, v00000280d6c9b340_0, v00000280d6c97930_0;
S_00000280d6c17010 .scope module, "alu_control_inst" "alu_control" 3 76, 5 41 0, S_00000280d6c288e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /OUTPUT 4 "aluControl";
v00000280d6c2e7e0_0 .var "aluControl", 3 0;
v00000280d6c98e70_0 .net "aluOp", 1 0, v00000280d6c97e30_0;  alias, 1 drivers
v00000280d6c98510_0 .net "funct3", 2 0, L_00000280d6c9e6b0;  1 drivers
E_00000280d6c31960 .event anyedge, v00000280d6c98510_0, v00000280d6c98e70_0;
S_00000280d6c171a0 .scope module, "alu_inst" "alu" 3 95, 6 60 0, S_00000280d6c288e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUcontrol";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /OUTPUT 1 "Zero";
    .port_info 4 /OUTPUT 32 "result";
v00000280d6c97070_0 .net "ALUcontrol", 3 0, v00000280d6c2e7e0_0;  alias, 1 drivers
v00000280d6c98bf0_0 .var "Zero", 0 0;
v00000280d6c97a70_0 .net "in1", 31 0, v00000280d6c9a940_0;  alias, 1 drivers
v00000280d6c98650_0 .net "in2", 31 0, L_00000280d6c9d530;  alias, 1 drivers
v00000280d6c971b0_0 .var "result", 31 0;
E_00000280d6c31c20 .event anyedge, v00000280d6c97a70_0, v00000280d6c98650_0, v00000280d6c2e7e0_0;
S_00000280d6c16700 .scope module, "and_branch_inst" "and_branch" 3 127, 7 1 0, S_00000280d6c288e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_00000280d6c36830 .functor AND 1, v00000280d6c98b50_0, v00000280d6c98bf0_0, C4<1>, C4<1>;
v00000280d6c97c50_0 .net "in1", 0 0, v00000280d6c98b50_0;  alias, 1 drivers
v00000280d6c98830_0 .net "in2", 0 0, v00000280d6c98bf0_0;  alias, 1 drivers
v00000280d6c98330_0 .net "out", 0 0, L_00000280d6c36830;  alias, 1 drivers
S_00000280d6c16890 .scope module, "controller_inst" "controller" 3 54, 8 69 0, S_00000280d6c288e0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /OUTPUT 1 "memRead";
    .port_info 3 /OUTPUT 1 "memToReg";
    .port_info 4 /OUTPUT 2 "aluOp";
    .port_info 5 /OUTPUT 1 "memWrite";
    .port_info 6 /OUTPUT 1 "aluSrc";
    .port_info 7 /OUTPUT 1 "regWrite";
v00000280d6c97e30_0 .var "aluOp", 1 0;
v00000280d6c983d0_0 .var "aluSrc", 0 0;
v00000280d6c98b50_0 .var "branch", 0 0;
v00000280d6c986f0_0 .var "memRead", 0 0;
v00000280d6c97570_0 .var "memToReg", 0 0;
v00000280d6c97390_0 .var "memWrite", 0 0;
v00000280d6c98dd0_0 .net "opcode", 6 0, L_00000280d6c9b3e0;  1 drivers
v00000280d6c98790_0 .var "regWrite", 0 0;
E_00000280d6c311e0 .event anyedge, v00000280d6c98dd0_0;
S_00000280d6c141d0 .scope module, "data_memory_inst" "data_memory" 3 103, 9 64 0, S_00000280d6c288e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memRead";
    .port_info 2 /INPUT 1 "memWrite";
    .port_info 3 /INPUT 7 "address";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData";
v00000280d6c98470_0 .net "address", 6 0, L_00000280d6c9cef0;  1 drivers
v00000280d6c972f0_0 .net "clk", 0 0, v00000280d6c9ae40_0;  alias, 1 drivers
v00000280d6c98c90_0 .net "memRead", 0 0, v00000280d6c986f0_0;  alias, 1 drivers
v00000280d6c98a10_0 .net "memWrite", 0 0, v00000280d6c97390_0;  alias, 1 drivers
v00000280d6c97430 .array "memory_file", 0 126, 31 0;
v00000280d6c97610_0 .var "readData", 31 0;
v00000280d6c985b0_0 .net "writeData", 31 0, v00000280d6c9a9e0_0;  alias, 1 drivers
E_00000280d6c314e0 .event negedge, v00000280d6c972f0_0;
E_00000280d6c30960 .event posedge, v00000280d6c972f0_0;
S_00000280d6c14360 .scope module, "imm_gen_inst" "imm_gen" 3 82, 10 42 0, S_00000280d6c288e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
v00000280d6c97930_0 .var "immediate", 31 0;
v00000280d6c988d0_0 .net "instruction", 31 0, v00000280d6c98d30_0;  alias, 1 drivers
E_00000280d6c313e0 .event anyedge, v00000280d6c988d0_0;
S_00000280d6c08110 .scope module, "instruction_memory_inst" "instruction_memory" 3 49, 11 40 0, S_00000280d6c288e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
v00000280d6c97890_0 .net "address", 31 0, v00000280d6c9b340_0;  alias, 1 drivers
v00000280d6c98d30_0 .var "instruction", 31 0;
v00000280d6c98f10 .array "instructions_file", 0 127, 31 0;
E_00000280d6c30fa0 .event anyedge, v00000280d6c2eba0_0;
S_00000280d6c082a0 .scope module, "mux_alu" "mux" 3 88, 12 31 0, S_00000280d6c288e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "control";
    .port_info 3 /OUTPUT 32 "result";
v00000280d6c97250_0 .net *"_ivl_0", 31 0, L_00000280d6c9cd10;  1 drivers
L_00000280d6cb0118 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000280d6c98970_0 .net *"_ivl_3", 30 0, L_00000280d6cb0118;  1 drivers
L_00000280d6cb0160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000280d6c97d90_0 .net/2u *"_ivl_4", 31 0, L_00000280d6cb0160;  1 drivers
v00000280d6c980b0_0 .net *"_ivl_6", 0 0, L_00000280d6c9d670;  1 drivers
v00000280d6c98ab0_0 .net "control", 0 0, v00000280d6c983d0_0;  alias, 1 drivers
v00000280d6c974d0_0 .net "in1", 31 0, v00000280d6c9a9e0_0;  alias, 1 drivers
v00000280d6c976b0_0 .net "in2", 31 0, v00000280d6c97930_0;  alias, 1 drivers
v00000280d6c97110_0 .net "result", 31 0, L_00000280d6c9d530;  alias, 1 drivers
L_00000280d6c9cd10 .concat [ 1 31 0 0], v00000280d6c983d0_0, L_00000280d6cb0118;
L_00000280d6c9d670 .cmp/eq 32, L_00000280d6c9cd10, L_00000280d6cb0160;
L_00000280d6c9d530 .functor MUXZ 32, v00000280d6c9a9e0_0, v00000280d6c97930_0, L_00000280d6c9d670, C4<>;
S_00000280d6c03270 .scope module, "mux_data" "mux" 3 113, 12 31 0, S_00000280d6c288e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "control";
    .port_info 3 /OUTPUT 32 "result";
v00000280d6c97ed0_0 .net *"_ivl_0", 31 0, L_00000280d6c9e1b0;  1 drivers
L_00000280d6cb01a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000280d6c97750_0 .net *"_ivl_3", 30 0, L_00000280d6cb01a8;  1 drivers
L_00000280d6cb01f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000280d6c977f0_0 .net/2u *"_ivl_4", 31 0, L_00000280d6cb01f0;  1 drivers
v00000280d6c97bb0_0 .net *"_ivl_6", 0 0, L_00000280d6c9d2b0;  1 drivers
v00000280d6c97cf0_0 .net "control", 0 0, v00000280d6c97570_0;  alias, 1 drivers
v00000280d6c979d0_0 .net "in1", 31 0, v00000280d6c971b0_0;  alias, 1 drivers
v00000280d6c97b10_0 .net "in2", 31 0, v00000280d6c97610_0;  alias, 1 drivers
v00000280d6c97f70_0 .net "result", 31 0, L_00000280d6c9d350;  alias, 1 drivers
L_00000280d6c9e1b0 .concat [ 1 31 0 0], v00000280d6c97570_0, L_00000280d6cb01a8;
L_00000280d6c9d2b0 .cmp/eq 32, L_00000280d6c9e1b0, L_00000280d6cb01f0;
L_00000280d6c9d350 .functor MUXZ 32, v00000280d6c971b0_0, v00000280d6c97610_0, L_00000280d6c9d2b0, C4<>;
S_00000280d6c03400 .scope module, "mux_pc" "mux" 3 134, 12 31 0, S_00000280d6c288e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "control";
    .port_info 3 /OUTPUT 32 "result";
v00000280d6c98150_0 .net *"_ivl_0", 31 0, L_00000280d6c9db70;  1 drivers
L_00000280d6cb0238 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000280d6c981f0_0 .net *"_ivl_3", 30 0, L_00000280d6cb0238;  1 drivers
L_00000280d6cb0280 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000280d6c98010_0 .net/2u *"_ivl_4", 31 0, L_00000280d6cb0280;  1 drivers
v00000280d6c98290_0 .net *"_ivl_6", 0 0, L_00000280d6c9d170;  1 drivers
v00000280d6c9aee0_0 .net "control", 0 0, L_00000280d6c36830;  alias, 1 drivers
v00000280d6c9bd40_0 .net "in1", 31 0, L_00000280d6c9b200;  alias, 1 drivers
v00000280d6c9c2e0_0 .net "in2", 31 0, L_00000280d6c9e110;  alias, 1 drivers
v00000280d6c9c380_0 .net "result", 31 0, L_00000280d6c9d3f0;  alias, 1 drivers
L_00000280d6c9db70 .concat [ 1 31 0 0], L_00000280d6c36830, L_00000280d6cb0238;
L_00000280d6c9d170 .cmp/eq 32, L_00000280d6c9db70, L_00000280d6cb0280;
L_00000280d6c9d3f0 .functor MUXZ 32, L_00000280d6c9b200, L_00000280d6c9e110, L_00000280d6c9d170, C4<>;
S_00000280d6bf8430 .scope module, "pc_inst" "pc" 3 36, 13 46 0, S_00000280d6c288e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v00000280d6c9b700_0 .net "clk", 0 0, v00000280d6c9ae40_0;  alias, 1 drivers
v00000280d6c9c100_0 .net "pc_in", 31 0, L_00000280d6c9d3f0;  alias, 1 drivers
v00000280d6c9b340_0 .var "pc_out", 31 0;
v00000280d6c9bde0_0 .net "reset", 0 0, v00000280d6c9af80_0;  alias, 1 drivers
S_00000280d6bf85c0 .scope module, "registers_inst" "registers" 3 65, 14 78 0, S_00000280d6c288e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "regWrite";
    .port_info 2 /INPUT 5 "readReg1";
    .port_info 3 /INPUT 5 "readReg2";
    .port_info 4 /INPUT 5 "writeReg";
    .port_info 5 /INPUT 32 "writeData";
    .port_info 6 /OUTPUT 32 "readData1";
    .port_info 7 /OUTPUT 32 "readData2";
v00000280d6c9b7a0_0 .net *"_ivl_11", 31 0, L_00000280d6c9ca90;  1 drivers
v00000280d6c9b660_0 .net *"_ivl_2", 31 0, L_00000280d6c9b520;  1 drivers
v00000280d6c9b2a0_0 .net *"_ivl_4", 6 0, L_00000280d6c9da30;  1 drivers
L_00000280d6cb00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000280d6c9c740_0 .net *"_ivl_7", 1 0, L_00000280d6cb00d0;  1 drivers
v00000280d6c9c600_0 .net "clk", 0 0, v00000280d6c9ae40_0;  alias, 1 drivers
v00000280d6c9a940_0 .var "readData1", 31 0;
v00000280d6c9a9e0_0 .var "readData2", 31 0;
v00000280d6c9ba20_0 .net "readReg1", 4 0, L_00000280d6c9d0d0;  1 drivers
v00000280d6c9aa80_0 .net "readReg2", 4 0, L_00000280d6c9e430;  1 drivers
v00000280d6c9b0c0_0 .net "regWrite", 0 0, v00000280d6c98790_0;  alias, 1 drivers
v00000280d6c9c240 .array "register_file", 0 31, 31 0;
v00000280d6c9be80_0 .net "writeData", 31 0, L_00000280d6c9d350;  alias, 1 drivers
v00000280d6c9c420_0 .net "writeReg", 4 0, L_00000280d6c9e4d0;  1 drivers
E_00000280d6c310a0 .event anyedge, L_00000280d6c9ca90, v00000280d6c9aa80_0;
E_00000280d6c31460 .event anyedge, L_00000280d6c9b520, v00000280d6c9ba20_0;
L_00000280d6c9b520 .array/port v00000280d6c9c240, L_00000280d6c9da30;
L_00000280d6c9da30 .concat [ 5 2 0 0], L_00000280d6c9d0d0, L_00000280d6cb00d0;
L_00000280d6c9ca90 .array/port v00000280d6c9c240, v00000280d6c9a9e0_0;
    .scope S_00000280d6bf8430;
T_0 ;
    %wait E_00000280d6c30960;
    %load/vec4 v00000280d6c9bde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v00000280d6c9c100_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v00000280d6c9b340_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_00000280d6c08110;
T_1 ;
    %wait E_00000280d6c30fa0;
    %ix/getv 4, v00000280d6c97890_0;
    %load/vec4a v00000280d6c98f10, 4;
    %assign/vec4 v00000280d6c98d30_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000280d6c16890;
T_2 ;
    %wait E_00000280d6c311e0;
    %load/vec4 v00000280d6c98dd0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c98b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c986f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c97390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c97570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000280d6c97e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c983d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c98790_0, 0;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c98b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c986f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c97390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c97570_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000280d6c97e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c983d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000280d6c98790_0, 0;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c98b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c986f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c97390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c97570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000280d6c97e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000280d6c983d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000280d6c98790_0, 0;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c98b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000280d6c986f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c97390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000280d6c97570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000280d6c97e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000280d6c983d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000280d6c98790_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c98b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c986f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000280d6c97390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c97570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000280d6c97e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000280d6c983d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c98790_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000280d6c98b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c986f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c97390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c97570_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000280d6c97e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c983d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c98790_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000280d6bf85c0;
T_3 ;
    %wait E_00000280d6c31460;
    %load/vec4 v00000280d6c9ba20_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000280d6c9a940_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000280d6c9ba20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000280d6c9c240, 4;
    %assign/vec4 v00000280d6c9a940_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000280d6bf85c0;
T_4 ;
    %wait E_00000280d6c310a0;
    %load/vec4 v00000280d6c9aa80_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000280d6c9a9e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000280d6c9aa80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000280d6c9c240, 4;
    %assign/vec4 v00000280d6c9a9e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000280d6bf85c0;
T_5 ;
    %wait E_00000280d6c30960;
    %load/vec4 v00000280d6c9b0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000280d6c9c420_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000280d6c9c420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000280d6c9c240, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000280d6c9be80_0;
    %load/vec4 v00000280d6c9c420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000280d6c9c240, 0, 4;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000280d6c17010;
T_6 ;
    %wait E_00000280d6c31960;
    %load/vec4 v00000280d6c98e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000280d6c2e7e0_0, 0;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v00000280d6c98510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000280d6c2e7e0_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000280d6c2e7e0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000280d6c2e7e0_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000280d6c2e7e0_0, 0;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000280d6c14360;
T_7 ;
    %wait E_00000280d6c313e0;
    %load/vec4 v00000280d6c988d0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v00000280d6c988d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000280d6c988d0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v00000280d6c988d0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000280d6c97930_0, 0;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v00000280d6c988d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000280d6c988d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000280d6c97930_0, 0;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v00000280d6c988d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000280d6c988d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000280d6c97930_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000280d6c988d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000280d6c988d0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000280d6c988d0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000280d6c988d0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000280d6c988d0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000280d6c97930_0, 0;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000280d6c171a0;
T_8 ;
    %wait E_00000280d6c31c20;
    %load/vec4 v00000280d6c97a70_0;
    %load/vec4 v00000280d6c98650_0;
    %cmp/ne;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000280d6c98bf0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280d6c98bf0_0, 0;
T_8.1 ;
    %load/vec4 v00000280d6c97070_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v00000280d6c97a70_0;
    %load/vec4 v00000280d6c98650_0;
    %add;
    %assign/vec4 v00000280d6c971b0_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v00000280d6c97a70_0;
    %load/vec4 v00000280d6c98650_0;
    %xor;
    %assign/vec4 v00000280d6c971b0_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v00000280d6c97a70_0;
    %ix/getv 4, v00000280d6c98650_0;
    %shiftl 4;
    %assign/vec4 v00000280d6c971b0_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000280d6c141d0;
T_9 ;
    %wait E_00000280d6c30960;
    %load/vec4 v00000280d6c98a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000280d6c985b0_0;
    %load/vec4 v00000280d6c98470_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000280d6c97430, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000280d6c141d0;
T_10 ;
    %wait E_00000280d6c314e0;
    %load/vec4 v00000280d6c98c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000280d6c98470_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v00000280d6c97430, 4;
    %assign/vec4 v00000280d6c97610_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000280d6c2fcf0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280d6c9ae40_0, 0, 1;
T_11.0 ;
    %delay 10, 0;
    %load/vec4 v00000280d6c9ae40_0;
    %inv;
    %store/vec4 v00000280d6c9ae40_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_00000280d6c2fcf0;
T_12 ;
    %wait E_00000280d6c313e0;
    %load/vec4 v00000280d6c9bc00_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_12.0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280d6c9af80_0, 0, 1;
    %vpi_call 2 20 "$display", "==================================================================================================" {0 0 0};
    %vpi_call 2 21 "$display", "**Banco de registradores apos a execucao das instrucoes**" {0 0 0};
    %fork t_1, S_00000280d6c28750;
    %jmp t_0;
    .scope S_00000280d6c28750;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000280d6c2f320_0, 0, 32;
T_12.2 ;
    %load/vec4 v00000280d6c2f320_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.3, 5;
    %vpi_call 2 25 "$display", "Register[%d]: %d", v00000280d6c2f320_0, &A<v00000280d6c9c240, v00000280d6c2f320_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000280d6c2f320_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000280d6c2f320_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %end;
    .scope S_00000280d6c2fcf0;
t_0 %join;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000280d6c2fcf0;
T_13 ;
    %vpi_call 2 32 "$readmemb", "../Src/Txt_files/instructions_binary.txt", v00000280d6c98f10 {0 0 0};
    %vpi_call 2 35 "$readmemb", "../Src/Txt_files/registers_start.txt", v00000280d6c9c240 {0 0 0};
    %vpi_call 2 36 "$readmemb", "../Src/Txt_files/data_memory_start.txt", v00000280d6c97430 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280d6c9af80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280d6c9af80_0, 0, 1;
    %delay 300, 0;
    %delay 10, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "../Src/Risc-v/testbench_data_path.v";
    "../Src/Risc-v/data_path.v";
    "../Src/Risc-v/add.v";
    "../Src/Risc-v/alu_control.v";
    "../Src/Risc-v/alu.v";
    "../Src/Risc-v/and_branch.v";
    "../Src/Risc-v/controller.v";
    "../Src/Risc-v/data_memory.v";
    "../Src/Risc-v/imm_gen.v";
    "../Src/Risc-v/instruction_memory.v";
    "../Src/Risc-v/mux.v";
    "../Src/Risc-v/pc.v";
    "../Src/Risc-v/registers.v";
