
*** Running vivado
    with args -log Vectorial_ALU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Vectorial_ALU.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Nov 21 14:26:37 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Vectorial_ALU.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 485.688 ; gain = 202.059
Command: read_checkpoint -auto_incremental -incremental C:/Users/dell/Documents/SysG/ALU/ALU.srcs/utils_1/imports/synth_1/ALU_sync.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/dell/Documents/SysG/ALU/ALU.srcs/utils_1/imports/synth_1/ALU_sync.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Vectorial_ALU -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 592
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 945.469 ; gain = 448.855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Vectorial_ALU' [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/Vectorial_ALU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_sync' [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/ALU_sync.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/Adder.sv:21]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Adder' (0#1) [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/Adder.sv:21]
WARNING: [Synth 8-7071] port 'carry_out' of module 'Adder' is unconnected for instance 'u_adder' [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/ALU_sync.sv:24]
WARNING: [Synth 8-7023] instance 'u_adder' of module 'Adder' has 4 connections declared, but only 3 given [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/ALU_sync.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Substraction' [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/Substraction.sv:22]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Substraction' (0#1) [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/Substraction.sv:22]
WARNING: [Synth 8-7071] port 'borrow_out' of module 'Substraction' is unconnected for instance 'u_sub' [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/ALU_sync.sv:28]
WARNING: [Synth 8-7023] instance 'u_sub' of module 'Substraction' has 4 connections declared, but only 3 given [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/ALU_sync.sv:28]
INFO: [Synth 8-6157] synthesizing module 'Multiplication' [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/Multiplication.sv:22]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiplication' (0#1) [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/Multiplication.sv:22]
WARNING: [Synth 8-689] width (4) of port connection 'result' does not match port width (8) of module 'Multiplication' [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/ALU_sync.sv:33]
INFO: [Synth 8-6157] synthesizing module 'Divide' [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/Divide.sv:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Divide' (0#1) [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/Divide.sv:3]
WARNING: [Synth 8-7071] port 'remainder' of module 'Divide' is unconnected for instance 'u_div' [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/ALU_sync.sv:36]
WARNING: [Synth 8-7023] instance 'u_div' of module 'Divide' has 4 connections declared, but only 3 given [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/ALU_sync.sv:36]
INFO: [Synth 8-6157] synthesizing module 'bitwise_AND' [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/bitwise_AND.sv:22]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitwise_AND' (0#1) [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/bitwise_AND.sv:22]
INFO: [Synth 8-6157] synthesizing module 'bitwise_OR' [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/bitwise_OR.sv:23]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitwise_OR' (0#1) [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/bitwise_OR.sv:23]
INFO: [Synth 8-6157] synthesizing module 'bitwise_XOR' [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/bitwise_XOR.sv:23]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitwise_XOR' (0#1) [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/bitwise_XOR.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Left_Shift' [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/Left_Shift.sv:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Left_Shift' (0#1) [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/Left_Shift.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Right_Shift' [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/Right_Shift.sv:23]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Right_Shift' (0#1) [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/Right_Shift.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_sync' (0#1) [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/ALU_sync.sv:3]
ERROR: [Synth 8-373] invalid index for scalar 'clk' [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/Vectorial_ALU.sv:15]
ERROR: [Synth 8-373] invalid index for scalar 'arst' [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/Vectorial_ALU.sv:15]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/Vectorial_ALU.sv:14]
ERROR: [Synth 8-6156] failed synthesizing module 'Vectorial_ALU' [C:/Users/dell/Documents/SysG/ALU/ALU.srcs/sources_1/new/Vectorial_ALU.sv:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1053.668 ; gain = 557.055
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 7 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 14:27:16 2024...
