#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002785290 .scope module, "car_light" "car_light" 2 37;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "light_left"
    .port_info 1 /OUTPUT 3 "light_right"
    .port_info 2 /INPUT 1 "left"
    .port_info 3 /INPUT 1 "right"
    .port_info 4 /INPUT 1 "E"
    .port_info 5 /INPUT 1 "clk"
o0000000002798b98 .functor BUFZ 1, C4<z>; HiZ drive
o0000000002798b38 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002786f20 .functor OR 1, o0000000002798b98, o0000000002798b38, C4<0>, C4<0>;
L_00000000027eb170 .functor OR 1, o0000000002798b98, o0000000002798b38, C4<0>, C4<0>;
o0000000002798b68 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000027eb1e0 .functor AND 1, L_00000000027eb170, o0000000002798b68, C4<1>, C4<1>;
o0000000002798c58 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000027eb330 .functor OR 1, o0000000002798c58, o0000000002798b38, C4<0>, C4<0>;
L_00000000027eb8e0 .functor OR 1, o0000000002798c58, o0000000002798b38, C4<0>, C4<0>;
L_00000000027eb4f0 .functor AND 1, L_00000000027eb8e0, o0000000002798b68, C4<1>, C4<1>;
v00000000027ea660_0 .net "E", 0 0, o0000000002798b38;  0 drivers
v00000000027e9f80_0 .net "clk", 0 0, o0000000002798b68;  0 drivers
v00000000027e9760_0 .net "clk_left", 0 0, L_00000000027eb1e0;  1 drivers
v00000000027ea020_0 .net "clk_right", 0 0, L_00000000027eb4f0;  1 drivers
v00000000027ea980_0 .net "left", 0 0, o0000000002798b98;  0 drivers
v00000000027ea480_0 .net "light_left", 2 0, L_00000000027eaa20;  1 drivers
v00000000027e9120_0 .net "light_right", 2 0, L_00000000027e98a0;  1 drivers
v00000000027e9c60_0 .net "or_clk_out_1", 0 0, L_00000000027eb170;  1 drivers
v00000000027ea2a0_0 .net "or_clk_out_2", 0 0, L_00000000027eb8e0;  1 drivers
v00000000027e9d00_0 .net "re1", 0 0, L_0000000002786f20;  1 drivers
v00000000027e9620_0 .net "re2", 0 0, L_00000000027eb330;  1 drivers
v00000000027e9940_0 .net "right", 0 0, o0000000002798c58;  0 drivers
S_0000000002785480 .scope module, "light_bulb_left" "light_bulb" 2 48, 2 21 0, S_0000000002785290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "q"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
L_00000000027eb870 .functor OR 1, v0000000002795fa0_0, v00000000027960e0_0, C4<0>, C4<0>;
L_00000000027eba30 .functor BUFZ 1, v00000000027960e0_0, C4<0>, C4<0>, C4<0>;
L_00000000027eb720 .functor AND 1, v0000000002795fa0_0, v00000000027960e0_0, C4<1>, C4<1>;
v0000000002795a00_0 .net *"_s11", 0 0, L_00000000027eb720;  1 drivers
v0000000002796040_0 .net *"_s2", 0 0, L_00000000027eb870;  1 drivers
v0000000002796180_0 .net *"_s7", 0 0, L_00000000027eba30;  1 drivers
v0000000002795c80_0 .net "clk", 0 0, L_00000000027eb1e0;  alias, 1 drivers
v0000000002795b40_0 .net "q", 2 0, L_00000000027eaa20;  alias, 1 drivers
v0000000002796400_0 .net "q0", 0 0, v0000000002795fa0_0;  1 drivers
v0000000002795d20_0 .net "q1", 0 0, v00000000027960e0_0;  1 drivers
o00000000027983b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002796220_0 .net "reset", 0 0, o00000000027983b8;  0 drivers
L_00000000027ecb98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002795f00_0 .net "t", 0 0, L_00000000027ecb98;  1 drivers
L_00000000027eaa20 .concat8 [ 1 1 1 0], L_00000000027eb870, L_00000000027eba30, L_00000000027eb720;
S_0000000002786b90 .scope module, "t_ff1" "T_FF" 2 28, 2 1 0, S_0000000002785480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v00000000027964a0_0 .net "clk", 0 0, L_00000000027eb1e0;  alias, 1 drivers
v0000000002795fa0_0 .var "q", 0 0;
v0000000002796540_0 .net "reset", 0 0, o00000000027983b8;  alias, 0 drivers
v0000000002795e60_0 .net "t", 0 0, L_00000000027ecb98;  alias, 1 drivers
E_0000000002794ef0 .event posedge, v0000000002796540_0, v00000000027964a0_0;
S_0000000002786d10 .scope module, "t_ff2" "T_FF" 2 29, 2 1 0, S_0000000002785480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0000000002795aa0_0 .net "clk", 0 0, L_00000000027eb1e0;  alias, 1 drivers
v00000000027960e0_0 .var "q", 0 0;
v0000000002795be0_0 .net "reset", 0 0, o00000000027983b8;  alias, 0 drivers
v00000000027958c0_0 .net "t", 0 0, v0000000002795fa0_0;  alias, 1 drivers
S_00000000027e8c50 .scope module, "light_bulb_right" "light_bulb" 2 53, 2 21 0, S_0000000002785290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "q"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
L_00000000027eb800 .functor OR 1, v0000000002795dc0_0, v00000000027e99e0_0, C4<0>, C4<0>;
L_00000000027eb790 .functor BUFZ 1, v00000000027e99e0_0, C4<0>, C4<0>, C4<0>;
L_00000000027eb410 .functor AND 1, v0000000002795dc0_0, v00000000027e99e0_0, C4<1>, C4<1>;
v00000000027e9e40_0 .net *"_s11", 0 0, L_00000000027eb410;  1 drivers
v00000000027e9260_0 .net *"_s2", 0 0, L_00000000027eb800;  1 drivers
v00000000027e94e0_0 .net *"_s7", 0 0, L_00000000027eb790;  1 drivers
v00000000027ea3e0_0 .net "clk", 0 0, L_00000000027eb4f0;  alias, 1 drivers
v00000000027eade0_0 .net "q", 2 0, L_00000000027e98a0;  alias, 1 drivers
v00000000027e9ee0_0 .net "q0", 0 0, v0000000002795dc0_0;  1 drivers
v00000000027e9bc0_0 .net "q1", 0 0, v00000000027e99e0_0;  1 drivers
v00000000027e91c0_0 .net "reset", 0 0, L_00000000027eb330;  alias, 1 drivers
L_00000000027ecbe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000027ea200_0 .net "t", 0 0, L_00000000027ecbe0;  1 drivers
L_00000000027e98a0 .concat8 [ 1 1 1 0], L_00000000027eb800, L_00000000027eb790, L_00000000027eb410;
S_00000000027e8dd0 .scope module, "t_ff1" "T_FF" 2 28, 2 1 0, S_00000000027e8c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v00000000027965e0_0 .net "clk", 0 0, L_00000000027eb4f0;  alias, 1 drivers
v0000000002795dc0_0 .var "q", 0 0;
v0000000002796680_0 .net "reset", 0 0, L_00000000027eb330;  alias, 1 drivers
v00000000027962c0_0 .net "t", 0 0, L_00000000027ecbe0;  alias, 1 drivers
E_00000000027957f0 .event posedge, v0000000002796680_0, v00000000027965e0_0;
S_00000000027e8f50 .scope module, "t_ff2" "T_FF" 2 29, 2 1 0, S_00000000027e8c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v00000000027e9580_0 .net "clk", 0 0, L_00000000027eb4f0;  alias, 1 drivers
v00000000027e99e0_0 .var "q", 0 0;
v00000000027ea5c0_0 .net "reset", 0 0, L_00000000027eb330;  alias, 1 drivers
v00000000027eaca0_0 .net "t", 0 0, v0000000002795dc0_0;  alias, 1 drivers
    .scope S_0000000002786b90;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002795fa0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000000002786b90;
T_1 ;
    %wait E_0000000002794ef0;
    %load/vec4 v0000000002796540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002795fa0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000002795e60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0000000002795fa0_0;
    %inv;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0000000002795fa0_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v0000000002795fa0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002786d10;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027960e0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000000002786d10;
T_3 ;
    %wait E_0000000002794ef0;
    %load/vec4 v0000000002795be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027960e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000027958c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.2, 8;
    %load/vec4 v00000000027960e0_0;
    %inv;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v00000000027960e0_0;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v00000000027960e0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000027e8dd0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002795dc0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000000027e8dd0;
T_5 ;
    %wait E_00000000027957f0;
    %load/vec4 v0000000002796680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002795dc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000027962c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.2, 8;
    %load/vec4 v0000000002795dc0_0;
    %inv;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0000000002795dc0_0;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %assign/vec4 v0000000002795dc0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000027e8f50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e99e0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_00000000027e8f50;
T_7 ;
    %wait E_00000000027957f0;
    %load/vec4 v00000000027ea5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027e99e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000027eaca0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.2, 8;
    %load/vec4 v00000000027e99e0_0;
    %inv;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v00000000027e99e0_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %assign/vec4 v00000000027e99e0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\car_light.v";
