

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_20_1'
================================================================
* Date:           Thu Sep  7 08:48:50 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      799|      799|  7.990 us|  7.990 us|  774|  774|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------+------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                           |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |          Instance         |         Module         |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------+------------------------+---------+---------+----------+----------+-----+-----+----------+
        |init_block_AB_proc68_U0    |init_block_AB_proc68    |      772|      772|  7.720 us|  7.720 us|  772|  772|        no|
        |systolic_array_k_768_U0    |systolic_array_k_768    |      796|      796|  7.960 us|  7.960 us|  774|  774|  dataflow|
        |VITIS_LOOP_40_4_proc_U0    |VITIS_LOOP_40_4_proc    |       17|       17|  0.170 us|  0.170 us|   17|   17|        no|
        |VITIS_LOOP_40_4_proc69_U0  |VITIS_LOOP_40_4_proc69  |       17|       17|  0.170 us|  0.170 us|   17|   17|        no|
        |VITIS_LOOP_40_4_proc70_U0  |VITIS_LOOP_40_4_proc70  |       17|       17|  0.170 us|  0.170 us|   17|   17|        no|
        |VITIS_LOOP_40_4_proc71_U0  |VITIS_LOOP_40_4_proc71  |       17|       17|  0.170 us|  0.170 us|   17|   17|        no|
        |VITIS_LOOP_40_4_proc72_U0  |VITIS_LOOP_40_4_proc72  |       17|       17|  0.170 us|  0.170 us|   17|   17|        no|
        |VITIS_LOOP_40_4_proc73_U0  |VITIS_LOOP_40_4_proc73  |       17|       17|  0.170 us|  0.170 us|   17|   17|        no|
        |VITIS_LOOP_40_4_proc74_U0  |VITIS_LOOP_40_4_proc74  |       17|       17|  0.170 us|  0.170 us|   17|   17|        no|
        |VITIS_LOOP_40_4_proc75_U0  |VITIS_LOOP_40_4_proc75  |       17|       17|  0.170 us|  0.170 us|   17|   17|        no|
        |VITIS_LOOP_40_4_proc76_U0  |VITIS_LOOP_40_4_proc76  |       17|       17|  0.170 us|  0.170 us|   17|   17|        no|
        |VITIS_LOOP_40_4_proc77_U0  |VITIS_LOOP_40_4_proc77  |       17|       17|  0.170 us|  0.170 us|   17|   17|        no|
        |VITIS_LOOP_40_4_proc78_U0  |VITIS_LOOP_40_4_proc78  |       17|       17|  0.170 us|  0.170 us|   17|   17|        no|
        |VITIS_LOOP_40_4_proc79_U0  |VITIS_LOOP_40_4_proc79  |       17|       17|  0.170 us|  0.170 us|   17|   17|        no|
        +---------------------------+------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     60|    -|
|FIFO             |        -|    -|    4752|   3264|    -|
|Instance         |        -|  144|   94431|  80078|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    117|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|  144|   99196|  83519|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   65|      93|    156|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+-----+-------+-------+-----+
    |          Instance         |         Module         | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------+------------------------+---------+-----+-------+-------+-----+
    |VITIS_LOOP_40_4_proc_U0    |VITIS_LOOP_40_4_proc    |        0|    0|     92|    203|    0|
    |VITIS_LOOP_40_4_proc69_U0  |VITIS_LOOP_40_4_proc69  |        0|    0|     92|    203|    0|
    |VITIS_LOOP_40_4_proc70_U0  |VITIS_LOOP_40_4_proc70  |        0|    0|     92|    203|    0|
    |VITIS_LOOP_40_4_proc71_U0  |VITIS_LOOP_40_4_proc71  |        0|    0|     92|    203|    0|
    |VITIS_LOOP_40_4_proc72_U0  |VITIS_LOOP_40_4_proc72  |        0|    0|     92|    203|    0|
    |VITIS_LOOP_40_4_proc73_U0  |VITIS_LOOP_40_4_proc73  |        0|    0|     92|    203|    0|
    |VITIS_LOOP_40_4_proc74_U0  |VITIS_LOOP_40_4_proc74  |        0|    0|     92|    203|    0|
    |VITIS_LOOP_40_4_proc75_U0  |VITIS_LOOP_40_4_proc75  |        0|    0|     92|    203|    0|
    |VITIS_LOOP_40_4_proc76_U0  |VITIS_LOOP_40_4_proc76  |        0|    0|     92|    203|    0|
    |VITIS_LOOP_40_4_proc77_U0  |VITIS_LOOP_40_4_proc77  |        0|    0|     92|    203|    0|
    |VITIS_LOOP_40_4_proc78_U0  |VITIS_LOOP_40_4_proc78  |        0|    0|     92|    203|    0|
    |VITIS_LOOP_40_4_proc79_U0  |VITIS_LOOP_40_4_proc79  |        0|    0|     92|    203|    0|
    |init_block_AB_proc68_U0    |init_block_AB_proc68    |        0|    0|     26|    686|    0|
    |systolic_array_k_768_U0    |systolic_array_k_768    |        0|  144|  93301|  76956|    0|
    +---------------------------+------------------------+---------+-----+-------+-------+-----+
    |Total                      |                        |        0|  144|  94431|  80078|    0|
    +---------------------------+------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+----+----+-----+------+-----+---------+
    |          Name          | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------+---------+----+----+-----+------+-----+---------+
    |block_A_loader_01_U     |        0|  99|   0|    -|     2|    8|       16|
    |block_A_loader_1011_U   |        0|  99|   0|    -|     2|    8|       16|
    |block_A_loader_1112_U   |        0|  99|   0|    -|     2|    8|       16|
    |block_A_loader_12_U     |        0|  99|   0|    -|     2|    8|       16|
    |block_A_loader_23_U     |        0|  99|   0|    -|     2|    8|       16|
    |block_A_loader_34_U     |        0|  99|   0|    -|     2|    8|       16|
    |block_A_loader_45_U     |        0|  99|   0|    -|     2|    8|       16|
    |block_A_loader_56_U     |        0|  99|   0|    -|     2|    8|       16|
    |block_A_loader_67_U     |        0|  99|   0|    -|     2|    8|       16|
    |block_A_loader_78_U     |        0|  99|   0|    -|     2|    8|       16|
    |block_A_loader_89_U     |        0|  99|   0|    -|     2|    8|       16|
    |block_A_loader_910_U    |        0|  99|   0|    -|     2|    8|       16|
    |block_B_loader_013_U    |        0|  99|   0|    -|     2|    8|       16|
    |block_B_loader_1023_U   |        0|  99|   0|    -|     2|    8|       16|
    |block_B_loader_1124_U   |        0|  99|   0|    -|     2|    8|       16|
    |block_B_loader_114_U    |        0|  99|   0|    -|     2|    8|       16|
    |block_B_loader_215_U    |        0|  99|   0|    -|     2|    8|       16|
    |block_B_loader_316_U    |        0|  99|   0|    -|     2|    8|       16|
    |block_B_loader_417_U    |        0|  99|   0|    -|     2|    8|       16|
    |block_B_loader_518_U    |        0|  99|   0|    -|     2|    8|       16|
    |block_B_loader_619_U    |        0|  99|   0|    -|     2|    8|       16|
    |block_B_loader_720_U    |        0|  99|   0|    -|     2|    8|       16|
    |block_B_loader_821_U    |        0|  99|   0|    -|     2|    8|       16|
    |block_B_loader_922_U    |        0|  99|   0|    -|     2|    8|       16|
    |block_C_drainer_025_U   |        0|  99|   0|    -|     2|   48|       96|
    |block_C_drainer_1035_U  |        0|  99|   0|    -|     2|   48|       96|
    |block_C_drainer_1136_U  |        0|  99|   0|    -|     2|   48|       96|
    |block_C_drainer_126_U   |        0|  99|   0|    -|     2|   48|       96|
    |block_C_drainer_227_U   |        0|  99|   0|    -|     2|   48|       96|
    |block_C_drainer_328_U   |        0|  99|   0|    -|     2|   48|       96|
    |block_C_drainer_429_U   |        0|  99|   0|    -|     2|   48|       96|
    |block_C_drainer_530_U   |        0|  99|   0|    -|     2|   48|       96|
    |block_C_drainer_631_U   |        0|  99|   0|    -|     2|   48|       96|
    |block_C_drainer_732_U   |        0|  99|   0|    -|     2|   48|       96|
    |block_C_drainer_833_U   |        0|  99|   0|    -|     2|   48|       96|
    |block_C_drainer_934_U   |        0|  99|   0|    -|     2|   48|       96|
    |jj_c10_U                |        0|  99|   0|    -|     3|    5|       15|
    |jj_c11_U                |        0|  99|   0|    -|     3|    5|       15|
    |jj_c1_U                 |        0|  99|   0|    -|     3|    5|       15|
    |jj_c2_U                 |        0|  99|   0|    -|     3|    5|       15|
    |jj_c3_U                 |        0|  99|   0|    -|     3|    5|       15|
    |jj_c4_U                 |        0|  99|   0|    -|     3|    5|       15|
    |jj_c5_U                 |        0|  99|   0|    -|     3|    5|       15|
    |jj_c6_U                 |        0|  99|   0|    -|     3|    5|       15|
    |jj_c7_U                 |        0|  99|   0|    -|     3|    5|       15|
    |jj_c8_U                 |        0|  99|   0|    -|     3|    5|       15|
    |jj_c9_U                 |        0|  99|   0|    -|     3|    5|       15|
    |jj_c_U                  |        0|  99|   0|    -|     3|    5|       15|
    +------------------------+---------+----+----+-----+------+-----+---------+
    |Total                   |        0|4752|   0|    0|   108|  828|     1716|
    +------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |                Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |VITIS_LOOP_40_4_proc69_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_40_4_proc70_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_40_4_proc71_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_40_4_proc72_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_40_4_proc73_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_40_4_proc74_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_40_4_proc75_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_40_4_proc76_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_40_4_proc77_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_40_4_proc78_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_40_4_proc79_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_40_4_proc_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |ap_idle                                     |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                            |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                                |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                               |       and|   0|  0|   2|           1|           1|
    |init_block_AB_proc68_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_40_4_proc69_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_40_4_proc70_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_40_4_proc71_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_40_4_proc72_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_40_4_proc73_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_40_4_proc74_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_40_4_proc75_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_40_4_proc76_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_40_4_proc77_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_40_4_proc78_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_40_4_proc79_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_40_4_proc_U0_ap_ready    |        or|   0|  0|   2|           1|           1|
    |ap_sync_init_block_AB_proc68_U0_ap_ready    |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                       |          |   0|  0|  60|          30|          30|
    +--------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_VITIS_LOOP_40_4_proc69_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_40_4_proc70_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_40_4_proc71_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_40_4_proc72_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_40_4_proc73_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_40_4_proc74_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_40_4_proc75_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_40_4_proc76_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_40_4_proc77_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_40_4_proc78_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_40_4_proc79_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_40_4_proc_U0_ap_ready    |   9|          2|    1|          2|
    |ap_sync_reg_init_block_AB_proc68_U0_ap_ready    |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 117|         26|   13|         26|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_VITIS_LOOP_40_4_proc69_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_40_4_proc70_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_40_4_proc71_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_40_4_proc72_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_40_4_proc73_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_40_4_proc74_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_40_4_proc75_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_40_4_proc76_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_40_4_proc77_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_40_4_proc78_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_40_4_proc79_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_40_4_proc_U0_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_init_block_AB_proc68_U0_ap_ready    |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           | 13|   0|   13|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------+-----+-----+------------+----------------------------------+--------------+
|A_0_address0      |  out|   10|   ap_memory|                               A_0|         array|
|A_0_ce0           |  out|    1|   ap_memory|                               A_0|         array|
|A_0_d0            |  out|    8|   ap_memory|                               A_0|         array|
|A_0_q0            |   in|    8|   ap_memory|                               A_0|         array|
|A_0_we0           |  out|    1|   ap_memory|                               A_0|         array|
|A_0_address1      |  out|   10|   ap_memory|                               A_0|         array|
|A_0_ce1           |  out|    1|   ap_memory|                               A_0|         array|
|A_0_d1            |  out|    8|   ap_memory|                               A_0|         array|
|A_0_q1            |   in|    8|   ap_memory|                               A_0|         array|
|A_0_we1           |  out|    1|   ap_memory|                               A_0|         array|
|A_1_address0      |  out|   10|   ap_memory|                               A_1|         array|
|A_1_ce0           |  out|    1|   ap_memory|                               A_1|         array|
|A_1_d0            |  out|    8|   ap_memory|                               A_1|         array|
|A_1_q0            |   in|    8|   ap_memory|                               A_1|         array|
|A_1_we0           |  out|    1|   ap_memory|                               A_1|         array|
|A_1_address1      |  out|   10|   ap_memory|                               A_1|         array|
|A_1_ce1           |  out|    1|   ap_memory|                               A_1|         array|
|A_1_d1            |  out|    8|   ap_memory|                               A_1|         array|
|A_1_q1            |   in|    8|   ap_memory|                               A_1|         array|
|A_1_we1           |  out|    1|   ap_memory|                               A_1|         array|
|A_2_address0      |  out|   10|   ap_memory|                               A_2|         array|
|A_2_ce0           |  out|    1|   ap_memory|                               A_2|         array|
|A_2_d0            |  out|    8|   ap_memory|                               A_2|         array|
|A_2_q0            |   in|    8|   ap_memory|                               A_2|         array|
|A_2_we0           |  out|    1|   ap_memory|                               A_2|         array|
|A_2_address1      |  out|   10|   ap_memory|                               A_2|         array|
|A_2_ce1           |  out|    1|   ap_memory|                               A_2|         array|
|A_2_d1            |  out|    8|   ap_memory|                               A_2|         array|
|A_2_q1            |   in|    8|   ap_memory|                               A_2|         array|
|A_2_we1           |  out|    1|   ap_memory|                               A_2|         array|
|A_3_address0      |  out|   10|   ap_memory|                               A_3|         array|
|A_3_ce0           |  out|    1|   ap_memory|                               A_3|         array|
|A_3_d0            |  out|    8|   ap_memory|                               A_3|         array|
|A_3_q0            |   in|    8|   ap_memory|                               A_3|         array|
|A_3_we0           |  out|    1|   ap_memory|                               A_3|         array|
|A_3_address1      |  out|   10|   ap_memory|                               A_3|         array|
|A_3_ce1           |  out|    1|   ap_memory|                               A_3|         array|
|A_3_d1            |  out|    8|   ap_memory|                               A_3|         array|
|A_3_q1            |   in|    8|   ap_memory|                               A_3|         array|
|A_3_we1           |  out|    1|   ap_memory|                               A_3|         array|
|A_4_address0      |  out|   10|   ap_memory|                               A_4|         array|
|A_4_ce0           |  out|    1|   ap_memory|                               A_4|         array|
|A_4_d0            |  out|    8|   ap_memory|                               A_4|         array|
|A_4_q0            |   in|    8|   ap_memory|                               A_4|         array|
|A_4_we0           |  out|    1|   ap_memory|                               A_4|         array|
|A_4_address1      |  out|   10|   ap_memory|                               A_4|         array|
|A_4_ce1           |  out|    1|   ap_memory|                               A_4|         array|
|A_4_d1            |  out|    8|   ap_memory|                               A_4|         array|
|A_4_q1            |   in|    8|   ap_memory|                               A_4|         array|
|A_4_we1           |  out|    1|   ap_memory|                               A_4|         array|
|A_5_address0      |  out|   10|   ap_memory|                               A_5|         array|
|A_5_ce0           |  out|    1|   ap_memory|                               A_5|         array|
|A_5_d0            |  out|    8|   ap_memory|                               A_5|         array|
|A_5_q0            |   in|    8|   ap_memory|                               A_5|         array|
|A_5_we0           |  out|    1|   ap_memory|                               A_5|         array|
|A_5_address1      |  out|   10|   ap_memory|                               A_5|         array|
|A_5_ce1           |  out|    1|   ap_memory|                               A_5|         array|
|A_5_d1            |  out|    8|   ap_memory|                               A_5|         array|
|A_5_q1            |   in|    8|   ap_memory|                               A_5|         array|
|A_5_we1           |  out|    1|   ap_memory|                               A_5|         array|
|A_6_address0      |  out|   10|   ap_memory|                               A_6|         array|
|A_6_ce0           |  out|    1|   ap_memory|                               A_6|         array|
|A_6_d0            |  out|    8|   ap_memory|                               A_6|         array|
|A_6_q0            |   in|    8|   ap_memory|                               A_6|         array|
|A_6_we0           |  out|    1|   ap_memory|                               A_6|         array|
|A_6_address1      |  out|   10|   ap_memory|                               A_6|         array|
|A_6_ce1           |  out|    1|   ap_memory|                               A_6|         array|
|A_6_d1            |  out|    8|   ap_memory|                               A_6|         array|
|A_6_q1            |   in|    8|   ap_memory|                               A_6|         array|
|A_6_we1           |  out|    1|   ap_memory|                               A_6|         array|
|A_7_address0      |  out|   10|   ap_memory|                               A_7|         array|
|A_7_ce0           |  out|    1|   ap_memory|                               A_7|         array|
|A_7_d0            |  out|    8|   ap_memory|                               A_7|         array|
|A_7_q0            |   in|    8|   ap_memory|                               A_7|         array|
|A_7_we0           |  out|    1|   ap_memory|                               A_7|         array|
|A_7_address1      |  out|   10|   ap_memory|                               A_7|         array|
|A_7_ce1           |  out|    1|   ap_memory|                               A_7|         array|
|A_7_d1            |  out|    8|   ap_memory|                               A_7|         array|
|A_7_q1            |   in|    8|   ap_memory|                               A_7|         array|
|A_7_we1           |  out|    1|   ap_memory|                               A_7|         array|
|A_8_address0      |  out|   10|   ap_memory|                               A_8|         array|
|A_8_ce0           |  out|    1|   ap_memory|                               A_8|         array|
|A_8_d0            |  out|    8|   ap_memory|                               A_8|         array|
|A_8_q0            |   in|    8|   ap_memory|                               A_8|         array|
|A_8_we0           |  out|    1|   ap_memory|                               A_8|         array|
|A_8_address1      |  out|   10|   ap_memory|                               A_8|         array|
|A_8_ce1           |  out|    1|   ap_memory|                               A_8|         array|
|A_8_d1            |  out|    8|   ap_memory|                               A_8|         array|
|A_8_q1            |   in|    8|   ap_memory|                               A_8|         array|
|A_8_we1           |  out|    1|   ap_memory|                               A_8|         array|
|A_9_address0      |  out|   10|   ap_memory|                               A_9|         array|
|A_9_ce0           |  out|    1|   ap_memory|                               A_9|         array|
|A_9_d0            |  out|    8|   ap_memory|                               A_9|         array|
|A_9_q0            |   in|    8|   ap_memory|                               A_9|         array|
|A_9_we0           |  out|    1|   ap_memory|                               A_9|         array|
|A_9_address1      |  out|   10|   ap_memory|                               A_9|         array|
|A_9_ce1           |  out|    1|   ap_memory|                               A_9|         array|
|A_9_d1            |  out|    8|   ap_memory|                               A_9|         array|
|A_9_q1            |   in|    8|   ap_memory|                               A_9|         array|
|A_9_we1           |  out|    1|   ap_memory|                               A_9|         array|
|A_10_address0     |  out|   10|   ap_memory|                              A_10|         array|
|A_10_ce0          |  out|    1|   ap_memory|                              A_10|         array|
|A_10_d0           |  out|    8|   ap_memory|                              A_10|         array|
|A_10_q0           |   in|    8|   ap_memory|                              A_10|         array|
|A_10_we0          |  out|    1|   ap_memory|                              A_10|         array|
|A_10_address1     |  out|   10|   ap_memory|                              A_10|         array|
|A_10_ce1          |  out|    1|   ap_memory|                              A_10|         array|
|A_10_d1           |  out|    8|   ap_memory|                              A_10|         array|
|A_10_q1           |   in|    8|   ap_memory|                              A_10|         array|
|A_10_we1          |  out|    1|   ap_memory|                              A_10|         array|
|A_11_address0     |  out|   10|   ap_memory|                              A_11|         array|
|A_11_ce0          |  out|    1|   ap_memory|                              A_11|         array|
|A_11_d0           |  out|    8|   ap_memory|                              A_11|         array|
|A_11_q0           |   in|    8|   ap_memory|                              A_11|         array|
|A_11_we0          |  out|    1|   ap_memory|                              A_11|         array|
|A_11_address1     |  out|   10|   ap_memory|                              A_11|         array|
|A_11_ce1          |  out|    1|   ap_memory|                              A_11|         array|
|A_11_d1           |  out|    8|   ap_memory|                              A_11|         array|
|A_11_q1           |   in|    8|   ap_memory|                              A_11|         array|
|A_11_we1          |  out|    1|   ap_memory|                              A_11|         array|
|v324_0_address0   |  out|   15|   ap_memory|                            v324_0|         array|
|v324_0_ce0        |  out|    1|   ap_memory|                            v324_0|         array|
|v324_0_d0         |  out|    8|   ap_memory|                            v324_0|         array|
|v324_0_q0         |   in|    8|   ap_memory|                            v324_0|         array|
|v324_0_we0        |  out|    1|   ap_memory|                            v324_0|         array|
|v324_0_address1   |  out|   15|   ap_memory|                            v324_0|         array|
|v324_0_ce1        |  out|    1|   ap_memory|                            v324_0|         array|
|v324_0_d1         |  out|    8|   ap_memory|                            v324_0|         array|
|v324_0_q1         |   in|    8|   ap_memory|                            v324_0|         array|
|v324_0_we1        |  out|    1|   ap_memory|                            v324_0|         array|
|jj                |   in|    6|     ap_none|                                jj|        scalar|
|jj_ap_vld         |   in|    1|     ap_none|                                jj|        scalar|
|v324_1_address0   |  out|   15|   ap_memory|                            v324_1|         array|
|v324_1_ce0        |  out|    1|   ap_memory|                            v324_1|         array|
|v324_1_d0         |  out|    8|   ap_memory|                            v324_1|         array|
|v324_1_q0         |   in|    8|   ap_memory|                            v324_1|         array|
|v324_1_we0        |  out|    1|   ap_memory|                            v324_1|         array|
|v324_1_address1   |  out|   15|   ap_memory|                            v324_1|         array|
|v324_1_ce1        |  out|    1|   ap_memory|                            v324_1|         array|
|v324_1_d1         |  out|    8|   ap_memory|                            v324_1|         array|
|v324_1_q1         |   in|    8|   ap_memory|                            v324_1|         array|
|v324_1_we1        |  out|    1|   ap_memory|                            v324_1|         array|
|v324_2_address0   |  out|   15|   ap_memory|                            v324_2|         array|
|v324_2_ce0        |  out|    1|   ap_memory|                            v324_2|         array|
|v324_2_d0         |  out|    8|   ap_memory|                            v324_2|         array|
|v324_2_q0         |   in|    8|   ap_memory|                            v324_2|         array|
|v324_2_we0        |  out|    1|   ap_memory|                            v324_2|         array|
|v324_2_address1   |  out|   15|   ap_memory|                            v324_2|         array|
|v324_2_ce1        |  out|    1|   ap_memory|                            v324_2|         array|
|v324_2_d1         |  out|    8|   ap_memory|                            v324_2|         array|
|v324_2_q1         |   in|    8|   ap_memory|                            v324_2|         array|
|v324_2_we1        |  out|    1|   ap_memory|                            v324_2|         array|
|v324_3_address0   |  out|   15|   ap_memory|                            v324_3|         array|
|v324_3_ce0        |  out|    1|   ap_memory|                            v324_3|         array|
|v324_3_d0         |  out|    8|   ap_memory|                            v324_3|         array|
|v324_3_q0         |   in|    8|   ap_memory|                            v324_3|         array|
|v324_3_we0        |  out|    1|   ap_memory|                            v324_3|         array|
|v324_3_address1   |  out|   15|   ap_memory|                            v324_3|         array|
|v324_3_ce1        |  out|    1|   ap_memory|                            v324_3|         array|
|v324_3_d1         |  out|    8|   ap_memory|                            v324_3|         array|
|v324_3_q1         |   in|    8|   ap_memory|                            v324_3|         array|
|v324_3_we1        |  out|    1|   ap_memory|                            v324_3|         array|
|v324_4_address0   |  out|   15|   ap_memory|                            v324_4|         array|
|v324_4_ce0        |  out|    1|   ap_memory|                            v324_4|         array|
|v324_4_d0         |  out|    8|   ap_memory|                            v324_4|         array|
|v324_4_q0         |   in|    8|   ap_memory|                            v324_4|         array|
|v324_4_we0        |  out|    1|   ap_memory|                            v324_4|         array|
|v324_4_address1   |  out|   15|   ap_memory|                            v324_4|         array|
|v324_4_ce1        |  out|    1|   ap_memory|                            v324_4|         array|
|v324_4_d1         |  out|    8|   ap_memory|                            v324_4|         array|
|v324_4_q1         |   in|    8|   ap_memory|                            v324_4|         array|
|v324_4_we1        |  out|    1|   ap_memory|                            v324_4|         array|
|v324_5_address0   |  out|   15|   ap_memory|                            v324_5|         array|
|v324_5_ce0        |  out|    1|   ap_memory|                            v324_5|         array|
|v324_5_d0         |  out|    8|   ap_memory|                            v324_5|         array|
|v324_5_q0         |   in|    8|   ap_memory|                            v324_5|         array|
|v324_5_we0        |  out|    1|   ap_memory|                            v324_5|         array|
|v324_5_address1   |  out|   15|   ap_memory|                            v324_5|         array|
|v324_5_ce1        |  out|    1|   ap_memory|                            v324_5|         array|
|v324_5_d1         |  out|    8|   ap_memory|                            v324_5|         array|
|v324_5_q1         |   in|    8|   ap_memory|                            v324_5|         array|
|v324_5_we1        |  out|    1|   ap_memory|                            v324_5|         array|
|v324_6_address0   |  out|   15|   ap_memory|                            v324_6|         array|
|v324_6_ce0        |  out|    1|   ap_memory|                            v324_6|         array|
|v324_6_d0         |  out|    8|   ap_memory|                            v324_6|         array|
|v324_6_q0         |   in|    8|   ap_memory|                            v324_6|         array|
|v324_6_we0        |  out|    1|   ap_memory|                            v324_6|         array|
|v324_6_address1   |  out|   15|   ap_memory|                            v324_6|         array|
|v324_6_ce1        |  out|    1|   ap_memory|                            v324_6|         array|
|v324_6_d1         |  out|    8|   ap_memory|                            v324_6|         array|
|v324_6_q1         |   in|    8|   ap_memory|                            v324_6|         array|
|v324_6_we1        |  out|    1|   ap_memory|                            v324_6|         array|
|v324_7_address0   |  out|   15|   ap_memory|                            v324_7|         array|
|v324_7_ce0        |  out|    1|   ap_memory|                            v324_7|         array|
|v324_7_d0         |  out|    8|   ap_memory|                            v324_7|         array|
|v324_7_q0         |   in|    8|   ap_memory|                            v324_7|         array|
|v324_7_we0        |  out|    1|   ap_memory|                            v324_7|         array|
|v324_7_address1   |  out|   15|   ap_memory|                            v324_7|         array|
|v324_7_ce1        |  out|    1|   ap_memory|                            v324_7|         array|
|v324_7_d1         |  out|    8|   ap_memory|                            v324_7|         array|
|v324_7_q1         |   in|    8|   ap_memory|                            v324_7|         array|
|v324_7_we1        |  out|    1|   ap_memory|                            v324_7|         array|
|v324_8_address0   |  out|   15|   ap_memory|                            v324_8|         array|
|v324_8_ce0        |  out|    1|   ap_memory|                            v324_8|         array|
|v324_8_d0         |  out|    8|   ap_memory|                            v324_8|         array|
|v324_8_q0         |   in|    8|   ap_memory|                            v324_8|         array|
|v324_8_we0        |  out|    1|   ap_memory|                            v324_8|         array|
|v324_8_address1   |  out|   15|   ap_memory|                            v324_8|         array|
|v324_8_ce1        |  out|    1|   ap_memory|                            v324_8|         array|
|v324_8_d1         |  out|    8|   ap_memory|                            v324_8|         array|
|v324_8_q1         |   in|    8|   ap_memory|                            v324_8|         array|
|v324_8_we1        |  out|    1|   ap_memory|                            v324_8|         array|
|v324_9_address0   |  out|   15|   ap_memory|                            v324_9|         array|
|v324_9_ce0        |  out|    1|   ap_memory|                            v324_9|         array|
|v324_9_d0         |  out|    8|   ap_memory|                            v324_9|         array|
|v324_9_q0         |   in|    8|   ap_memory|                            v324_9|         array|
|v324_9_we0        |  out|    1|   ap_memory|                            v324_9|         array|
|v324_9_address1   |  out|   15|   ap_memory|                            v324_9|         array|
|v324_9_ce1        |  out|    1|   ap_memory|                            v324_9|         array|
|v324_9_d1         |  out|    8|   ap_memory|                            v324_9|         array|
|v324_9_q1         |   in|    8|   ap_memory|                            v324_9|         array|
|v324_9_we1        |  out|    1|   ap_memory|                            v324_9|         array|
|v324_10_address0  |  out|   15|   ap_memory|                           v324_10|         array|
|v324_10_ce0       |  out|    1|   ap_memory|                           v324_10|         array|
|v324_10_d0        |  out|    8|   ap_memory|                           v324_10|         array|
|v324_10_q0        |   in|    8|   ap_memory|                           v324_10|         array|
|v324_10_we0       |  out|    1|   ap_memory|                           v324_10|         array|
|v324_10_address1  |  out|   15|   ap_memory|                           v324_10|         array|
|v324_10_ce1       |  out|    1|   ap_memory|                           v324_10|         array|
|v324_10_d1        |  out|    8|   ap_memory|                           v324_10|         array|
|v324_10_q1        |   in|    8|   ap_memory|                           v324_10|         array|
|v324_10_we1       |  out|    1|   ap_memory|                           v324_10|         array|
|v324_11_address0  |  out|   15|   ap_memory|                           v324_11|         array|
|v324_11_ce0       |  out|    1|   ap_memory|                           v324_11|         array|
|v324_11_d0        |  out|    8|   ap_memory|                           v324_11|         array|
|v324_11_q0        |   in|    8|   ap_memory|                           v324_11|         array|
|v324_11_we0       |  out|    1|   ap_memory|                           v324_11|         array|
|v324_11_address1  |  out|   15|   ap_memory|                           v324_11|         array|
|v324_11_ce1       |  out|    1|   ap_memory|                           v324_11|         array|
|v324_11_d1        |  out|    8|   ap_memory|                           v324_11|         array|
|v324_11_q1        |   in|    8|   ap_memory|                           v324_11|         array|
|v324_11_we1       |  out|    1|   ap_memory|                           v324_11|         array|
|C_11_address0     |  out|    9|   ap_memory|                              C_11|         array|
|C_11_ce0          |  out|    1|   ap_memory|                              C_11|         array|
|C_11_d0           |  out|   48|   ap_memory|                              C_11|         array|
|C_11_q0           |   in|   48|   ap_memory|                              C_11|         array|
|C_11_we0          |  out|    1|   ap_memory|                              C_11|         array|
|C_11_address1     |  out|    9|   ap_memory|                              C_11|         array|
|C_11_ce1          |  out|    1|   ap_memory|                              C_11|         array|
|C_11_d1           |  out|   48|   ap_memory|                              C_11|         array|
|C_11_q1           |   in|   48|   ap_memory|                              C_11|         array|
|C_11_we1          |  out|    1|   ap_memory|                              C_11|         array|
|C_10_address0     |  out|    9|   ap_memory|                              C_10|         array|
|C_10_ce0          |  out|    1|   ap_memory|                              C_10|         array|
|C_10_d0           |  out|   48|   ap_memory|                              C_10|         array|
|C_10_q0           |   in|   48|   ap_memory|                              C_10|         array|
|C_10_we0          |  out|    1|   ap_memory|                              C_10|         array|
|C_10_address1     |  out|    9|   ap_memory|                              C_10|         array|
|C_10_ce1          |  out|    1|   ap_memory|                              C_10|         array|
|C_10_d1           |  out|   48|   ap_memory|                              C_10|         array|
|C_10_q1           |   in|   48|   ap_memory|                              C_10|         array|
|C_10_we1          |  out|    1|   ap_memory|                              C_10|         array|
|C_9_address0      |  out|    9|   ap_memory|                               C_9|         array|
|C_9_ce0           |  out|    1|   ap_memory|                               C_9|         array|
|C_9_d0            |  out|   48|   ap_memory|                               C_9|         array|
|C_9_q0            |   in|   48|   ap_memory|                               C_9|         array|
|C_9_we0           |  out|    1|   ap_memory|                               C_9|         array|
|C_9_address1      |  out|    9|   ap_memory|                               C_9|         array|
|C_9_ce1           |  out|    1|   ap_memory|                               C_9|         array|
|C_9_d1            |  out|   48|   ap_memory|                               C_9|         array|
|C_9_q1            |   in|   48|   ap_memory|                               C_9|         array|
|C_9_we1           |  out|    1|   ap_memory|                               C_9|         array|
|C_8_address0      |  out|    9|   ap_memory|                               C_8|         array|
|C_8_ce0           |  out|    1|   ap_memory|                               C_8|         array|
|C_8_d0            |  out|   48|   ap_memory|                               C_8|         array|
|C_8_q0            |   in|   48|   ap_memory|                               C_8|         array|
|C_8_we0           |  out|    1|   ap_memory|                               C_8|         array|
|C_8_address1      |  out|    9|   ap_memory|                               C_8|         array|
|C_8_ce1           |  out|    1|   ap_memory|                               C_8|         array|
|C_8_d1            |  out|   48|   ap_memory|                               C_8|         array|
|C_8_q1            |   in|   48|   ap_memory|                               C_8|         array|
|C_8_we1           |  out|    1|   ap_memory|                               C_8|         array|
|C_7_address0      |  out|    9|   ap_memory|                               C_7|         array|
|C_7_ce0           |  out|    1|   ap_memory|                               C_7|         array|
|C_7_d0            |  out|   48|   ap_memory|                               C_7|         array|
|C_7_q0            |   in|   48|   ap_memory|                               C_7|         array|
|C_7_we0           |  out|    1|   ap_memory|                               C_7|         array|
|C_7_address1      |  out|    9|   ap_memory|                               C_7|         array|
|C_7_ce1           |  out|    1|   ap_memory|                               C_7|         array|
|C_7_d1            |  out|   48|   ap_memory|                               C_7|         array|
|C_7_q1            |   in|   48|   ap_memory|                               C_7|         array|
|C_7_we1           |  out|    1|   ap_memory|                               C_7|         array|
|C_6_address0      |  out|    9|   ap_memory|                               C_6|         array|
|C_6_ce0           |  out|    1|   ap_memory|                               C_6|         array|
|C_6_d0            |  out|   48|   ap_memory|                               C_6|         array|
|C_6_q0            |   in|   48|   ap_memory|                               C_6|         array|
|C_6_we0           |  out|    1|   ap_memory|                               C_6|         array|
|C_6_address1      |  out|    9|   ap_memory|                               C_6|         array|
|C_6_ce1           |  out|    1|   ap_memory|                               C_6|         array|
|C_6_d1            |  out|   48|   ap_memory|                               C_6|         array|
|C_6_q1            |   in|   48|   ap_memory|                               C_6|         array|
|C_6_we1           |  out|    1|   ap_memory|                               C_6|         array|
|C_5_address0      |  out|    9|   ap_memory|                               C_5|         array|
|C_5_ce0           |  out|    1|   ap_memory|                               C_5|         array|
|C_5_d0            |  out|   48|   ap_memory|                               C_5|         array|
|C_5_q0            |   in|   48|   ap_memory|                               C_5|         array|
|C_5_we0           |  out|    1|   ap_memory|                               C_5|         array|
|C_5_address1      |  out|    9|   ap_memory|                               C_5|         array|
|C_5_ce1           |  out|    1|   ap_memory|                               C_5|         array|
|C_5_d1            |  out|   48|   ap_memory|                               C_5|         array|
|C_5_q1            |   in|   48|   ap_memory|                               C_5|         array|
|C_5_we1           |  out|    1|   ap_memory|                               C_5|         array|
|C_4_address0      |  out|    9|   ap_memory|                               C_4|         array|
|C_4_ce0           |  out|    1|   ap_memory|                               C_4|         array|
|C_4_d0            |  out|   48|   ap_memory|                               C_4|         array|
|C_4_q0            |   in|   48|   ap_memory|                               C_4|         array|
|C_4_we0           |  out|    1|   ap_memory|                               C_4|         array|
|C_4_address1      |  out|    9|   ap_memory|                               C_4|         array|
|C_4_ce1           |  out|    1|   ap_memory|                               C_4|         array|
|C_4_d1            |  out|   48|   ap_memory|                               C_4|         array|
|C_4_q1            |   in|   48|   ap_memory|                               C_4|         array|
|C_4_we1           |  out|    1|   ap_memory|                               C_4|         array|
|C_3_address0      |  out|    9|   ap_memory|                               C_3|         array|
|C_3_ce0           |  out|    1|   ap_memory|                               C_3|         array|
|C_3_d0            |  out|   48|   ap_memory|                               C_3|         array|
|C_3_q0            |   in|   48|   ap_memory|                               C_3|         array|
|C_3_we0           |  out|    1|   ap_memory|                               C_3|         array|
|C_3_address1      |  out|    9|   ap_memory|                               C_3|         array|
|C_3_ce1           |  out|    1|   ap_memory|                               C_3|         array|
|C_3_d1            |  out|   48|   ap_memory|                               C_3|         array|
|C_3_q1            |   in|   48|   ap_memory|                               C_3|         array|
|C_3_we1           |  out|    1|   ap_memory|                               C_3|         array|
|C_2_address0      |  out|    9|   ap_memory|                               C_2|         array|
|C_2_ce0           |  out|    1|   ap_memory|                               C_2|         array|
|C_2_d0            |  out|   48|   ap_memory|                               C_2|         array|
|C_2_q0            |   in|   48|   ap_memory|                               C_2|         array|
|C_2_we0           |  out|    1|   ap_memory|                               C_2|         array|
|C_2_address1      |  out|    9|   ap_memory|                               C_2|         array|
|C_2_ce1           |  out|    1|   ap_memory|                               C_2|         array|
|C_2_d1            |  out|   48|   ap_memory|                               C_2|         array|
|C_2_q1            |   in|   48|   ap_memory|                               C_2|         array|
|C_2_we1           |  out|    1|   ap_memory|                               C_2|         array|
|C_1_address0      |  out|    9|   ap_memory|                               C_1|         array|
|C_1_ce0           |  out|    1|   ap_memory|                               C_1|         array|
|C_1_d0            |  out|   48|   ap_memory|                               C_1|         array|
|C_1_q0            |   in|   48|   ap_memory|                               C_1|         array|
|C_1_we0           |  out|    1|   ap_memory|                               C_1|         array|
|C_1_address1      |  out|    9|   ap_memory|                               C_1|         array|
|C_1_ce1           |  out|    1|   ap_memory|                               C_1|         array|
|C_1_d1            |  out|   48|   ap_memory|                               C_1|         array|
|C_1_q1            |   in|   48|   ap_memory|                               C_1|         array|
|C_1_we1           |  out|    1|   ap_memory|                               C_1|         array|
|C_0_address0      |  out|    9|   ap_memory|                               C_0|         array|
|C_0_ce0           |  out|    1|   ap_memory|                               C_0|         array|
|C_0_d0            |  out|   48|   ap_memory|                               C_0|         array|
|C_0_q0            |   in|   48|   ap_memory|                               C_0|         array|
|C_0_we0           |  out|    1|   ap_memory|                               C_0|         array|
|C_0_address1      |  out|    9|   ap_memory|                               C_0|         array|
|C_0_ce1           |  out|    1|   ap_memory|                               C_0|         array|
|C_0_d1            |  out|   48|   ap_memory|                               C_0|         array|
|C_0_q1            |   in|   48|   ap_memory|                               C_0|         array|
|C_0_we1           |  out|    1|   ap_memory|                               C_0|         array|
|ap_clk            |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_20_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_20_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_20_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_20_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_20_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_20_1|  return value|
|ap_continue       |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_20_1|  return value|
+------------------+-----+-----+------------+----------------------------------+--------------+

