// Seed: 1978191418
module module_0 #(
    parameter id_4 = 32'd8,
    parameter id_9 = 32'd58
) (
    inout  tri   id_0,
    output wor   id_1,
    inout  tri   id_2,
    output tri0  id_3,
    input  tri   _id_4,
    input  uwire id_5,
    input  tri1  id_6,
    input  tri1  id_7,
    output tri1  id_8,
    input  wire  _id_9
);
  logic id_11[id_4 : id_9];
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd88,
    parameter id_2  = 32'd69,
    parameter id_7  = 32'd17
) (
    output tri1 id_0,
    input tri0 id_1,
    input wire _id_2,
    input tri0 id_3,
    input wor id_4,
    output tri0 id_5,
    output uwire id_6
    , id_12,
    input supply1 _id_7,
    output tri id_8,
    inout tri0 id_9,
    output tri id_10[id_2 : id_7]
);
  parameter id_13 = 1, id_14 = id_12[id_13];
  wor id_15, id_16, id_17;
  parameter id_18 = !-1'b0;
  parameter id_19 = !id_14;
  assign id_12 = id_9;
  assign id_9  = id_19;
  assign id_17 = id_15;
  assign id_9  = -1'd0;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_9,
      id_0,
      id_14,
      id_4,
      id_9,
      id_1,
      id_8,
      id_14
  );
  logic id_20;
  assign id_17 = 1;
endmodule
