

================================================================
== Vitis HLS Report for 'guitar_effects'
================================================================
* Date:           Wed Mar 27 14:29:22 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_1  |        ?|        ?|    4 ~ 39|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 77
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 40 41 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 58 76 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 40 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 22 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.75>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%delay_buffer = alloca i64 1" [guitar_effects.cpp:47]   --->   Operation 78 'alloca' 'delay_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 44100> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%delay_samples_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %delay_samples"   --->   Operation 79 'read' 'delay_samples_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%empty = trunc i32 %delay_samples_read"   --->   Operation 80 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%delay_samples_assign_cast = sext i16 %empty"   --->   Operation 81 'sext' 'delay_samples_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (2.07ns)   --->   "%sub_i76 = sub i17 0, i17 %delay_samples_assign_cast"   --->   Operation 82 'sub' 'sub_i76' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [21/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 83 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.68>
ST_2 : Operation 84 [20/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 84 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.68>
ST_3 : Operation 85 [19/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 85 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.68>
ST_4 : Operation 86 [18/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 86 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.68>
ST_5 : Operation 87 [17/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 87 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.68>
ST_6 : Operation 88 [16/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 88 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.68>
ST_7 : Operation 89 [15/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 89 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.68>
ST_8 : Operation 90 [14/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 90 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.68>
ST_9 : Operation 91 [13/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 91 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.68>
ST_10 : Operation 92 [12/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 92 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.68>
ST_11 : Operation 93 [11/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 93 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.68>
ST_12 : Operation 94 [10/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 94 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.68>
ST_13 : Operation 95 [9/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 95 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.68>
ST_14 : Operation 96 [8/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 96 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.68>
ST_15 : Operation 97 [1/1] (1.00ns)   --->   "%control_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %control"   --->   Operation 97 'read' 'control_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 7"   --->   Operation 98 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (1.00ns)   --->   "%distortion_threshold_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %distortion_threshold"   --->   Operation 99 'read' 'distortion_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_15 : Operation 100 [1/1] (1.00ns)   --->   "%distortion_clip_factor_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %distortion_clip_factor"   --->   Operation 100 'read' 'distortion_clip_factor_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 4"   --->   Operation 101 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [7/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 102 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.41>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "%conv5_i41 = sext i16 %distortion_threshold_read"   --->   Operation 103 'sext' 'conv5_i41' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 104 [6/6] (6.41ns)   --->   "%conv5_i = sitofp i32 %conv5_i41"   --->   Operation 104 'sitofp' 'conv5_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 105 [6/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 105 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.41>
ST_17 : Operation 106 [5/6] (6.41ns)   --->   "%conv5_i = sitofp i32 %conv5_i41"   --->   Operation 106 'sitofp' 'conv5_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 107 [5/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 107 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.41>
ST_18 : Operation 108 [4/6] (6.41ns)   --->   "%conv5_i = sitofp i32 %conv5_i41"   --->   Operation 108 'sitofp' 'conv5_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 109 [4/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 109 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.41>
ST_19 : Operation 110 [3/6] (6.41ns)   --->   "%conv5_i = sitofp i32 %conv5_i41"   --->   Operation 110 'sitofp' 'conv5_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 111 [3/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 111 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.41>
ST_20 : Operation 112 [2/2] (0.00ns)   --->   "%call_ln0 = call void @guitar_effects_Pipeline_1, i16 %delay_buffer"   --->   Operation 112 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 113 [2/6] (6.41ns)   --->   "%conv5_i = sitofp i32 %conv5_i41"   --->   Operation 113 'sitofp' 'conv5_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 114 [2/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 114 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.41>
ST_21 : Operation 115 [1/1] (0.00ns)   --->   "%spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [guitar_effects.cpp:15]   --->   Operation 115 'spectopmodule' 'spectopmodule_ln15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %INPUT_r_V_data_V, i2 %INPUT_r_V_keep_V, i2 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %INPUT_r_V_data_V"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %INPUT_r_V_keep_V"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %INPUT_r_V_strb_V"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %INPUT_r_V_user_V"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %INPUT_r_V_last_V"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %INPUT_r_V_id_V"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %INPUT_r_V_dest_V"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OUTPUT_r_V_data_V, i2 %OUTPUT_r_V_keep_V, i2 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %OUTPUT_r_V_data_V"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %OUTPUT_r_V_keep_V"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %OUTPUT_r_V_strb_V"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %OUTPUT_r_V_user_V"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUTPUT_r_V_last_V"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %OUTPUT_r_V_id_V"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %OUTPUT_r_V_dest_V"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %control"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %distortion_threshold"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %distortion_threshold, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %distortion_threshold, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %distortion_clip_factor"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_clip_factor, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_clip_factor, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %compression_min_threshold"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %compression_min_threshold, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %compression_min_threshold, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %compression_max_threshold"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %compression_max_threshold, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %compression_max_threshold, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %compression_zero_threshold"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %compression_zero_threshold, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %compression_zero_threshold, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_mult"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_mult, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_samples"   --->   Operation 152 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_samples, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 154 [1/2] (0.00ns)   --->   "%call_ln0 = call void @guitar_effects_Pipeline_1, i16 %delay_buffer"   --->   Operation 154 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "%distortion_threshold_load_cast = sext i16 %distortion_threshold_read"   --->   Operation 155 'sext' 'distortion_threshold_load_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 156 [1/1] (0.00ns)   --->   "%clip_factor_assign = bitcast i32 %distortion_clip_factor_read"   --->   Operation 156 'bitcast' 'clip_factor_assign' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%delay_mult_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %delay_mult"   --->   Operation 157 'read' 'delay_mult_read' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%delay_mult_assign = bitcast i32 %delay_mult_read"   --->   Operation 158 'bitcast' 'delay_mult_assign' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%delay_buffer_addr = getelementptr i16 %delay_buffer, i64 0, i64 0"   --->   Operation 159 'getelementptr' 'delay_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (2.07ns)   --->   "%negative_threshold = sub i16 0, i16 %distortion_threshold_read"   --->   Operation 160 'sub' 'negative_threshold' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 161 [1/6] (6.41ns)   --->   "%conv5_i = sitofp i32 %conv5_i41"   --->   Operation 161 'sitofp' 'conv5_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 162 [1/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 162 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%idxprom_i = zext i17 %rem_i"   --->   Operation 163 'zext' 'idxprom_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%delay_buffer_addr_1 = getelementptr i16 %delay_buffer, i64 0, i64 %idxprom_i"   --->   Operation 164 'getelementptr' 'delay_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln54 = br void %while.body" [guitar_effects.cpp:54]   --->   Operation 165 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12"   --->   Operation 166 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (0.00ns)   --->   "%empty_22 = read i34 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i2P0A.i1P0A.i5P0A.i6P0A, i16 %INPUT_r_V_data_V, i2 %INPUT_r_V_keep_V, i2 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V"   --->   Operation 167 'read' 'empty_22' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i34 %empty_22"   --->   Operation 168 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i34 %empty_22"   --->   Operation 169 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i34 %empty_22"   --->   Operation 170 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i34 %empty_22"   --->   Operation 171 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i34 %empty_22"   --->   Operation 172 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i34 %empty_22"   --->   Operation 173 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i34 %empty_22"   --->   Operation 174 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (1.70ns)   --->   "%br_ln60 = br i1 %tmp, void %if.end, void %if.then" [guitar_effects.cpp:60]   --->   Operation 175 'br' 'br_ln60' <Predicate = true> <Delay = 1.70>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i16 %tmp_data_V" [guitar_effects.cpp:89]   --->   Operation 176 'sext' 'sext_ln89' <Predicate = (tmp)> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (2.42ns)   --->   "%icmp_ln89 = icmp_sgt  i16 %tmp_data_V, i16 %distortion_threshold_read" [guitar_effects.cpp:89]   --->   Operation 177 'icmp' 'icmp_ln89' <Predicate = (tmp)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %if.else.i, void %if.then.i" [guitar_effects.cpp:89]   --->   Operation 178 'br' 'br_ln89' <Predicate = (tmp)> <Delay = 0.00>
ST_22 : Operation 179 [1/1] (2.42ns)   --->   "%icmp_ln91 = icmp_slt  i16 %tmp_data_V, i16 %negative_threshold" [guitar_effects.cpp:91]   --->   Operation 179 'icmp' 'icmp_ln91' <Predicate = (tmp & !icmp_ln89)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 180 [1/1] (1.70ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %if.end, void %if.then10.i" [guitar_effects.cpp:91]   --->   Operation 180 'br' 'br_ln91' <Predicate = (tmp & !icmp_ln89)> <Delay = 1.70>
ST_22 : Operation 181 [1/1] (2.07ns)   --->   "%add_ln92 = add i17 %sext_ln89, i17 %distortion_threshold_load_cast" [guitar_effects.cpp:92]   --->   Operation 181 'add' 'add_ln92' <Predicate = (tmp & !icmp_ln89 & icmp_ln91)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 182 [1/1] (2.07ns)   --->   "%sub_ln90 = sub i17 %sext_ln89, i17 %distortion_threshold_load_cast" [guitar_effects.cpp:90]   --->   Operation 182 'sub' 'sub_ln90' <Predicate = (tmp & icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.41>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i17 %add_ln92" [guitar_effects.cpp:92]   --->   Operation 183 'sext' 'sext_ln92' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 184 [6/6] (6.41ns)   --->   "%conv13_i = sitofp i32 %sext_ln92" [guitar_effects.cpp:92]   --->   Operation 184 'sitofp' 'conv13_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.41>
ST_24 : Operation 185 [5/6] (6.41ns)   --->   "%conv13_i = sitofp i32 %sext_ln92" [guitar_effects.cpp:92]   --->   Operation 185 'sitofp' 'conv13_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.41>
ST_25 : Operation 186 [4/6] (6.41ns)   --->   "%conv13_i = sitofp i32 %sext_ln92" [guitar_effects.cpp:92]   --->   Operation 186 'sitofp' 'conv13_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.41>
ST_26 : Operation 187 [3/6] (6.41ns)   --->   "%conv13_i = sitofp i32 %sext_ln92" [guitar_effects.cpp:92]   --->   Operation 187 'sitofp' 'conv13_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.41>
ST_27 : Operation 188 [2/6] (6.41ns)   --->   "%conv13_i = sitofp i32 %sext_ln92" [guitar_effects.cpp:92]   --->   Operation 188 'sitofp' 'conv13_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.41>
ST_28 : Operation 189 [1/6] (6.41ns)   --->   "%conv13_i = sitofp i32 %sext_ln92" [guitar_effects.cpp:92]   --->   Operation 189 'sitofp' 'conv13_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.70>
ST_29 : Operation 190 [4/4] (5.70ns)   --->   "%mul14_i = fmul i32 %conv13_i, i32 %clip_factor_assign" [guitar_effects.cpp:92]   --->   Operation 190 'fmul' 'mul14_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.70>
ST_30 : Operation 191 [3/4] (5.70ns)   --->   "%mul14_i = fmul i32 %conv13_i, i32 %clip_factor_assign" [guitar_effects.cpp:92]   --->   Operation 191 'fmul' 'mul14_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.70>
ST_31 : Operation 192 [2/4] (5.70ns)   --->   "%mul14_i = fmul i32 %conv13_i, i32 %clip_factor_assign" [guitar_effects.cpp:92]   --->   Operation 192 'fmul' 'mul14_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.70>
ST_32 : Operation 193 [1/4] (5.70ns)   --->   "%mul14_i = fmul i32 %conv13_i, i32 %clip_factor_assign" [guitar_effects.cpp:92]   --->   Operation 193 'fmul' 'mul14_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 194 [5/5] (7.25ns)   --->   "%dc_1 = fsub i32 %mul14_i, i32 %conv5_i" [guitar_effects.cpp:92]   --->   Operation 194 'fsub' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 195 [4/5] (7.25ns)   --->   "%dc_1 = fsub i32 %mul14_i, i32 %conv5_i" [guitar_effects.cpp:92]   --->   Operation 195 'fsub' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 196 [3/5] (7.25ns)   --->   "%dc_1 = fsub i32 %mul14_i, i32 %conv5_i" [guitar_effects.cpp:92]   --->   Operation 196 'fsub' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 197 [2/5] (7.25ns)   --->   "%dc_1 = fsub i32 %mul14_i, i32 %conv5_i" [guitar_effects.cpp:92]   --->   Operation 197 'fsub' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 198 [1/5] (7.25ns)   --->   "%dc_1 = fsub i32 %mul14_i, i32 %conv5_i" [guitar_effects.cpp:92]   --->   Operation 198 'fsub' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.88>
ST_38 : Operation 199 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %dc_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 199 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 200 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_1, i32 31"   --->   Operation 200 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 201 [1/1] (0.00ns)   --->   "%xs_exp_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 201 'partselect' 'xs_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 202 [1/1] (0.00ns)   --->   "%p_Result_3 = trunc i32 %data_V_1"   --->   Operation 202 'trunc' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln346_1 = zext i8 %xs_exp_V_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 203 'zext' 'zext_ln346_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 204 [1/1] (1.91ns)   --->   "%add_ln346_1 = add i9 %zext_ln346_1, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 204 'add' 'add_ln346_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 205 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_1, i32 8"   --->   Operation 205 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 206 [1/1] (1.91ns)   --->   "%sub_ln1512_1 = sub i8 127, i8 %xs_exp_V_1"   --->   Operation 206 'sub' 'sub_ln1512_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1512_1 = sext i8 %sub_ln1512_1"   --->   Operation 207 'sext' 'sext_ln1512_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 208 [1/1] (0.96ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1512_1, i9 %add_ln346_1"   --->   Operation 208 'select' 'ush_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.42>
ST_39 : Operation 209 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_3, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 209 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 210 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln1488_1 = sext i9 %ush_1"   --->   Operation 211 'sext' 'sext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i32 %sext_ln1488_1"   --->   Operation 212 'zext' 'zext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i63 %zext_ln15_1, i63 %zext_ln1488_1"   --->   Operation 213 'lshr' 'r_V_2' <Predicate = (isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i63 %zext_ln15_1, i63 %zext_ln1488_1"   --->   Operation 214 'shl' 'r_V_3' <Predicate = (!isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_2, i32 24"   --->   Operation 215 'bitselect' 'tmp_12' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_39 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln818_1 = zext i1 %tmp_12"   --->   Operation 216 'zext' 'zext_ln818_1' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_39 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_3, i32 24, i32 39"   --->   Operation 217 'partselect' 'tmp_4' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_39 : Operation 218 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i16 %zext_ln818_1, i16 %tmp_4"   --->   Operation 218 'select' 'val_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.58>
ST_40 : Operation 219 [1/1] (2.07ns)   --->   "%result_V_5 = sub i16 0, i16 %val_1"   --->   Operation 219 'sub' 'result_V_5' <Predicate = (tmp & !icmp_ln89 & icmp_ln91 & p_Result_2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 220 [1/1] (0.80ns)   --->   "%result_V_9 = select i1 %p_Result_2, i16 %result_V_5, i16 %val_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 220 'select' 'result_V_9' <Predicate = (tmp & !icmp_ln89 & icmp_ln91)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 221 [1/1] (1.70ns)   --->   "%br_ln93 = br void %if.end" [guitar_effects.cpp:93]   --->   Operation 221 'br' 'br_ln93' <Predicate = (tmp & !icmp_ln89 & icmp_ln91)> <Delay = 1.70>
ST_40 : Operation 222 [1/1] (2.07ns)   --->   "%result_V_2 = sub i16 0, i16 %val"   --->   Operation 222 'sub' 'result_V_2' <Predicate = (tmp & icmp_ln89 & p_Result_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 223 [1/1] (0.80ns)   --->   "%result_V = select i1 %p_Result_s, i16 %result_V_2, i16 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 223 'select' 'result_V' <Predicate = (tmp & icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 224 [1/1] (1.70ns)   --->   "%br_ln91 = br void %if.end" [guitar_effects.cpp:91]   --->   Operation 224 'br' 'br_ln91' <Predicate = (tmp & icmp_ln89)> <Delay = 1.70>
ST_40 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_short = phi i16 %result_V, void %if.then.i, i16 %result_V_9, void %if.then10.i, i16 %tmp_data_V, void %while.body, i16 %tmp_data_V, void %if.else.i"   --->   Operation 225 'phi' 'tmp_short' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %tmp_2, void %if.end18, void %if.then14" [guitar_effects.cpp:67]   --->   Operation 226 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 227 [2/2] (3.25ns)   --->   "%delay_buffer_load = load i16 %delay_buffer_addr_1" [guitar_effects.cpp:152]   --->   Operation 227 'load' 'delay_buffer_load' <Predicate = (tmp_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 44100> <RAM>

State 41 <SV = 22> <Delay = 6.41>
ST_41 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i17 %sub_ln90" [guitar_effects.cpp:90]   --->   Operation 228 'sext' 'sext_ln90' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 229 [6/6] (6.41ns)   --->   "%conv4_i = sitofp i32 %sext_ln90" [guitar_effects.cpp:90]   --->   Operation 229 'sitofp' 'conv4_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 23> <Delay = 6.41>
ST_42 : Operation 230 [5/6] (6.41ns)   --->   "%conv4_i = sitofp i32 %sext_ln90" [guitar_effects.cpp:90]   --->   Operation 230 'sitofp' 'conv4_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 24> <Delay = 6.41>
ST_43 : Operation 231 [4/6] (6.41ns)   --->   "%conv4_i = sitofp i32 %sext_ln90" [guitar_effects.cpp:90]   --->   Operation 231 'sitofp' 'conv4_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 25> <Delay = 6.41>
ST_44 : Operation 232 [3/6] (6.41ns)   --->   "%conv4_i = sitofp i32 %sext_ln90" [guitar_effects.cpp:90]   --->   Operation 232 'sitofp' 'conv4_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 26> <Delay = 6.41>
ST_45 : Operation 233 [2/6] (6.41ns)   --->   "%conv4_i = sitofp i32 %sext_ln90" [guitar_effects.cpp:90]   --->   Operation 233 'sitofp' 'conv4_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 27> <Delay = 6.41>
ST_46 : Operation 234 [1/6] (6.41ns)   --->   "%conv4_i = sitofp i32 %sext_ln90" [guitar_effects.cpp:90]   --->   Operation 234 'sitofp' 'conv4_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 28> <Delay = 5.70>
ST_47 : Operation 235 [4/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv4_i, i32 %clip_factor_assign" [guitar_effects.cpp:90]   --->   Operation 235 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 29> <Delay = 5.70>
ST_48 : Operation 236 [3/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv4_i, i32 %clip_factor_assign" [guitar_effects.cpp:90]   --->   Operation 236 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 30> <Delay = 5.70>
ST_49 : Operation 237 [2/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv4_i, i32 %clip_factor_assign" [guitar_effects.cpp:90]   --->   Operation 237 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 31> <Delay = 5.70>
ST_50 : Operation 238 [1/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv4_i, i32 %clip_factor_assign" [guitar_effects.cpp:90]   --->   Operation 238 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 32> <Delay = 7.25>
ST_51 : Operation 239 [5/5] (7.25ns)   --->   "%dc = fadd i32 %mul_i, i32 %conv5_i" [guitar_effects.cpp:90]   --->   Operation 239 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 33> <Delay = 7.25>
ST_52 : Operation 240 [4/5] (7.25ns)   --->   "%dc = fadd i32 %mul_i, i32 %conv5_i" [guitar_effects.cpp:90]   --->   Operation 240 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 34> <Delay = 7.25>
ST_53 : Operation 241 [3/5] (7.25ns)   --->   "%dc = fadd i32 %mul_i, i32 %conv5_i" [guitar_effects.cpp:90]   --->   Operation 241 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 35> <Delay = 7.25>
ST_54 : Operation 242 [2/5] (7.25ns)   --->   "%dc = fadd i32 %mul_i, i32 %conv5_i" [guitar_effects.cpp:90]   --->   Operation 242 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 36> <Delay = 7.25>
ST_55 : Operation 243 [1/5] (7.25ns)   --->   "%dc = fadd i32 %mul_i, i32 %conv5_i" [guitar_effects.cpp:90]   --->   Operation 243 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 37> <Delay = 2.88>
ST_56 : Operation 244 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 244 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 245 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 245 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 246 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 246 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 247 [1/1] (0.00ns)   --->   "%p_Result_1 = trunc i32 %data_V"   --->   Operation 247 'trunc' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 248 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 249 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 249 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 250 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 250 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 251 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 251 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 252 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 253 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 253 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 57 <SV = 38> <Delay = 4.42>
ST_57 : Operation 254 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_1, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 254 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 255 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 256 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 257 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i63 %zext_ln15, i63 %zext_ln1488"   --->   Operation 258 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i63 %zext_ln15, i63 %zext_ln1488"   --->   Operation 259 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V, i32 24"   --->   Operation 260 'bitselect' 'tmp_8' <Predicate = (isNeg)> <Delay = 0.00>
ST_57 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp_8"   --->   Operation 261 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_57 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_1, i32 24, i32 39"   --->   Operation 262 'partselect' 'tmp_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_57 : Operation 263 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i16 %zext_ln818, i16 %tmp_1"   --->   Operation 263 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 58 <SV = 40> <Delay = 3.25>
ST_58 : Operation 264 [1/2] (3.25ns)   --->   "%delay_buffer_load = load i16 %delay_buffer_addr_1" [guitar_effects.cpp:152]   --->   Operation 264 'load' 'delay_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 44100> <RAM>

State 59 <SV = 41> <Delay = 6.41>
ST_59 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln152_1 = sext i16 %delay_buffer_load" [guitar_effects.cpp:152]   --->   Operation 265 'sext' 'sext_ln152_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 266 [6/6] (6.41ns)   --->   "%conv5_i1 = sitofp i32 %sext_ln152_1" [guitar_effects.cpp:152]   --->   Operation 266 'sitofp' 'conv5_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 42> <Delay = 6.41>
ST_60 : Operation 267 [5/6] (6.41ns)   --->   "%conv5_i1 = sitofp i32 %sext_ln152_1" [guitar_effects.cpp:152]   --->   Operation 267 'sitofp' 'conv5_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 43> <Delay = 6.41>
ST_61 : Operation 268 [4/6] (6.41ns)   --->   "%conv5_i1 = sitofp i32 %sext_ln152_1" [guitar_effects.cpp:152]   --->   Operation 268 'sitofp' 'conv5_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 44> <Delay = 6.41>
ST_62 : Operation 269 [3/6] (6.41ns)   --->   "%conv5_i1 = sitofp i32 %sext_ln152_1" [guitar_effects.cpp:152]   --->   Operation 269 'sitofp' 'conv5_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 45> <Delay = 6.41>
ST_63 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln152 = sext i16 %tmp_short" [guitar_effects.cpp:152]   --->   Operation 270 'sext' 'sext_ln152' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 271 [6/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %sext_ln152" [guitar_effects.cpp:152]   --->   Operation 271 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 272 [2/6] (6.41ns)   --->   "%conv5_i1 = sitofp i32 %sext_ln152_1" [guitar_effects.cpp:152]   --->   Operation 272 'sitofp' 'conv5_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 46> <Delay = 6.41>
ST_64 : Operation 273 [5/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %sext_ln152" [guitar_effects.cpp:152]   --->   Operation 273 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 274 [1/6] (6.41ns)   --->   "%conv5_i1 = sitofp i32 %sext_ln152_1" [guitar_effects.cpp:152]   --->   Operation 274 'sitofp' 'conv5_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 47> <Delay = 6.41>
ST_65 : Operation 275 [4/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %sext_ln152" [guitar_effects.cpp:152]   --->   Operation 275 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 276 [4/4] (5.70ns)   --->   "%mul_i1 = fmul i32 %conv5_i1, i32 %delay_mult_assign" [guitar_effects.cpp:152]   --->   Operation 276 'fmul' 'mul_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 48> <Delay = 6.41>
ST_66 : Operation 277 [3/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %sext_ln152" [guitar_effects.cpp:152]   --->   Operation 277 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 278 [3/4] (5.70ns)   --->   "%mul_i1 = fmul i32 %conv5_i1, i32 %delay_mult_assign" [guitar_effects.cpp:152]   --->   Operation 278 'fmul' 'mul_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 49> <Delay = 6.41>
ST_67 : Operation 279 [2/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %sext_ln152" [guitar_effects.cpp:152]   --->   Operation 279 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 280 [2/4] (5.70ns)   --->   "%mul_i1 = fmul i32 %conv5_i1, i32 %delay_mult_assign" [guitar_effects.cpp:152]   --->   Operation 280 'fmul' 'mul_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 50> <Delay = 6.41>
ST_68 : Operation 281 [1/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %sext_ln152" [guitar_effects.cpp:152]   --->   Operation 281 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 282 [1/4] (5.70ns)   --->   "%mul_i1 = fmul i32 %conv5_i1, i32 %delay_mult_assign" [guitar_effects.cpp:152]   --->   Operation 282 'fmul' 'mul_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 51> <Delay = 7.25>
ST_69 : Operation 283 [5/5] (7.25ns)   --->   "%dc_2 = fadd i32 %conv1_i, i32 %mul_i1" [guitar_effects.cpp:152]   --->   Operation 283 'fadd' 'dc_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 52> <Delay = 7.25>
ST_70 : Operation 284 [4/5] (7.25ns)   --->   "%dc_2 = fadd i32 %conv1_i, i32 %mul_i1" [guitar_effects.cpp:152]   --->   Operation 284 'fadd' 'dc_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 53> <Delay = 7.25>
ST_71 : Operation 285 [3/5] (7.25ns)   --->   "%dc_2 = fadd i32 %conv1_i, i32 %mul_i1" [guitar_effects.cpp:152]   --->   Operation 285 'fadd' 'dc_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 54> <Delay = 7.25>
ST_72 : Operation 286 [2/5] (7.25ns)   --->   "%dc_2 = fadd i32 %conv1_i, i32 %mul_i1" [guitar_effects.cpp:152]   --->   Operation 286 'fadd' 'dc_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 55> <Delay = 7.25>
ST_73 : Operation 287 [1/5] (7.25ns)   --->   "%dc_2 = fadd i32 %conv1_i, i32 %mul_i1" [guitar_effects.cpp:152]   --->   Operation 287 'fadd' 'dc_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 56> <Delay = 2.88>
ST_74 : Operation 288 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i32 %dc_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 288 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 289 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_2, i32 31"   --->   Operation 289 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 290 [1/1] (0.00ns)   --->   "%xs_exp_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30"   --->   Operation 290 'partselect' 'xs_exp_V_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 291 [1/1] (0.00ns)   --->   "%p_Result_5 = trunc i32 %data_V_2"   --->   Operation 291 'trunc' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln346_2 = zext i8 %xs_exp_V_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 292 'zext' 'zext_ln346_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 293 [1/1] (1.91ns)   --->   "%add_ln346_2 = add i9 %zext_ln346_2, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 293 'add' 'add_ln346_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 294 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_2, i32 8"   --->   Operation 294 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 295 [1/1] (1.91ns)   --->   "%sub_ln1512_2 = sub i8 127, i8 %xs_exp_V_2"   --->   Operation 295 'sub' 'sub_ln1512_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln1512_2 = sext i8 %sub_ln1512_2"   --->   Operation 296 'sext' 'sext_ln1512_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 297 [1/1] (0.96ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1512_2, i9 %add_ln346_2"   --->   Operation 297 'select' 'ush_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 75 <SV = 57> <Delay = 4.42>
ST_75 : Operation 298 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_5, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 298 'bitconcatenate' 'mantissa_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i25 %mantissa_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 299 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln1488_2 = sext i9 %ush_2"   --->   Operation 300 'sext' 'sext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln1488_2 = zext i32 %sext_ln1488_2"   --->   Operation 301 'zext' 'zext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_4 = lshr i63 %zext_ln15_2, i63 %zext_ln1488_2"   --->   Operation 302 'lshr' 'r_V_4' <Predicate = (isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_5 = shl i63 %zext_ln15_2, i63 %zext_ln1488_2"   --->   Operation 303 'shl' 'r_V_5' <Predicate = (!isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_4, i32 24"   --->   Operation 304 'bitselect' 'tmp_16' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_75 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln818_2 = zext i1 %tmp_16"   --->   Operation 305 'zext' 'zext_ln818_2' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_75 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_5, i32 24, i32 39"   --->   Operation 306 'partselect' 'tmp_7' <Predicate = (!isNeg_2)> <Delay = 0.00>
ST_75 : Operation 307 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_2, i16 %zext_ln818_2, i16 %tmp_7"   --->   Operation 307 'select' 'val_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 76 <SV = 58> <Delay = 6.13>
ST_76 : Operation 308 [1/1] (2.07ns)   --->   "%result_V_8 = sub i16 0, i16 %val_2"   --->   Operation 308 'sub' 'result_V_8' <Predicate = (tmp_2 & p_Result_4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 309 [1/1] (0.80ns)   --->   "%result_V_10 = select i1 %p_Result_4, i16 %result_V_8, i16 %val_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 309 'select' 'result_V_10' <Predicate = (tmp_2)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 310 [1/1] (3.25ns)   --->   "%store_ln155 = store i16 %result_V_10, i16 %delay_buffer_addr" [guitar_effects.cpp:155]   --->   Operation 310 'store' 'store_ln155' <Predicate = (tmp_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 44100> <RAM>
ST_76 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln70 = br void %if.end18" [guitar_effects.cpp:70]   --->   Operation 311 'br' 'br_ln70' <Predicate = (tmp_2)> <Delay = 0.00>
ST_76 : Operation 312 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i2P0A.i1P0A.i5P0A.i6P0A, i16 %OUTPUT_r_V_data_V, i2 %OUTPUT_r_V_keep_V, i2 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i16 %tmp_data_V, i2 %tmp_keep_V, i2 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 312 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 77 <SV = 59> <Delay = 0.00>
ST_77 : Operation 313 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i2P0A.i1P0A.i5P0A.i6P0A, i16 %OUTPUT_r_V_data_V, i2 %OUTPUT_r_V_keep_V, i2 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i16 %tmp_data_V, i2 %tmp_keep_V, i2 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 313 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_77 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %tmp_last_V, void %if.end27, void %while.end" [guitar_effects.cpp:77]   --->   Operation 314 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln54 = br void %while.body" [guitar_effects.cpp:54]   --->   Operation 315 'br' 'br_ln54' <Predicate = (!tmp_last_V)> <Delay = 0.00>
ST_77 : Operation 316 [1/1] (0.00ns)   --->   "%ret_ln82 = ret" [guitar_effects.cpp:82]   --->   Operation 316 'ret' 'ret_ln82' <Predicate = (tmp_last_V)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.76ns
The critical path consists of the following:
	wire read operation ('delay_samples_read') on port 'delay_samples' [71]  (0 ns)
	'sub' operation ('sub_i76') [80]  (2.08 ns)
	'srem' operation ('rem_i') [81]  (3.68 ns)

 <State 2>: 3.68ns
The critical path consists of the following:
	'srem' operation ('rem_i') [81]  (3.68 ns)

 <State 3>: 3.68ns
The critical path consists of the following:
	'srem' operation ('rem_i') [81]  (3.68 ns)

 <State 4>: 3.68ns
The critical path consists of the following:
	'srem' operation ('rem_i') [81]  (3.68 ns)

 <State 5>: 3.68ns
The critical path consists of the following:
	'srem' operation ('rem_i') [81]  (3.68 ns)

 <State 6>: 3.68ns
The critical path consists of the following:
	'srem' operation ('rem_i') [81]  (3.68 ns)

 <State 7>: 3.68ns
The critical path consists of the following:
	'srem' operation ('rem_i') [81]  (3.68 ns)

 <State 8>: 3.68ns
The critical path consists of the following:
	'srem' operation ('rem_i') [81]  (3.68 ns)

 <State 9>: 3.68ns
The critical path consists of the following:
	'srem' operation ('rem_i') [81]  (3.68 ns)

 <State 10>: 3.68ns
The critical path consists of the following:
	'srem' operation ('rem_i') [81]  (3.68 ns)

 <State 11>: 3.68ns
The critical path consists of the following:
	'srem' operation ('rem_i') [81]  (3.68 ns)

 <State 12>: 3.68ns
The critical path consists of the following:
	'srem' operation ('rem_i') [81]  (3.68 ns)

 <State 13>: 3.68ns
The critical path consists of the following:
	'srem' operation ('rem_i') [81]  (3.68 ns)

 <State 14>: 3.68ns
The critical path consists of the following:
	'srem' operation ('rem_i') [81]  (3.68 ns)

 <State 15>: 3.68ns
The critical path consists of the following:
	'srem' operation ('rem_i') [81]  (3.68 ns)

 <State 16>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv5_i') [78]  (6.41 ns)

 <State 17>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv5_i') [78]  (6.41 ns)

 <State 18>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv5_i') [78]  (6.41 ns)

 <State 19>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv5_i') [78]  (6.41 ns)

 <State 20>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv5_i') [78]  (6.41 ns)

 <State 21>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv5_i') [78]  (6.41 ns)

 <State 22>: 4.14ns
The critical path consists of the following:
	axis read operation ('empty_22') on port 'INPUT_r_V_data_V' [87]  (0 ns)
	'icmp' operation ('icmp_ln91', guitar_effects.cpp:91) [101]  (2.43 ns)
	multiplexor before 'phi' operation ('tmp.data.V') with incoming values : ('tmp.data.V') ('result.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [162]  (1.71 ns)

 <State 23>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv13_i', guitar_effects.cpp:92) [106]  (6.41 ns)

 <State 24>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv13_i', guitar_effects.cpp:92) [106]  (6.41 ns)

 <State 25>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv13_i', guitar_effects.cpp:92) [106]  (6.41 ns)

 <State 26>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv13_i', guitar_effects.cpp:92) [106]  (6.41 ns)

 <State 27>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv13_i', guitar_effects.cpp:92) [106]  (6.41 ns)

 <State 28>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv13_i', guitar_effects.cpp:92) [106]  (6.41 ns)

 <State 29>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul14_i', guitar_effects.cpp:92) [107]  (5.7 ns)

 <State 30>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul14_i', guitar_effects.cpp:92) [107]  (5.7 ns)

 <State 31>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul14_i', guitar_effects.cpp:92) [107]  (5.7 ns)

 <State 32>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul14_i', guitar_effects.cpp:92) [107]  (5.7 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x', guitar_effects.cpp:92) [108]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x', guitar_effects.cpp:92) [108]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x', guitar_effects.cpp:92) [108]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x', guitar_effects.cpp:92) [108]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x', guitar_effects.cpp:92) [108]  (7.26 ns)

 <State 38>: 2.88ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346) [116]  (1.92 ns)
	'select' operation ('ush') [120]  (0.968 ns)

 <State 39>: 4.42ns
The critical path consists of the following:
	'shl' operation ('r.V') [124]  (0 ns)
	'select' operation ('val') [128]  (4.42 ns)

 <State 40>: 4.59ns
The critical path consists of the following:
	'sub' operation ('result.V') [129]  (2.08 ns)
	'select' operation ('result.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [130]  (0.805 ns)
	multiplexor before 'phi' operation ('tmp.data.V') with incoming values : ('tmp.data.V') ('result.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [162]  (1.71 ns)
	'phi' operation ('tmp.data.V') with incoming values : ('tmp.data.V') ('result.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [162]  (0 ns)

 <State 41>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv4_i', guitar_effects.cpp:90) [135]  (6.41 ns)

 <State 42>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv4_i', guitar_effects.cpp:90) [135]  (6.41 ns)

 <State 43>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv4_i', guitar_effects.cpp:90) [135]  (6.41 ns)

 <State 44>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv4_i', guitar_effects.cpp:90) [135]  (6.41 ns)

 <State 45>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv4_i', guitar_effects.cpp:90) [135]  (6.41 ns)

 <State 46>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv4_i', guitar_effects.cpp:90) [135]  (6.41 ns)

 <State 47>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', guitar_effects.cpp:90) [136]  (5.7 ns)

 <State 48>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', guitar_effects.cpp:90) [136]  (5.7 ns)

 <State 49>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', guitar_effects.cpp:90) [136]  (5.7 ns)

 <State 50>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', guitar_effects.cpp:90) [136]  (5.7 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', guitar_effects.cpp:90) [137]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', guitar_effects.cpp:90) [137]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', guitar_effects.cpp:90) [137]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', guitar_effects.cpp:90) [137]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', guitar_effects.cpp:90) [137]  (7.26 ns)

 <State 56>: 2.88ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346) [145]  (1.92 ns)
	'select' operation ('ush') [149]  (0.968 ns)

 <State 57>: 4.42ns
The critical path consists of the following:
	'shl' operation ('r.V') [153]  (0 ns)
	'select' operation ('val') [157]  (4.42 ns)

 <State 58>: 3.25ns
The critical path consists of the following:
	'load' operation ('delay_buffer_load', guitar_effects.cpp:152) on array 'delay_buffer', guitar_effects.cpp:47 [167]  (3.25 ns)

 <State 59>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv5_i1', guitar_effects.cpp:152) [169]  (6.41 ns)

 <State 60>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv5_i1', guitar_effects.cpp:152) [169]  (6.41 ns)

 <State 61>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv5_i1', guitar_effects.cpp:152) [169]  (6.41 ns)

 <State 62>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv5_i1', guitar_effects.cpp:152) [169]  (6.41 ns)

 <State 63>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv1_i', guitar_effects.cpp:152) [166]  (6.41 ns)

 <State 64>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv1_i', guitar_effects.cpp:152) [166]  (6.41 ns)

 <State 65>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv1_i', guitar_effects.cpp:152) [166]  (6.41 ns)

 <State 66>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv1_i', guitar_effects.cpp:152) [166]  (6.41 ns)

 <State 67>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv1_i', guitar_effects.cpp:152) [166]  (6.41 ns)

 <State 68>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv1_i', guitar_effects.cpp:152) [166]  (6.41 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', guitar_effects.cpp:152) [171]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', guitar_effects.cpp:152) [171]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', guitar_effects.cpp:152) [171]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', guitar_effects.cpp:152) [171]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', guitar_effects.cpp:152) [171]  (7.26 ns)

 <State 74>: 2.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln1512_2') [181]  (1.92 ns)
	'select' operation ('ush') [183]  (0.968 ns)

 <State 75>: 4.42ns
The critical path consists of the following:
	'shl' operation ('r.V') [187]  (0 ns)
	'select' operation ('val') [191]  (4.42 ns)

 <State 76>: 6.14ns
The critical path consists of the following:
	'sub' operation ('result.V') [192]  (2.08 ns)
	'select' operation ('result.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [193]  (0.805 ns)
	'store' operation ('store_ln155', guitar_effects.cpp:155) of variable 'result.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59 on array 'delay_buffer', guitar_effects.cpp:47 [194]  (3.25 ns)

 <State 77>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
