-v /home/yonggi/Project_verilog/risc-v-ver.3/core_pkg.sv
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/interface
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/rtl/0.Pipeline
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/rtl/1.IF_Stage
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/rtl/3.EX_Stage
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/rtl/4.MEM_Stage
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/rtl/6.Control_Unit
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/rtl
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/tb/1.IF_Stage
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/tb/2.ID_Stage
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/tb/3.EX_stage
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/tb
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/vivado_sim_project/riscv_simulation.sim/sim_1/behav/xsim
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/interface
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/rtl/0.Pipeline
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/rtl/1.IF_Stage
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/rtl/3.EX_Stage
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/rtl/4.MEM_Stage
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/rtl/6.Control_Unit
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/rtl
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/tb/1.IF_Stage
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/tb/2.ID_Stage
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/tb/3.EX_stage
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/tb
+incdir+/home/yonggi/Project_verilog/risc-v-ver.3/vivado_sim_project/riscv_simulation.sim/sim_1/behav/xsim