

================================================================
== Vitis HLS Report for 'kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols'
================================================================
* Date:           Sat Nov  1 13:22:46 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.711 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       13|       13|  91.000 ns|  91.000 ns|   10|   10|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- write_matrix_rows_write_matrix_cols  |       11|       11|         4|          1|          1|     9|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     78|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|      19|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      19|    141|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln713_1_fu_117_p2           |         +|   0|  0|  13|           4|           1|
    |add_ln713_fu_134_p2             |         +|   0|  0|  10|           2|           1|
    |add_ln715_fu_162_p2             |         +|   0|  0|  10|           2|           1|
    |add_ln717_fu_197_p2             |         +|   0|  0|   7|           4|           4|
    |sub_ln717_fu_188_p2             |         -|   0|  0|   7|           4|           4|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln713_fu_111_p2            |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln715_fu_140_p2            |      icmp|   0|  0|  10|           2|           2|
    |select_ln713_1_fu_154_p3        |    select|   0|  0|   2|           1|           2|
    |select_ln713_fu_146_p3          |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  78|          26|          23|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|    4|          8|
    |c_fu_48                                |   9|          2|    2|          4|
    |indvar_flatten6_fu_56                  |   9|          2|    4|          8|
    |matrixLStrm_blk_n                      |   9|          2|    1|          2|
    |r_fu_52                                |   9|          2|    2|          4|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  63|         14|   15|         30|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |  1|   0|    1|          0|
    |c_fu_48                           |  2|   0|    2|          0|
    |indvar_flatten6_fu_56             |  4|   0|    4|          0|
    |r_fu_52                           |  2|   0|    2|          0|
    |select_ln713_1_reg_248            |  2|   0|    2|          0|
    |select_ln713_reg_243              |  2|   0|    2|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 19|   0|   19|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols|  return value|
|matrixLStrm_din     |  out|   32|     ap_fifo|                                                     matrixLStrm|       pointer|
|matrixLStrm_full_n  |   in|    1|     ap_fifo|                                                     matrixLStrm|       pointer|
|matrixLStrm_write   |  out|    1|     ap_fifo|                                                     matrixLStrm|       pointer|
|L_re_address0       |  out|    4|   ap_memory|                                                            L_re|         array|
|L_re_ce0            |  out|    1|   ap_memory|                                                            L_re|         array|
|L_re_q0             |   in|   16|   ap_memory|                                                            L_re|         array|
|L_im_address0       |  out|    4|   ap_memory|                                                            L_im|         array|
|L_im_ce0            |  out|    1|   ap_memory|                                                            L_im|         array|
|L_im_q0             |   in|   16|   ap_memory|                                                            L_im|         array|
+--------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

