#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fe939005ac0 .scope module, "Shifter" "Shifter" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataIn"
    .port_info 1 /OUTPUT 32 "dataOut"
    .port_info 2 /INPUT 1 "complement"
P_0x7fe937d04090 .param/l "dataWidth" 0 2 2, +C4<00000000000000000000000000100000>;
P_0x7fe937d040d0 .param/l "shiftBit" 0 2 3, +C4<00000000000000000000000000000010>;
L_0x7fe937f63008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe937d043e0_0 .net *"_s10", 0 0, L_0x7fe937f63008;  1 drivers
v0x7fe937d144a0_0 .net *"_s3", 29 0, L_0x7fe937d14800;  1 drivers
v0x7fe937d14540_0 .net *"_s7", 1 0, L_0x7fe937d14a00;  1 drivers
o0x7fe937f32098 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe937d145d0_0 .net "complement", 0 0, o0x7fe937f32098;  0 drivers
o0x7fe937f320c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fe937d14660_0 .net "dataIn", 31 0, o0x7fe937f320c8;  0 drivers
v0x7fe937d14730_0 .net "dataOut", 31 0, L_0x7fe937d148c0;  1 drivers
L_0x7fe937d14800 .part o0x7fe937f320c8, 0, 30;
L_0x7fe937d148c0 .concat8 [ 2 30 0 0], L_0x7fe937d14a00, L_0x7fe937d14800;
L_0x7fe937d14a00 .concat [ 1 1 0 0], o0x7fe937f32098, L_0x7fe937f63008;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "shifter.v";
