{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575525524947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575525524959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 21:58:44 2019 " "Processing started: Wed Dec 04 21:58:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575525524959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525524959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off design_project -c design_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off design_project -c design_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525524959 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575525526456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575525526456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcr_files/vcr_functional_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file vcr_files/vcr_functional_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VCR_Functional_Unit " "Found entity 1: VCR_Functional_Unit" {  } { { "vcr_files/VCR_Functional_Unit.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/VCR_Functional_Unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546034 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vcr_decoder.sv(65) " "Verilog HDL information at vcr_decoder.sv(65): always construct contains both blocking and non-blocking assignments" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575525546043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcr_files/vcr_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file vcr_files/vcr_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vcr_decoder " "Found entity 1: vcr_decoder" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcr_files/signaldecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file vcr_files/signaldecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignalDecoder " "Found entity 1: SignalDecoder" {  } { { "vcr_files/SignalDecoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/SignalDecoder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcr_files/shiftregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file vcr_files/shiftregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "vcr_files/ShiftRegister.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/ShiftRegister.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546065 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ReadState.sv(62) " "Verilog HDL information at ReadState.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "vcr_files/ReadState.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/ReadState.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575525546072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcr_files/readstate.sv 1 1 " "Found 1 design units, including 1 entities, in source file vcr_files/readstate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ReadState " "Found entity 1: ReadState" {  } { { "vcr_files/ReadState.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/ReadState.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcr_files/displaydecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file vcr_files/displaydecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayDecoder " "Found entity 1: DisplayDecoder" {  } { { "vcr_files/DisplayDecoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/DisplayDecoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parsed_clock/parser.sv 1 1 " "Found 1 design units, including 1 entities, in source file parsed_clock/parser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parser " "Found entity 1: parser" {  } { { "parsed_clock/parser.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parsed_clock/enable_flip_flop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file parsed_clock/enable_flip_flop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 enable_flip_flop " "Found entity 1: enable_flip_flop" {  } { { "parsed_clock/enable_flip_flop.bdf" "" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/enable_flip_flop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parsed_clock/delay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file parsed_clock/delay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "parsed_clock/delay.bdf" "" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/delay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parsed_clock/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file parsed_clock/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "parsed_clock/counter.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parsed_clock/comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file parsed_clock/comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "parsed_clock/comparator.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.bdf" "" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/top_level.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l293d_encoder/testbench/sv_blocks/l293d_test_chip.sv 1 1 " "Found 1 design units, including 1 entities, in source file l293d_encoder/testbench/sv_blocks/l293d_test_chip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 L293D_test_chip " "Found entity 1: L293D_test_chip" {  } { { "L293D_encoder/testbench/sv_blocks/L293D_test_chip.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/L293D_encoder/testbench/sv_blocks/L293D_test_chip.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l293d_encoder/testbench/blocks/motor_simple_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file l293d_encoder/testbench/blocks/motor_simple_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 motor_simple_test " "Found entity 1: motor_simple_test" {  } { { "L293D_encoder/testbench/blocks/motor_simple_test.bdf" "" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/L293D_encoder/testbench/blocks/motor_simple_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l293d_encoder/l293d_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file l293d_encoder/l293d_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 L293D_encoder " "Found entity 1: L293D_encoder" {  } { { "L293D_encoder/L293D_encoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/L293D_encoder/L293D_encoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes_decoder/test/sv_blocks/nes_test_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file nes_decoder/test/sv_blocks/nes_test_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nes_test_controller " "Found entity 1: nes_test_controller" {  } { { "nes_decoder/test/sv_blocks/nes_test_controller.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/nes_decoder/test/sv_blocks/nes_test_controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes_decoder/test/blocks/nes_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nes_decoder/test/blocks/nes_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nes_test " "Found entity 1: nes_test" {  } { { "nes_decoder/test/blocks/nes_test.bdf" "" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/nes_decoder/test/blocks/nes_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes_decoder/nes_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file nes_decoder/nes_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nes_decoder " "Found entity 1: nes_decoder" {  } { { "nes_decoder/nes_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/nes_decoder/nes_decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes_to_motor/nes_to_motor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nes_to_motor/nes_to_motor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nes_to_motor " "Found entity 1: nes_to_motor" {  } { { "nes_to_motor/nes_to_motor.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/nes_to_motor/nes_to_motor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parsed_clock/parsed_clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file parsed_clock/parsed_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 parsed_clock " "Found entity 1: parsed_clock" {  } { { "parsed_clock/parsed_clock.bdf" "" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parsed_clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_6/sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_6/sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "seven_seg_6/sevenseg.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/seven_seg_6/sevenseg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_6/seven_seg_6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_6/seven_seg_6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_6 " "Found entity 1: seven_seg_6" {  } { { "seven_seg_6/seven_seg_6.bdf" "" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/seven_seg_6/seven_seg_6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parsed_clock/mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file parsed_clock/mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "parsed_clock/mux4.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/mux4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcr_files/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file vcr_files/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "vcr_files/mux2.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/mux2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575525546251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546251 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575525546496 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "segs5 " "Found inconsistent dimensions for element \"segs5\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/top_level.bdf" { { 672 1376 1552 688 "segs5\[6..0\]" "" } { 408 1168 1263 425 "segs5\[0\]\[6..0\]" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575525546528 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "segs5 " "Converted elements in bus name \"segs5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "segs5\[6..0\] segs56..0 " "Converted element name(s) from \"segs5\[6..0\]\" to \"segs56..0\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/top_level.bdf" { { 672 1376 1552 688 "segs5\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1575525546528 ""}  } { { "top_level.bdf" "" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/top_level.bdf" { { 672 1376 1552 688 "segs5\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1575525546528 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "switch1 " "Pin \"switch1\" not connected" {  } { { "top_level.bdf" "" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/top_level.bdf" { { -64 -272 -256 104 "switch1" "" } { 216 -264 -51 233 "switch1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1575525546534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nes_decoder nes_decoder:wow " "Elaborating entity \"nes_decoder\" for hierarchy \"nes_decoder:wow\"" {  } { { "top_level.bdf" "wow" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/top_level.bdf" { { 296 -152 48 536 "wow" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575525546553 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 nes_decoder.sv(90) " "Verilog HDL assignment warning at nes_decoder.sv(90): truncated value with size 32 to match size of target (4)" {  } { { "nes_decoder/nes_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/nes_decoder/nes_decoder.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575525546565 "|top_level|nes_decoder:wow"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L293D_encoder L293D_encoder:asd " "Elaborating entity \"L293D_encoder\" for hierarchy \"L293D_encoder:asd\"" {  } { { "top_level.bdf" "asd" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/top_level.bdf" { { 536 768 952 680 "asd" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575525546620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nes_to_motor nes_to_motor:dsa " "Elaborating entity \"nes_to_motor\" for hierarchy \"nes_to_motor:dsa\"" {  } { { "top_level.bdf" "dsa" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/top_level.bdf" { { 536 560 752 648 "dsa" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575525546632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_6 seven_seg_6:inst4 " "Elaborating entity \"seven_seg_6\" for hierarchy \"seven_seg_6:inst4\"" {  } { { "top_level.bdf" "inst4" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/top_level.bdf" { { 304 992 1168 464 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575525546750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg seven_seg_6:inst4\|sevenseg:inst " "Elaborating entity \"sevenseg\" for hierarchy \"seven_seg_6:inst4\|sevenseg:inst\"" {  } { { "seven_seg_6/seven_seg_6.bdf" "inst" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/seven_seg_6/seven_seg_6.bdf" { { 88 320 520 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575525546762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parsed_clock parsed_clock:inst5 " "Elaborating entity \"parsed_clock\" for hierarchy \"parsed_clock:inst5\"" {  } { { "top_level.bdf" "inst5" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/top_level.bdf" { { 304 680 976 464 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575525546792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parser parsed_clock:inst5\|parser:inst3 " "Elaborating entity \"parser\" for hierarchy \"parsed_clock:inst5\|parser:inst3\"" {  } { { "parsed_clock/parsed_clock.bdf" "inst3" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parsed_clock.bdf" { { 464 664 952 640 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575525546806 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 parser.sv(17) " "Verilog HDL assignment warning at parser.sv(17): truncated value with size 32 to match size of target (30)" {  } { { "parsed_clock/parser.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parser.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575525546806 "|top_level|parsed_clock:inst5|parser:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 parser.sv(19) " "Verilog HDL assignment warning at parser.sv(19): truncated value with size 32 to match size of target (6)" {  } { { "parsed_clock/parser.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parser.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575525546807 "|top_level|parsed_clock:inst5|parser:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(20) " "Verilog HDL assignment warning at parser.sv(20): truncated value with size 32 to match size of target (4)" {  } { { "parsed_clock/parser.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parser.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575525546807 "|top_level|parsed_clock:inst5|parser:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(21) " "Verilog HDL assignment warning at parser.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "parsed_clock/parser.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parser.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575525546807 "|top_level|parsed_clock:inst5|parser:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 parser.sv(23) " "Verilog HDL assignment warning at parser.sv(23): truncated value with size 32 to match size of target (6)" {  } { { "parsed_clock/parser.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parser.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575525546807 "|top_level|parsed_clock:inst5|parser:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(24) " "Verilog HDL assignment warning at parser.sv(24): truncated value with size 32 to match size of target (4)" {  } { { "parsed_clock/parser.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parser.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575525546807 "|top_level|parsed_clock:inst5|parser:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(25) " "Verilog HDL assignment warning at parser.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "parsed_clock/parser.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parser.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575525546807 "|top_level|parsed_clock:inst5|parser:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 parser.sv(27) " "Verilog HDL assignment warning at parser.sv(27): truncated value with size 32 to match size of target (5)" {  } { { "parsed_clock/parser.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parser.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575525546808 "|top_level|parsed_clock:inst5|parser:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(28) " "Verilog HDL assignment warning at parser.sv(28): truncated value with size 32 to match size of target (4)" {  } { { "parsed_clock/parser.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parser.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575525546808 "|top_level|parsed_clock:inst5|parser:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(29) " "Verilog HDL assignment warning at parser.sv(29): truncated value with size 32 to match size of target (4)" {  } { { "parsed_clock/parser.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parser.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575525546808 "|top_level|parsed_clock:inst5|parser:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter parsed_clock:inst5\|counter:inst " "Elaborating entity \"counter\" for hierarchy \"parsed_clock:inst5\|counter:inst\"" {  } { { "parsed_clock/parsed_clock.bdf" "inst" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parsed_clock.bdf" { { 264 936 1096 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575525546820 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 counter.sv(8) " "Verilog HDL assignment warning at counter.sv(8): truncated value with size 32 to match size of target (30)" {  } { { "parsed_clock/counter.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/counter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575525546821 "|top_level|parsed_clock:inst5|counter:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay parsed_clock:inst5\|delay:inst6 " "Elaborating entity \"delay\" for hierarchy \"parsed_clock:inst5\|delay:inst6\"" {  } { { "parsed_clock/parsed_clock.bdf" "inst6" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parsed_clock.bdf" { { 264 592 800 392 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575525546832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 parsed_clock:inst5\|delay:inst6\|mux4:inst " "Elaborating entity \"mux4\" for hierarchy \"parsed_clock:inst5\|delay:inst6\|mux4:inst\"" {  } { { "parsed_clock/delay.bdf" "inst" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/delay.bdf" { { 336 1552 1832 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575525546847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enable_flip_flop parsed_clock:inst5\|enable_flip_flop:inst7 " "Elaborating entity \"enable_flip_flop\" for hierarchy \"parsed_clock:inst5\|enable_flip_flop:inst7\"" {  } { { "parsed_clock/parsed_clock.bdf" "inst7" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parsed_clock.bdf" { { 120 344 536 216 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575525546860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator parsed_clock:inst5\|comparator:inst1 " "Elaborating entity \"comparator\" for hierarchy \"parsed_clock:inst5\|comparator:inst1\"" {  } { { "parsed_clock/parsed_clock.bdf" "inst1" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/parsed_clock/parsed_clock.bdf" { { 432 424 584 608 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575525546872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst3 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst3\"" {  } { { "top_level.bdf" "inst3" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/top_level.bdf" { { 152 160 440 232 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575525546887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayDecoder DisplayDecoder:inst " "Elaborating entity \"DisplayDecoder\" for hierarchy \"DisplayDecoder:inst\"" {  } { { "top_level.bdf" "inst" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/top_level.bdf" { { 152 1000 1200 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575525546901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vcr_decoder vcr_decoder:inst2 " "Elaborating entity \"vcr_decoder\" for hierarchy \"vcr_decoder:inst2\"" {  } { { "top_level.bdf" "inst2" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/top_level.bdf" { { 152 792 984 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575525546915 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "controlLength vcr_decoder.sv(15) " "Verilog HDL or VHDL warning at vcr_decoder.sv(15): object \"controlLength\" assigned a value but never read" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575525546915 "|top_level|vcr_decoder:inst2"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "vcr_decoder.sv(48) " "Verilog HDL Conditional Statement error at vcr_decoder.sv(48): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 48 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575525546918 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vcr_decoder.sv(49) " "Verilog HDL assignment warning at vcr_decoder.sv(49): truncated value with size 32 to match size of target (9)" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575525546918 "|top_level|vcr_decoder:inst2"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "vcr_decoder.sv(54) " "Verilog HDL Conditional Statement error at vcr_decoder.sv(54): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 54 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575525546918 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "init vcr_decoder.sv(65) " "Verilog HDL Always Construct warning at vcr_decoder.sv(65): inferring latch(es) for variable \"init\", which holds its previous value in one or more paths through the always construct" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575525546920 "|top_level|vcr_decoder:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outputReady vcr_decoder.sv(65) " "Verilog HDL Always Construct warning at vcr_decoder.sv(65): inferring latch(es) for variable \"outputReady\", which holds its previous value in one or more paths through the always construct" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575525546920 "|top_level|vcr_decoder:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readyToRead vcr_decoder.sv(65) " "Verilog HDL Always Construct warning at vcr_decoder.sv(65): inferring latch(es) for variable \"readyToRead\", which holds its previous value in one or more paths through the always construct" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575525546920 "|top_level|vcr_decoder:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate vcr_decoder.sv(65) " "Verilog HDL Always Construct warning at vcr_decoder.sv(65): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575525546920 "|top_level|vcr_decoder:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readControl vcr_decoder.sv(65) " "Verilog HDL Always Construct warning at vcr_decoder.sv(65): inferring latch(es) for variable \"readControl\", which holds its previous value in one or more paths through the always construct" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575525546921 "|top_level|vcr_decoder:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outputting vcr_decoder.sv(65) " "Verilog HDL Always Construct warning at vcr_decoder.sv(65): inferring latch(es) for variable \"outputting\", which holds its previous value in one or more paths through the always construct" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575525546921 "|top_level|vcr_decoder:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vcr_out vcr_decoder.sv(65) " "Verilog HDL Always Construct warning at vcr_decoder.sv(65): inferring latch(es) for variable \"vcr_out\", which holds its previous value in one or more paths through the always construct" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575525546921 "|top_level|vcr_decoder:inst2"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "vcr_decoder.sv(65) " "SystemVerilog RTL Coding error at vcr_decoder.sv(65): always_comb construct does not infer purely combinational logic." {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1575525546921 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vcr_out\[0\] vcr_decoder.sv(65) " "Inferred latch for \"vcr_out\[0\]\" at vcr_decoder.sv(65)" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546922 "|top_level|vcr_decoder:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vcr_out\[1\] vcr_decoder.sv(65) " "Inferred latch for \"vcr_out\[1\]\" at vcr_decoder.sv(65)" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546922 "|top_level|vcr_decoder:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vcr_out\[2\] vcr_decoder.sv(65) " "Inferred latch for \"vcr_out\[2\]\" at vcr_decoder.sv(65)" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546922 "|top_level|vcr_decoder:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vcr_out\[3\] vcr_decoder.sv(65) " "Inferred latch for \"vcr_out\[3\]\" at vcr_decoder.sv(65)" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546922 "|top_level|vcr_decoder:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputting vcr_decoder.sv(65) " "Inferred latch for \"outputting\" at vcr_decoder.sv(65)" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546922 "|top_level|vcr_decoder:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readControl vcr_decoder.sv(65) " "Inferred latch for \"readControl\" at vcr_decoder.sv(65)" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546923 "|top_level|vcr_decoder:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.PUSH vcr_decoder.sv(65) " "Inferred latch for \"nextstate.PUSH\" at vcr_decoder.sv(65)" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546923 "|top_level|vcr_decoder:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.READ vcr_decoder.sv(65) " "Inferred latch for \"nextstate.READ\" at vcr_decoder.sv(65)" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546923 "|top_level|vcr_decoder:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.C2 vcr_decoder.sv(65) " "Inferred latch for \"nextstate.C2\" at vcr_decoder.sv(65)" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546923 "|top_level|vcr_decoder:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.C1 vcr_decoder.sv(65) " "Inferred latch for \"nextstate.C1\" at vcr_decoder.sv(65)" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546923 "|top_level|vcr_decoder:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.IDLE vcr_decoder.sv(65) " "Inferred latch for \"nextstate.IDLE\" at vcr_decoder.sv(65)" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546923 "|top_level|vcr_decoder:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readyToRead vcr_decoder.sv(65) " "Inferred latch for \"readyToRead\" at vcr_decoder.sv(65)" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546923 "|top_level|vcr_decoder:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputReady vcr_decoder.sv(65) " "Inferred latch for \"outputReady\" at vcr_decoder.sv(65)" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546924 "|top_level|vcr_decoder:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init vcr_decoder.sv(65) " "Inferred latch for \"init\" at vcr_decoder.sv(65)" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546924 "|top_level|vcr_decoder:inst2"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "outputReady vcr_decoder.sv(33) " "Can't resolve multiple constant drivers for net \"outputReady\" at vcr_decoder.sv(33)" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546925 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "vcr_decoder.sv(65) " "Constant driver at vcr_decoder.sv(65)" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546925 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "vcr_decoder:inst2 " "Can't elaborate user hierarchy \"vcr_decoder:inst2\"" {  } { { "top_level.bdf" "inst2" { Schematic "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/top_level.bdf" { { 152 792 984 232 "inst2" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575525546926 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/com/Documents/GitHub/fpga-design-project/quartus/output_files/design_project.map.smsg " "Generated suppressed messages file C:/Users/com/Documents/GitHub/fpga-design-project/quartus/output_files/design_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525546989 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575525547092 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 04 21:59:07 2019 " "Processing ended: Wed Dec 04 21:59:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575525547092 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575525547092 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575525547092 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575525547092 ""}
