


module decoder(
		input logic clk, 
		input logic rstn,
		input logic[3:0] address,
		output logic [7:0] read_data,
		input logic dot,
		input logic dash,
		input logic space
		);




endmodule 