<title>Synthesis Messages</title><table width=100%>
<tr><td align=LEFT cellspacing=0 cellpadding=0><b>Synthesis Messages</b></td><td><b>Thu Nov 1 08:48:39 2012</b></td></tr></table><hr><br><table border cellspacing='0' cellpadding='0'><tr bgcolor='#DDDDDD'><td> </td><td>Synthesis Messages - Errors, Warnings, and Infos</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:790 - "/home/john/Documents/sparcProcessorMonocycle/instructionMemory.vhd" line 68: Index value(s) does not match array range, simulation mismatch.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:1781 - Signal &lt;instructions&gt; is used but never assigned. Tied to default value.</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:3044 - The ROM &lt;Mrom__varindex0000&gt; will be implemented as a read-only BLOCK RAM, absorbing the register: &lt;outInstruction&gt;.</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:3225 - The RAM &lt;Mrom__varindex0000&gt; will be implemented as BLOCK RAM</td><td>New</td></tr></table>