#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Sep  9 23:37:05 2025
# Process ID         : 243494
# Current directory  : /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.runs/impl_1
# Command line       : vivado -log top_blinky.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_blinky.tcl -notrace
# Log file           : /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.runs/impl_1/top_blinky.vdi
# Journal file       : /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.runs/impl_1/vivado.jou
# Running On         : f4bjh-minipc
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 7 5700U with Radeon Graphics
# CPU Frequency      : 3122.412 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 33021 MB
# Swap memory        : 2147 MB
# Total Virtual      : 35169 MB
# Available Virtual  : 26021 MB
#-----------------------------------------------------------
source top_blinky.tcl -notrace
Command: link_design -top top_blinky -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_clk'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1490.520 ; gain = 0.000 ; free physical = 4002 ; free virtual = 24410
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk/inst'
Finished Parsing XDC File [/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk/inst'
Parsing XDC File [/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2079.941 ; gain = 493.891 ; free physical = 3467 ; free virtual = 23876
Finished Parsing XDC File [/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk/inst'
Parsing XDC File [/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.srcs/constrs_1/new/cmod_a7.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'sys_clk' completely overrides clock 'clk_pin', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 83.333 -name sys_clk -waveform {0.000 41.666} [get_ports clk_pin], [/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.srcs/constrs_1/new/cmod_a7.xdc:4]
Previous: create_clock -period 83.333 [get_ports clk_pin], [/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:53]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.srcs/constrs_1/new/cmod_a7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2082.910 ; gain = 0.000 ; free physical = 3467 ; free virtual = 23876
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2082.910 ; gain = 703.836 ; free physical = 3467 ; free virtual = 23876
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2094.785 ; gain = 11.875 ; free physical = 3452 ; free virtual = 23860

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 14a0a06e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2104.691 ; gain = 9.906 ; free physical = 3452 ; free virtual = 23860

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 14a0a06e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2439.676 ; gain = 0.000 ; free physical = 3121 ; free virtual = 23533

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 14a0a06e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2439.676 ; gain = 0.000 ; free physical = 3121 ; free virtual = 23533
Phase 1 Initialization | Checksum: 14a0a06e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2439.676 ; gain = 0.000 ; free physical = 3121 ; free virtual = 23533

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 14a0a06e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2439.676 ; gain = 0.000 ; free physical = 3121 ; free virtual = 23533

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 14a0a06e2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2439.676 ; gain = 0.000 ; free physical = 3121 ; free virtual = 23533
Phase 2 Timer Update And Timing Data Collection | Checksum: 14a0a06e2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2439.676 ; gain = 0.000 ; free physical = 3121 ; free virtual = 23533

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 14a0a06e2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2439.676 ; gain = 0.000 ; free physical = 3121 ; free virtual = 23533
Retarget | Checksum: 14a0a06e2
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 14a0a06e2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2439.676 ; gain = 0.000 ; free physical = 3121 ; free virtual = 23533
Constant propagation | Checksum: 14a0a06e2
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.676 ; gain = 0.000 ; free physical = 3121 ; free virtual = 23533
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.676 ; gain = 0.000 ; free physical = 3121 ; free virtual = 23533
Phase 5 Sweep | Checksum: 1fb48b58a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2439.676 ; gain = 0.000 ; free physical = 3121 ; free virtual = 23533
Sweep | Checksum: 1fb48b58a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 6 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1fb48b58a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2471.691 ; gain = 32.016 ; free physical = 3121 ; free virtual = 23533
BUFG optimization | Checksum: 1fb48b58a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1fb48b58a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2471.691 ; gain = 32.016 ; free physical = 3121 ; free virtual = 23533
Shift Register Optimization | Checksum: 1fb48b58a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1fb48b58a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2471.691 ; gain = 32.016 ; free physical = 3121 ; free virtual = 23533
Post Processing Netlist | Checksum: 1fb48b58a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2090b81c0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2471.691 ; gain = 32.016 ; free physical = 3121 ; free virtual = 23533

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2471.691 ; gain = 0.000 ; free physical = 3121 ; free virtual = 23533
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2090b81c0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2471.691 ; gain = 32.016 ; free physical = 3121 ; free virtual = 23533
Phase 9 Finalization | Checksum: 2090b81c0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2471.691 ; gain = 32.016 ; free physical = 3121 ; free virtual = 23533
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               6  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2090b81c0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2471.691 ; gain = 32.016 ; free physical = 3121 ; free virtual = 23533

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2090b81c0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2471.691 ; gain = 0.000 ; free physical = 3121 ; free virtual = 23533

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2090b81c0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2471.691 ; gain = 0.000 ; free physical = 3121 ; free virtual = 23533

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2471.691 ; gain = 0.000 ; free physical = 3121 ; free virtual = 23533
Ending Netlist Obfuscation Task | Checksum: 2090b81c0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2471.691 ; gain = 0.000 ; free physical = 3121 ; free virtual = 23533
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file top_blinky_drc_opted.rpt -pb top_blinky_drc_opted.pb -rpx top_blinky_drc_opted.rpx
Command: report_drc -file top_blinky_drc_opted.rpt -pb top_blinky_drc_opted.pb -rpx top_blinky_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.runs/impl_1/top_blinky_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.410 ; gain = 0.000 ; free physical = 3116 ; free virtual = 23527
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.410 ; gain = 0.000 ; free physical = 3116 ; free virtual = 23527
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.410 ; gain = 0.000 ; free physical = 3116 ; free virtual = 23527
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2503.410 ; gain = 0.000 ; free physical = 3116 ; free virtual = 23527
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.410 ; gain = 0.000 ; free physical = 3116 ; free virtual = 23527
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2503.410 ; gain = 0.000 ; free physical = 3116 ; free virtual = 23528
Write Physdb Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2503.410 ; gain = 0.000 ; free physical = 3116 ; free virtual = 23528
INFO: [Common 17-1381] The checkpoint '/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.runs/impl_1/top_blinky_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2530.391 ; gain = 0.000 ; free physical = 3110 ; free virtual = 23522
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ba128a0e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2530.391 ; gain = 0.000 ; free physical = 3110 ; free virtual = 23522
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2530.391 ; gain = 0.000 ; free physical = 3110 ; free virtual = 23522

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ba128a0e

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2562.406 ; gain = 32.016 ; free physical = 3107 ; free virtual = 23516

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 297b6ff44

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2594.422 ; gain = 64.031 ; free physical = 3107 ; free virtual = 23516

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 297b6ff44

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2594.422 ; gain = 64.031 ; free physical = 3107 ; free virtual = 23516
Phase 1 Placer Initialization | Checksum: 297b6ff44

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2594.422 ; gain = 64.031 ; free physical = 3107 ; free virtual = 23517

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.422 ; gain = 0.000 ; free physical = 3107 ; free virtual = 23517

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2594.422 ; gain = 64.031 ; free physical = 3107 ; free virtual = 23517
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 1ba128a0e

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2594.422 ; gain = 64.031 ; free physical = 3107 ; free virtual = 23517
50 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_blinky_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2594.422 ; gain = 0.000 ; free physical = 3092 ; free virtual = 23501
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_blinky_utilization_placed.rpt -pb top_blinky_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file top_blinky_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2594.422 ; gain = 0.000 ; free physical = 3103 ; free virtual = 23512
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.422 ; gain = 0.000 ; free physical = 3103 ; free virtual = 23512
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.422 ; gain = 0.000 ; free physical = 3103 ; free virtual = 23512
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.422 ; gain = 0.000 ; free physical = 3103 ; free virtual = 23512
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2594.422 ; gain = 0.000 ; free physical = 3102 ; free virtual = 23512
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.422 ; gain = 0.000 ; free physical = 3102 ; free virtual = 23512
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.422 ; gain = 0.000 ; free physical = 3103 ; free virtual = 23513
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2594.422 ; gain = 0.000 ; free physical = 3103 ; free virtual = 23513
INFO: [Common 17-1381] The checkpoint '/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.runs/impl_1/top_blinky_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
WARNING: [Vivado_Tcl 4-1385] Design is not legally routed. Skipping post-route optimization
INFO: [Vivado_Tcl 4-1850] phys_opt_design is skipped because design is not fully routed, please run report_route_status to get more information.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.422 ; gain = 0.000 ; free physical = 3102 ; free virtual = 23512
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.422 ; gain = 0.000 ; free physical = 3102 ; free virtual = 23512
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.422 ; gain = 0.000 ; free physical = 3102 ; free virtual = 23512
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2594.422 ; gain = 0.000 ; free physical = 3102 ; free virtual = 23512
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.422 ; gain = 0.000 ; free physical = 3102 ; free virtual = 23512
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2594.422 ; gain = 0.000 ; free physical = 3102 ; free virtual = 23512
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2594.422 ; gain = 0.000 ; free physical = 3102 ; free virtual = 23512
INFO: [Common 17-1381] The checkpoint '/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.runs/impl_1/top_blinky_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c6bb65a8 ConstDB: 0 ShapeSum: 52d5c80f RouteDB: a0815c57
INFO: [Timing 38-35] Done setting XDC timing constraints.
Post Restoration Checksum: NetGraph: 9b4feffa | NumContArr: ce6dda5a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2ef0fbf8e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2653.180 ; gain = 58.758 ; free physical = 2978 ; free virtual = 23388

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2ef0fbf8e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2653.180 ; gain = 58.758 ; free physical = 2978 ; free virtual = 23388

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2ef0fbf8e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2653.180 ; gain = 58.758 ; free physical = 2978 ; free virtual = 23388
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2a41c0849

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2671.180 ; gain = 76.758 ; free physical = 2962 ; free virtual = 23372

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2a41c0849

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2671.180 ; gain = 76.758 ; free physical = 2962 ; free virtual = 23372

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2a41c0849

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2671.180 ; gain = 76.758 ; free physical = 2962 ; free virtual = 23372

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
 Number of Nodes with overlaps = 0
Phase 4.1 Initial Net Routing Pass | Checksum: 2a41c0849

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2671.180 ; gain = 76.758 ; free physical = 2962 ; free virtual = 23372
Phase 4 Initial Routing | Checksum: 2a41c0849

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2671.180 ; gain = 76.758 ; free physical = 2962 ; free virtual = 23372

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
Phase 5.1 Global Iteration 0 | Checksum: 2a41c0849

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2671.180 ; gain = 76.758 ; free physical = 2962 ; free virtual = 23372
Phase 5 Rip-up And Reroute | Checksum: 2a41c0849

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2671.180 ; gain = 76.758 ; free physical = 2962 ; free virtual = 23372

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2a41c0849

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2671.180 ; gain = 76.758 ; free physical = 2962 ; free virtual = 23372

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2a41c0849

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2671.180 ; gain = 76.758 ; free physical = 2962 ; free virtual = 23372
Phase 6 Delay and Skew Optimization | Checksum: 2a41c0849

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2671.180 ; gain = 76.758 ; free physical = 2962 ; free virtual = 23372

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 2a41c0849

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2671.180 ; gain = 76.758 ; free physical = 2962 ; free virtual = 23372
Phase 7 Post Hold Fix | Checksum: 2a41c0849

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2671.180 ; gain = 76.758 ; free physical = 2962 ; free virtual = 23372

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2a41c0849

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2671.180 ; gain = 76.758 ; free physical = 2962 ; free virtual = 23372

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2a41c0849

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2671.180 ; gain = 76.758 ; free physical = 2962 ; free virtual = 23372

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2a41c0849

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2671.180 ; gain = 76.758 ; free physical = 2962 ; free virtual = 23372

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2a41c0849

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2671.180 ; gain = 76.758 ; free physical = 2962 ; free virtual = 23372

Phase 12 Post Router Timing
Phase 12 Post Router Timing | Checksum: 2a41c0849

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2671.180 ; gain = 76.758 ; free physical = 2962 ; free virtual = 23372
Total Elapsed time in route_design: 13.46 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1def5b7cc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2671.180 ; gain = 76.758 ; free physical = 2962 ; free virtual = 23372
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1def5b7cc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2671.180 ; gain = 76.758 ; free physical = 2962 ; free virtual = 23372

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2671.180 ; gain = 76.758 ; free physical = 2962 ; free virtual = 23372
INFO: [Vivado 12-24828] Executing command : report_drc -file top_blinky_drc_routed.rpt -pb top_blinky_drc_routed.pb -rpx top_blinky_drc_routed.rpx
Command: report_drc -file top_blinky_drc_routed.rpt -pb top_blinky_drc_routed.pb -rpx top_blinky_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.runs/impl_1/top_blinky_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_blinky_methodology_drc_routed.rpt -pb top_blinky_methodology_drc_routed.pb -rpx top_blinky_methodology_drc_routed.rpx
Command: report_methodology -file top_blinky_methodology_drc_routed.rpt -pb top_blinky_methodology_drc_routed.pb -rpx top_blinky_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.runs/impl_1/top_blinky_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_blinky_timing_summary_routed.rpt -pb top_blinky_timing_summary_routed.pb -rpx top_blinky_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_blinky_route_status.rpt -pb top_blinky_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_blinky_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_blinky_bus_skew_routed.rpt -pb top_blinky_bus_skew_routed.pb -rpx top_blinky_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_blinky_power_routed.rpt -pb top_blinky_power_summary_routed.pb -rpx top_blinky_power_routed.rpx
Command: report_power -file top_blinky_power_routed.rpt -pb top_blinky_power_summary_routed.pb -rpx top_blinky_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
87 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_blinky_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.449 ; gain = 0.000 ; free physical = 2968 ; free virtual = 23379
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.449 ; gain = 0.000 ; free physical = 2968 ; free virtual = 23379
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.449 ; gain = 0.000 ; free physical = 2968 ; free virtual = 23379
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2742.449 ; gain = 0.000 ; free physical = 2968 ; free virtual = 23379
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.449 ; gain = 0.000 ; free physical = 2968 ; free virtual = 23379
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2742.449 ; gain = 0.000 ; free physical = 2968 ; free virtual = 23379
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2742.449 ; gain = 0.000 ; free physical = 2968 ; free virtual = 23379
INFO: [Common 17-1381] The checkpoint '/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.runs/impl_1/top_blinky_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Sep  9 23:37:37 2025...
