// Seed: 557743595
module module_0 ();
  assign id_1 = 1;
  supply0 id_2 = 1;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    output wor id_2,
    input supply1 id_3,
    output supply1 id_4,
    input tri id_5,
    input logic id_6
);
  wire id_8, id_9;
  logic id_10 = id_6;
  module_0();
  assign id_2 = 'b0;
  final begin
    id_10 <= 1 - 1;
  end
  wire  id_11;
  uwire id_12 = id_12;
  assign id_1  = id_3 ^ id_12;
  assign id_10 = 1'b0;
endmodule
