// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VSocLite.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "VSocLite___024root.h"

VL_ATTR_COLD void VSocLite___024root___initial__TOP__0(VSocLite___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root___initial__TOP__0\n"); );
    // Init
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_0;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_1;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_2;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_3;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_4;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_5;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_6;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_7;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_8;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_9;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_10;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_11;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_12;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_13;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_14;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_15;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_16;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_17;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_18;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_19;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_20;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_21;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_22;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_23;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_24;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_25;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_26;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_27;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_28;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_29;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_30;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_31;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_32;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_33;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_34;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_35;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_36;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_37;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_38;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_39;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_40;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_41;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_42;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_43;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_44;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_45;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_46;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_47;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_48;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_49;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_50;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_51;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_52;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_53;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_54;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_55;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_56;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_57;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_58;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_59;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_60;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_61;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_62;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_63;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_64;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_65;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_66;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_67;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_68;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_69;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_70;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_71;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT___RAND_72;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___RAND_0;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___RAND_1;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___RAND_2;
    IData/*31:0*/ SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___RAND_3;
    IData/*31:0*/ SocLite__DOT__axi_ram__DOT___RAND_0;
    IData/*31:0*/ SocLite__DOT__axi_ram__DOT___RAND_1;
    IData/*31:0*/ SocLite__DOT__axi_ram__DOT___RAND_2;
    IData/*31:0*/ SocLite__DOT__axi_ram__DOT___RAND_3;
    IData/*31:0*/ SocLite__DOT__axi_ram__DOT___RAND_4;
    QData/*63:0*/ SocLite__DOT__axi_ram__DOT___RAND_5;
    IData/*31:0*/ SocLite__DOT__axi_ram__DOT___RAND_6;
    IData/*31:0*/ SocLite__DOT__axi_ram__DOT___RAND_7;
    IData/*31:0*/ SocLite__DOT__axi_ram__DOT___RAND_8;
    IData/*31:0*/ SocLite__DOT__axi_ram__DOT___RAND_9;
    IData/*31:0*/ SocLite__DOT__axi_ram__DOT___RAND_10;
    IData/*31:0*/ SocLite__DOT__axi_ram__DOT___RAND_11;
    IData/*31:0*/ SocLite__DOT__axi_ram__DOT___RAND_12;
    IData/*31:0*/ SocLite__DOT__axi_ram__DOT___RAND_13;
    IData/*31:0*/ SocLite__DOT__axi_ram__DOT___RAND_14;
    // Body
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword = 0U;
    while (VL_GTS_III(32, 0x100U, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword)) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem[(0xffU 
                                                                                & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword)] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword 
            = ((IData)(1U) + vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword);
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword = 0U;
    while (VL_GTS_III(32, 0x100U, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword)) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem[(0xffU 
                                                                                & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword)] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword 
            = ((IData)(1U) + vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword);
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg = 0ULL;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword = 0U;
    while (VL_GTS_III(32, 0x100U, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword)) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__mem[(0xffU 
                                                                                & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword)] = 0ULL;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword 
            = ((IData)(1U) + vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword);
    }
    SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___RAND_0 
        = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ram[0U] 
        = (3U & SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___RAND_0);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ram[1U] 
        = (3U & SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___RAND_0);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__initvar = 2U;
    SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___RAND_1 
        = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__enq_ptr_value 
        = (1U & SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___RAND_1);
    SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___RAND_2 
        = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__deq_ptr_value 
        = (1U & SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___RAND_2);
    SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___RAND_3 
        = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__maybe_full 
        = (1U & SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___RAND_3);
    SocLite__DOT__axi4xbar__DOT___RAND_0 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__idle_2 = (1U 
                                                   & SocLite__DOT__axi4xbar__DOT___RAND_0);
    SocLite__DOT__axi4xbar__DOT___RAND_1 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__readys_mask 
        = (3U & SocLite__DOT__axi4xbar__DOT___RAND_1);
    SocLite__DOT__axi4xbar__DOT___RAND_2 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__state_2_0 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_2);
    SocLite__DOT__axi4xbar__DOT___RAND_3 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__state_2_1 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_3);
    SocLite__DOT__axi4xbar__DOT___RAND_4 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__idle_3 = (1U 
                                                   & SocLite__DOT__axi4xbar__DOT___RAND_4);
    SocLite__DOT__axi4xbar__DOT___RAND_5 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__readys_mask_1 
        = (3U & SocLite__DOT__axi4xbar__DOT___RAND_5);
    SocLite__DOT__axi4xbar__DOT___RAND_6 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__state_3_0 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_6);
    SocLite__DOT__axi4xbar__DOT___RAND_7 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__state_3_1 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_7);
    SocLite__DOT__axi4xbar__DOT___RAND_8 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_15_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_8);
    SocLite__DOT__axi4xbar__DOT___RAND_9 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_15_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_9);
    SocLite__DOT__axi4xbar__DOT___RAND_10 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_14_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_10);
    SocLite__DOT__axi4xbar__DOT___RAND_11 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_14_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_11);
    SocLite__DOT__axi4xbar__DOT___RAND_12 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_13_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_12);
    SocLite__DOT__axi4xbar__DOT___RAND_13 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_13_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_13);
    SocLite__DOT__axi4xbar__DOT___RAND_14 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_12_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_14);
    SocLite__DOT__axi4xbar__DOT___RAND_15 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_12_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_15);
    SocLite__DOT__axi4xbar__DOT___RAND_16 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_11_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_16);
    SocLite__DOT__axi4xbar__DOT___RAND_17 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_11_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_17);
    SocLite__DOT__axi4xbar__DOT___RAND_18 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_10_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_18);
    SocLite__DOT__axi4xbar__DOT___RAND_19 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_10_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_19);
    SocLite__DOT__axi4xbar__DOT___RAND_20 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_9_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_20);
    SocLite__DOT__axi4xbar__DOT___RAND_21 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_9_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_21);
    SocLite__DOT__axi4xbar__DOT___RAND_22 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_8_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_22);
    SocLite__DOT__axi4xbar__DOT___RAND_23 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_8_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_23);
    SocLite__DOT__axi4xbar__DOT___RAND_24 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_7_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_24);
    SocLite__DOT__axi4xbar__DOT___RAND_25 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_7_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_25);
    SocLite__DOT__axi4xbar__DOT___RAND_26 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_6_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_26);
    SocLite__DOT__axi4xbar__DOT___RAND_27 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_6_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_27);
    SocLite__DOT__axi4xbar__DOT___RAND_28 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_5_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_28);
    SocLite__DOT__axi4xbar__DOT___RAND_29 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_5_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_29);
    SocLite__DOT__axi4xbar__DOT___RAND_30 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_4_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_30);
    SocLite__DOT__axi4xbar__DOT___RAND_31 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_4_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_31);
    SocLite__DOT__axi4xbar__DOT___RAND_32 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_3_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_32);
    SocLite__DOT__axi4xbar__DOT___RAND_33 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_3_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_33);
    SocLite__DOT__axi4xbar__DOT___RAND_34 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_2_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_34);
    SocLite__DOT__axi4xbar__DOT___RAND_35 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_2_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_35);
    SocLite__DOT__axi4xbar__DOT___RAND_36 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_1_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_36);
    SocLite__DOT__axi4xbar__DOT___RAND_37 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_1_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_37);
    SocLite__DOT__axi4xbar__DOT___RAND_38 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_0_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_38);
    SocLite__DOT__axi4xbar__DOT___RAND_39 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_0_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_39);
    SocLite__DOT__axi4xbar__DOT___RAND_40 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__latched = 
        (1U & SocLite__DOT__axi4xbar__DOT___RAND_40);
    SocLite__DOT__axi4xbar__DOT___RAND_41 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_15_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_41);
    SocLite__DOT__axi4xbar__DOT___RAND_42 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_15_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_42);
    SocLite__DOT__axi4xbar__DOT___RAND_43 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_14_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_43);
    SocLite__DOT__axi4xbar__DOT___RAND_44 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_14_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_44);
    SocLite__DOT__axi4xbar__DOT___RAND_45 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_13_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_45);
    SocLite__DOT__axi4xbar__DOT___RAND_46 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_13_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_46);
    SocLite__DOT__axi4xbar__DOT___RAND_47 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_12_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_47);
    SocLite__DOT__axi4xbar__DOT___RAND_48 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_12_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_48);
    SocLite__DOT__axi4xbar__DOT___RAND_49 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_11_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_49);
    SocLite__DOT__axi4xbar__DOT___RAND_50 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_11_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_50);
    SocLite__DOT__axi4xbar__DOT___RAND_51 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_10_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_51);
    SocLite__DOT__axi4xbar__DOT___RAND_52 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_10_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_52);
    SocLite__DOT__axi4xbar__DOT___RAND_53 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_9_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_53);
    SocLite__DOT__axi4xbar__DOT___RAND_54 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_9_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_54);
    SocLite__DOT__axi4xbar__DOT___RAND_55 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_8_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_55);
    SocLite__DOT__axi4xbar__DOT___RAND_56 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_8_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_56);
    SocLite__DOT__axi4xbar__DOT___RAND_57 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_7_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_57);
    SocLite__DOT__axi4xbar__DOT___RAND_58 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_7_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_58);
    SocLite__DOT__axi4xbar__DOT___RAND_59 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_6_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_59);
    SocLite__DOT__axi4xbar__DOT___RAND_60 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_6_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_60);
    SocLite__DOT__axi4xbar__DOT___RAND_61 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_5_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_61);
    SocLite__DOT__axi4xbar__DOT___RAND_62 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_5_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_62);
    SocLite__DOT__axi4xbar__DOT___RAND_63 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_4_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_63);
    SocLite__DOT__axi4xbar__DOT___RAND_64 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_4_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_64);
    SocLite__DOT__axi4xbar__DOT___RAND_65 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_3_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_65);
    SocLite__DOT__axi4xbar__DOT___RAND_66 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_3_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_66);
    SocLite__DOT__axi4xbar__DOT___RAND_67 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_2_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_67);
    SocLite__DOT__axi4xbar__DOT___RAND_68 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_2_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_68);
    SocLite__DOT__axi4xbar__DOT___RAND_69 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_1_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_69);
    SocLite__DOT__axi4xbar__DOT___RAND_70 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_1_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_70);
    SocLite__DOT__axi4xbar__DOT___RAND_71 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_0_count 
        = (7U & SocLite__DOT__axi4xbar__DOT___RAND_71);
    SocLite__DOT__axi4xbar__DOT___RAND_72 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_0_last 
        = (1U & SocLite__DOT__axi4xbar__DOT___RAND_72);
    SocLite__DOT__axi_ram__DOT___RAND_0 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi_ram__DOT__value = (0xffU 
                                                 & SocLite__DOT__axi_ram__DOT___RAND_0);
    SocLite__DOT__axi_ram__DOT___RAND_1 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi_ram__DOT__value_1 = (0xffU 
                                                   & SocLite__DOT__axi_ram__DOT___RAND_1);
    SocLite__DOT__axi_ram__DOT___RAND_2 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi_ram__DOT__r_busy = (1U 
                                                  & SocLite__DOT__axi_ram__DOT___RAND_2);
    SocLite__DOT__axi_ram__DOT___RAND_3 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi_ram__DOT__r = (0xffU 
                                             & SocLite__DOT__axi_ram__DOT___RAND_3);
    SocLite__DOT__axi_ram__DOT___RAND_4 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi_ram__DOT__r_1 = (3U & SocLite__DOT__axi_ram__DOT___RAND_4);
    SocLite__DOT__axi_ram__DOT___RAND_5 = (((QData)((IData)(
                                                            VL_RANDOM_I())) 
                                            << 0x20U) 
                                           | (QData)((IData)(
                                                             VL_RANDOM_I())));
    vlSelf->SocLite__DOT__axi_ram__DOT__raddr_r = (0x7fffffffffULL 
                                                   & SocLite__DOT__axi_ram__DOT___RAND_5);
    SocLite__DOT__axi_ram__DOT___RAND_6 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi_ram__DOT__ren_REG = (1U 
                                                   & SocLite__DOT__axi_ram__DOT___RAND_6);
    SocLite__DOT__axi_ram__DOT___RAND_7 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi_ram__DOT__bundleIn_0_r_valid_r 
        = (1U & SocLite__DOT__axi_ram__DOT___RAND_7);
    SocLite__DOT__axi_ram__DOT___RAND_8 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi_ram__DOT__value_2 = (0xffU 
                                                   & SocLite__DOT__axi_ram__DOT___RAND_8);
    SocLite__DOT__axi_ram__DOT___RAND_9 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi_ram__DOT__w_busy = (1U 
                                                  & SocLite__DOT__axi_ram__DOT___RAND_9);
    SocLite__DOT__axi_ram__DOT___RAND_10 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi_ram__DOT__waddr_r = SocLite__DOT__axi_ram__DOT___RAND_10;
    SocLite__DOT__axi_ram__DOT___RAND_11 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi_ram__DOT__bundleIn_0_b_valid_r 
        = (1U & SocLite__DOT__axi_ram__DOT___RAND_11);
    SocLite__DOT__axi_ram__DOT___RAND_12 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi_ram__DOT__bundleIn_0_b_bits_id_r 
        = (0xfU & SocLite__DOT__axi_ram__DOT___RAND_12);
    SocLite__DOT__axi_ram__DOT___RAND_13 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi_ram__DOT__bundleIn_0_r_bits_id_r 
        = (0xfU & SocLite__DOT__axi_ram__DOT___RAND_13);
    SocLite__DOT__axi_ram__DOT___RAND_14 = VL_RANDOM_I();
    vlSelf->SocLite__DOT__axi_ram__DOT__bundleIn_0_r_bits_data_r 
        = SocLite__DOT__axi_ram__DOT___RAND_14;
}

VL_ATTR_COLD void VSocLite___024root___settle__TOP__1(VSocLite___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root___settle__TOP__1\n"); );
    // Init
    VlWide<6>/*191:0*/ __Vtemp_h3c209093__0;
    VlWide<6>/*191:0*/ __Vtemp_h5329c517__0;
    VlWide<6>/*191:0*/ __Vtemp_hf9f20257__0;
    VlWide<7>/*223:0*/ __Vtemp_he75d125b__0;
    VlWide<7>/*223:0*/ __Vtemp_hbcdb2365__0;
    VlWide<3>/*95:0*/ __Vtemp_h8037b7b2__0;
    VlWide<4>/*127:0*/ __Vtemp_hdf26fee5__0;
    VlWide<4>/*127:0*/ __Vtemp_h8ebc800c__0;
    // Body
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mtlo 
        = (1U & (((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d) 
                    & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__func_d 
                               >> 0x13U))) & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_d) 
                  & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rd_d) 
                 & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__sa_d));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgeiu 
        = (1U & ((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                          >> 1U)) & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_d 
                                     >> 9U)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tltiu 
        = (1U & ((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                          >> 1U)) & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_d 
                                     >> 0xbU)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_teqi 
        = (1U & ((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                          >> 1U)) & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_d 
                                     >> 0xcU)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgei 
        = (1U & ((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                          >> 1U)) & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_d 
                                     >> 8U)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlti 
        = (1U & ((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                          >> 1U)) & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_d 
                                     >> 0xaU)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tnei 
        = (1U & ((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                          >> 1U)) & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_d 
                                     >> 0xeU)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgez 
        = (1U & ((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                          >> 1U)) & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_d 
                                     >> 1U)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgtz 
        = (1U & ((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                          >> 7U)) & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_d));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_blez 
        = (1U & ((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                          >> 6U)) & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_d));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltz 
        = (1U & ((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                          >> 1U)) & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_d));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jr 
        = (1U & (((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d) 
                    & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__func_d 
                               >> 8U))) & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_d) 
                  & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rd_d) 
                 & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__sa_d));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgezal 
        = (1U & ((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                          >> 1U)) & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_d 
                                     >> 0x11U)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltzal 
        = (1U & ((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                          >> 1U)) & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_d 
                                     >> 0x10U)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jalr 
        = (1U & ((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d) 
                   & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__func_d 
                              >> 9U))) & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_d) 
                 & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__sa_d));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__load_op 
        = (IData)((0ULL != (0x7f00000000ULL & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_lui 
        = (1U & ((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                          >> 0xfU)) & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rs_d));
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__empty 
        = ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ptr_match) 
           & (~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__maybe_full)));
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__full 
        = ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ptr_match) 
           & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__maybe_full));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata_sel[0U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata
        [0U][(3U & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_offset) 
                    >> 2U))];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata_sel[1U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata
        [1U][(3U & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_offset) 
                    >> 2U))];
    if ((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_CacheInst_type))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[0U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [(1U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag)]
            [0U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[1U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [(1U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag)]
            [1U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[2U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [(1U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag)]
            [2U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[3U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [(1U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag)]
            [3U];
    } else if ((7U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_CacheInst_type))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[0U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [(1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))]
            [0U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[1U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [(1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))]
            [1U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[2U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [(1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))]
            [2U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[3U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [(1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))]
            [3U];
    } else {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[0U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index]]
            [0U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[1U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index]]
            [1U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[2U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index]]
            [2U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[3U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index]]
            [3U];
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata_sel[0U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
        [0U][(3U & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_offset) 
                    >> 2U))];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata_sel[1U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
        [1U][(3U & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_offset) 
                    >> 2U))];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_nextstate 
        = ((4U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state))
            ? ((2U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state))
                ? 0U : ((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state))
                         ? 0U : ((6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state))
                                  ? 5U : 4U))) : ((2U 
                                                   & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state))
                                                    ? 
                                                   ((0U 
                                                     == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state))
                                                     ? 4U
                                                     : 3U)
                                                    : 
                                                   ((7U 
                                                     == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))
                                                     ? 3U
                                                     : 2U))
                                                   : 
                                                  ((1U 
                                                    & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state))
                                                    ? 
                                                   ((0U 
                                                     == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))
                                                     ? 2U
                                                     : 1U)
                                                    : 
                                                   (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_isUncache) 
                                                     | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_is_DCacheInst))
                                                     ? 0U
                                                     : 
                                                    (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_valid) 
                                                      & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_cache_hit)))
                                                      ? 
                                                     ((1U 
                                                       & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_rbit) 
                                                          >> 
                                                          vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru
                                                          [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index]))
                                                       ? 1U
                                                       : 3U)
                                                      : 0U)))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_valid 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_valid) 
           & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_ready_go));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_flush 
        = (1U & ((0x10000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U])
                  ? ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                      >> 0xdU) & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_BPU_right)))
                  : (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_br_taken)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__madd_result 
        = ((((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__HI)) 
             << 0x20U) | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__LO))) 
           + vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__mult_result);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__msub_result 
        = ((((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__HI)) 
             << 0x20U) | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__LO))) 
           - vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__mult_result);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__Overflow_ex 
        = (1U & ((IData)((0U != (6U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U])))
                  ? ((((~ (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1 
                           >> 0x1fU)) & (~ (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2 
                                            >> 0x1fU))) 
                      & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__adder_result 
                         >> 0x1fU)) | (((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1 
                                         & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2) 
                                        >> 0x1fU) & 
                                       (~ (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__adder_result 
                                           >> 0x1fU))))
                  : (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                     & ((((~ (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1 
                              >> 0x1fU)) & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2 
                                            >> 0x1fU)) 
                         & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__adder_result 
                            >> 0x1fU)) | (((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1 
                                            >> 0x1fU) 
                                           & (~ (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2 
                                                 >> 0x1fU))) 
                                          & (~ (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__adder_result 
                                                >> 0x1fU)))))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__temp_alu_result 
        = ((IData)((0U != (0x30000000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U])))
            ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__adder_result
            : ((0x40000000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U])
                ? VL_LTS_III(32, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2)
                : ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                    >> 0x1fU) ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1 
                                 < vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2)
                    : ((1U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])
                        ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1 
                           & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2)
                        : ((2U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])
                            ? (~ vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__or_result)
                            : ((4U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])
                                ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__or_result
                                : ((8U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])
                                    ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1 
                                       ^ vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2)
                                    : ((0x80U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])
                                        ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2 
                                           << 0x10U)
                                        : ((0x10U & 
                                            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])
                                            ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2 
                                               << (0x1fU 
                                                   & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1))
                                            : ((0x20U 
                                                & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])
                                                ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2 
                                                   >> 
                                                   (0x1fU 
                                                    & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1))
                                                : (
                                                   (0x40U 
                                                    & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])
                                                    ? 
                                                   VL_SHIFTRS_III(32,32,5, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2, 
                                                                  (0x1fU 
                                                                   & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1))
                                                    : 
                                                   ((0x1000U 
                                                     & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])
                                                     ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__HI
                                                     : 
                                                    ((0x2000U 
                                                      & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])
                                                      ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__LO
                                                      : 
                                                     ((IData)(
                                                              (0U 
                                                               != 
                                                               (0x30000U 
                                                                & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])))
                                                       ? 
                                                      ((0x20000U 
                                                        & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])
                                                        ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__U_cloclz_cnt__DOT__clz_out
                                                        : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__U_cloclz_cnt__DOT__clo_out)
                                                       : 
                                                      ((0x400000U 
                                                        & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])
                                                        ? (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__mult_result)
                                                        : 
                                                       ((0x800000U 
                                                         & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])
                                                         ? 
                                                        ((0U 
                                                          != vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1)
                                                          ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2
                                                          : 0U)
                                                         : 
                                                        ((0x1000000U 
                                                          & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])
                                                          ? 
                                                         ((0U 
                                                           == vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1)
                                                           ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2
                                                           : 0U)
                                                          : 0U)))))))))))))))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_ready_go 
        = (1U & ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[3U] 
                  >> 0x14U) | (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_busy))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_final_result 
        = ((0x80000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U])
            ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__CP0_data
            : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U]);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype 
        = (0x1fU & ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                     >> 0x1fU) ? ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                                   << 6U) | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                                             >> 0x1aU))
                     : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__has_int)
                         ? 0U : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB_ex)
                                  ? (((7U < (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                                             >> 0x1cU)) 
                                      & (0xcU > (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                                                 >> 0x1cU)))
                                      ? 0x1fU : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_Hit)
                                                  ? 
                                                 ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_found)
                                                   ? 
                                                  ((0x1000U 
                                                    & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U])
                                                    ? 
                                                   ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_v1)
                                                     ? 
                                                    ((1U 
                                                      & ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_d1)) 
                                                         & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                                            >> 0xaU)))
                                                      ? 8U
                                                      : 0x1fU)
                                                     : 
                                                    ((0x20U 
                                                      & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                                      ? 5U
                                                      : 
                                                     ((0x400U 
                                                       & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                                       ? 7U
                                                       : 0x1fU)))
                                                    : 
                                                   ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_v0)
                                                     ? 
                                                    ((1U 
                                                      & ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_d0)) 
                                                         & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                                            >> 0xaU)))
                                                      ? 8U
                                                      : 0x1fU)
                                                     : 
                                                    ((0x20U 
                                                      & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                                      ? 5U
                                                      : 
                                                     ((0x400U 
                                                       & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                                       ? 7U
                                                       : 0x1fU))))
                                                   : 
                                                  ((0x20U 
                                                    & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                                    ? 4U
                                                    : 
                                                   ((0x400U 
                                                     & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                                     ? 6U
                                                     : 0x1fU)))
                                                  : 0x1fU))
                                  : 0x1fU))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex 
        = (((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
             >> 0x1fU) | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB_ex)) 
           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__has_int));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__alu_op 
        = ((0x1e1fffffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__alu_op) 
           | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_msub) 
               << 0x18U) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_maddu) 
                             << 0x17U) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_madd) 
                                           << 0x16U) 
                                          | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_clz) 
                                             << 0x15U)))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__alu_op 
        = ((0x1ffffffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__alu_op) 
           | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_movz) 
               << 0x1cU) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_movn) 
                             << 0x1bU) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mul) 
                                           << 0x1aU) 
                                          | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_msubu) 
                                             << 0x19U)))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__alu_op 
        = ((0x1fffff8fU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__alu_op) 
           | ((0x40U & (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_or) 
                         | (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                    >> 0xdU))) << 6U)) 
              | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_nor) 
                  << 5U) | (0x10U & (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_and) 
                                      | (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                 >> 0xcU))) 
                                     << 4U)))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__alu_op 
        = ((0x1ffe1fffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__alu_op) 
           | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mfhi) 
               << 0x10U) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_multu) 
                             << 0xfU) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mult) 
                                          << 0xeU) 
                                         | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_divu) 
                                            << 0xdU)))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__alu_op 
        = ((0x1ffffff1U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__alu_op) 
           | ((8U & (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sltu) 
                      | (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                 >> 0xbU))) << 3U)) 
              | ((4U & (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_slt) 
                         | (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                    >> 0xaU))) << 2U)) 
                 | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_subu) 
                     | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sub)) 
                    << 1U))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src1_is_sa 
        = (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sll) 
            | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_srl)) 
           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sra));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__alu_op 
        = ((0x1ffffc7fU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__alu_op) 
           | ((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_srl) 
                | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_srlv)) 
               << 9U) | ((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sll) 
                           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sllv)) 
                          << 8U) | (0x80U & (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_xor) 
                                              | (IData)(
                                                        (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                         >> 0xeU))) 
                                             << 7U)))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__alu_op 
        = ((0x1fe1ffffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__alu_op) 
           | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_clo) 
               << 0x14U) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mtlo) 
                             << 0x13U) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mthi) 
                                           << 0x12U) 
                                          | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mflo) 
                                             << 0x11U)))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__imm_sign_ext 
        = (1U & (IData)((((((0ULL != (0xcf7f00000f00ULL 
                                      & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d)) 
                            | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgei)) 
                           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlti)) 
                          | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_teqi)) 
                         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tnei))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__gr_we 
        = (IData)((((((((((((((((((((((((((0ULL == 
                                           (0x8cf0000000034ULL 
                                            & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d)) 
                                          & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jr))) 
                                         & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgez))) 
                                        & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgtz))) 
                                       & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_blez))) 
                                      & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltz))) 
                                     & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mthi))) 
                                    & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mtlo))) 
                                   & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mtc0))) 
                                  & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_eret))) 
                                 & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_syscall))) 
                                & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_teq))) 
                               & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_teqi))) 
                              & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tge))) 
                             & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgei))) 
                            & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgeu))) 
                           & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgeiu))) 
                          & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlt))) 
                         & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlti))) 
                        & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tltu))) 
                       & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tltiu))) 
                      & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tne))) 
                     & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tnei))) 
                    & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sync))) 
                   & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_wait))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src1_is_pc 
        = (1U & ((((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                            >> 3U)) | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgezal)) 
                  | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltzal)) 
                 | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jalr)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src2_is_8 
        = (1U & ((((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                            >> 3U)) | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgezal)) 
                  | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltzal)) 
                 | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jalr)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__alu_op 
        = ((0x1ffffffeU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__alu_op) 
           | ((((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_addu) 
                  | (0ULL != (0xcf7f00000308ULL & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d))) 
                 | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_add)) 
                | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgezal)) 
               | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltzal)) 
              | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jalr)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__is_branch 
        = (1U & (IData)((((((((((0ULL != (0x3cULL & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d)) 
                                | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgez)) 
                               | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgtz)) 
                              | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_blez)) 
                             | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltz)) 
                            | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgezal)) 
                           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltzal)) 
                          | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jr)) 
                         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jalr))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__imm_zero_ext 
        = (IData)(((((0ULL != (0x7000ULL & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d)) 
                     | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_lui)) 
                    | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgeiu)) 
                   | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tltiu)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__alu_op 
        = ((0x1fffe3ffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__alu_op) 
           | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_div) 
               << 0xcU) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_lui) 
                            << 0xbU) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sra) 
                                         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_srav)) 
                                        << 0xaU))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_defined 
        = (((((((((((((((((((((((((((((((((((((((((
                                                   (((((((((((((((((((((((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_addu) 
                                                                           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_subu)) 
                                                                          | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_slt)) 
                                                                         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sltu)) 
                                                                        | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_and)) 
                                                                       | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_or)) 
                                                                      | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_xor)) 
                                                                     | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_nor)) 
                                                                    | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sll)) 
                                                                   | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_srl)) 
                                                                  | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sra)) 
                                                                 | (0ULL 
                                                                    != 
                                                                    (0x8cf7f00007f3cULL 
                                                                     & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d))) 
                                                                | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_lui)) 
                                                               | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jr)) 
                                                              | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_add)) 
                                                             | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sub)) 
                                                            | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sllv)) 
                                                           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_srav)) 
                                                          | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_srlv)) 
                                                         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mult)) 
                                                        | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_multu)) 
                                                       | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_div)) 
                                                      | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_divu)) 
                                                     | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mfhi)) 
                                                    | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mflo)) 
                                                   | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mthi)) 
                                                  | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mtlo)) 
                                                 | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgez)) 
                                                | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgtz)) 
                                               | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_blez)) 
                                              | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltz)) 
                                             | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgezal)) 
                                            | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltzal)) 
                                           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jalr)) 
                                          | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mtc0)) 
                                         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mfc0)) 
                                        | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_eret)) 
                                       | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_syscall)) 
                                      | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_break)) 
                                     | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlbp)) 
                                    | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlbr)) 
                                   | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlbwi)) 
                                  | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlbwr)) 
                                 | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_clo)) 
                                | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_clz)) 
                               | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_madd)) 
                              | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_maddu)) 
                             | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_msub)) 
                            | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_msubu)) 
                           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mul)) 
                          | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_movn)) 
                         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_movz)) 
                        | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_teq)) 
                       | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_teqi)) 
                      | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tge)) 
                     | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgei)) 
                    | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgeiu)) 
                   | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgeu)) 
                  | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlt)) 
                 | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlti)) 
                | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tltiu)) 
               | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tltu)) 
              | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tne)) 
             | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tnei)) 
            | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sync)) 
           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_wait));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_rdata 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid)
            ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata_sel
           [(1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))]
            : 0U);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_write_data 
        = ((0xffffff00U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_write_data) 
           | (0xffU & ((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wstrb))
                        ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wdata
                        : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata_sel
                       [(1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))])));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_write_data 
        = ((0xffff00ffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_write_data) 
           | (0xff00U & (((2U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wstrb))
                           ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wdata 
                              >> 8U) : (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata_sel
                                        [(1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))] 
                                        >> 8U)) << 8U)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_write_data 
        = ((0xff00ffffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_write_data) 
           | (0xff0000U & (((4U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wstrb))
                             ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wdata 
                                >> 0x10U) : (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata_sel
                                             [(1U & 
                                               (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))] 
                                             >> 0x10U)) 
                           << 0x10U)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_write_data 
        = ((0xffffffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_write_data) 
           | (((8U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wstrb))
                ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wdata 
                   >> 0x18U) : (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata_sel
                                [(1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))] 
                                >> 0x18U)) << 0x18U));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
        = ((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state))
            ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_rdata
            : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata_sel
           [(1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))]);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ADEL_ex 
        = ((0U != (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc)) 
           & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_flush)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result 
        = ((0x800000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U])
            ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[1U]
            : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__temp_alu_result);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_allowin 
        = (1U & ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_valid)) 
                 | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_ready_go)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_to_ws_valid 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_valid) 
           & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_ready_go));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_wstrb 
        = ((1U & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex) 
                  | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                     >> 0x18U))) ? 0U : ((0x400U & 
                                          vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                          ? (0xfU & 
                                             (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                              >> 0xbU))
                                          : 0U));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__mtc0_we 
        = (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_valid) 
            & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
               >> 0x14U)) & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__eret_flush 
        = (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_valid) 
            & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
               >> 0x18U)) & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_ready_go 
        = (1U & ((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex) 
                   | (IData)(((0U == (0x720U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])) 
                              & (~ (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[5U] 
                                    >> 0x12U))))) | 
                  ((((IData)((0U != (0x420U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U]))) 
                     | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[5U] 
                        >> 0x12U)) & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_busy))) 
                   & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_Hit))) 
                 | ((IData)((0U != (0x300U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U]))) 
                    & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__TLBInst_flow))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__BPU_valid 
        = (((0x3fffffU & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_rd_data 
                                  >> 0x20U))) == (0x3fffffU 
                                                  & (IData)(
                                                            (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r 
                                                             >> 0x10U)))) 
           | (1U == (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_rdata 
                     >> 0x1bU)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_to_ds_bus[0U] 
        = (IData)((((QData)((IData)(((1U & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_flush) 
                                            | (~ (IData)(
                                                         (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r 
                                                          >> 0x26U)))))
                                      ? 0U : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_rdata))) 
                    << 0x20U) | (QData)((IData)(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_flush)
                                                  ? 
                                                 ((IData)(
                                                          (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r 
                                                           >> 6U)) 
                                                  - (IData)(8U))
                                                  : (IData)(
                                                            (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r 
                                                             >> 6U)))))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_to_ds_bus[1U] 
        = (IData)(((((QData)((IData)(((1U & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_flush) 
                                             | (~ (IData)(
                                                          (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r 
                                                           >> 0x26U)))))
                                       ? 0U : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_rdata))) 
                     << 0x20U) | (QData)((IData)(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_flush)
                                                   ? 
                                                  ((IData)(
                                                           (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r 
                                                            >> 6U)) 
                                                   - (IData)(8U))
                                                   : (IData)(
                                                             (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r 
                                                              >> 6U)))))) 
                   >> 0x20U));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_to_ds_bus[2U] 
        = ((0x40U & (((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r 
                               >> 5U)) & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_flush))) 
                     << 6U)) | ((0x3eU & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r) 
                                          << 1U)) | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__is_branch)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lb 
        = ((0xffffff00U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lb) 
           | (0xffU & ((0U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                        ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata
                        : ((1U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                            ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                               >> 8U) : ((2U == (3U 
                                                 & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                          ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                             >> 0x10U)
                                          : (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                             >> 0x18U))))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lb 
        = ((0xffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lb) 
           | ((- (IData)((1U & ((0U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                 ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                    >> 7U) : ((1U == 
                                               (3U 
                                                & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                               ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                                  >> 0xfU)
                                               : ((2U 
                                                   == 
                                                   (3U 
                                                    & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                                   ? 
                                                  (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                                   >> 0x17U)
                                                   : 
                                                  (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                                   >> 0x1fU))))))) 
              << 8U));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lh 
        = ((0xffff0000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lh) 
           | (0xffffU & ((0U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                          ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata
                          : ((2U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                              ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                 >> 0x10U) : 0U))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lh 
        = ((0xffffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lh) 
           | ((- (IData)((1U & ((0U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                 ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                    >> 0xfU) : ((2U 
                                                 == 
                                                 (3U 
                                                  & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U])) 
                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                                   >> 0x1fU)))))) 
              << 0x10U));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ps_ex 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ADEL_ex) 
           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB_ex));
    if ((0x40000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U])) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wdata 
            = ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[1U] 
                << 0x18U) | ((0xff0000U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[1U] 
                                           << 0x10U)) 
                             | ((0xff00U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[1U] 
                                            << 8U)) 
                                | (0xffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[1U]))));
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wen 
            = ((0U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result))
                ? 1U : ((1U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result))
                         ? 2U : ((2U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result))
                                  ? 4U : 8U)));
    } else if ((0x80000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U])) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wdata 
            = ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[1U] 
                << 0x10U) | (0xffffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[1U]));
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wen 
            = ((0U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result))
                ? 3U : 0xcU);
    } else if ((0x100000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U])) {
        if ((0U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wdata 
                = (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[1U] 
                   >> 0x18U);
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wen = 1U;
        } else if ((1U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wdata 
                = (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[1U] 
                   >> 0x10U);
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wen = 3U;
        } else if ((2U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wdata 
                = (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[1U] 
                   >> 8U);
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wen = 7U;
        } else {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wdata 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[1U];
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wen = 0xfU;
        }
    } else if ((0x200000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U])) {
        if ((0U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wdata 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[1U];
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wen = 0xfU;
        } else if ((1U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wdata 
                = (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[1U] 
                   << 8U);
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wen = 0xeU;
        } else if ((2U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wdata 
                = (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[1U] 
                   << 0x10U);
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wen = 0xcU;
        } else {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wdata 
                = (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[1U] 
                   << 0x18U);
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wen = 8U;
        }
    } else {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wdata 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[1U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wen = 0xfU;
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADES_ex 
        = (1U & (((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                   >> 0x13U) & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result) 
                 | ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                     >> 0xbU) & (0U != (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result)))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADEL_ex 
        = (1U & (((IData)((0U != (0xc000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U]))) 
                  & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result) 
                 | ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                     >> 0xaU) & (0U != (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result)))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid 
        = ((~ (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex) 
                | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                   >> 0x18U)) | (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_Hit)))) 
           & (((((IData)((0U != (0x420U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U]))) 
                 | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[5U] 
                    >> 0x12U)) & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_busy))) 
               & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_allowin)) 
              & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_valid)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__MEM_dest 
        = (0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U] 
                    & (- (IData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_to_ws_valid)))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__flush 
        = (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__eret_flush) 
            | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex)) 
           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_refetch));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_to_ms_valid 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_valid) 
           & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_ready_go));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_allowin 
        = (1U & ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_valid)) 
                 | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_ready_go) 
                    & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_allowin))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_data 
        = ((0x200U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U])
            ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lb
            : ((0x400U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U])
                ? (0xffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lb)
                : ((0x800U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U])
                    ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lh
                    : ((0x1000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U])
                        ? (0xffffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lh)
                        : ((0x2000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U])
                            ? ((0U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                ? ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                    << 0x18U) | (0xffffffU 
                                                 & ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[3U] 
                                                     << 0xdU) 
                                                    | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U] 
                                                       >> 0x13U))))
                                : ((1U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                    ? ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                        << 0x10U) | 
                                       (0xffffU & (
                                                   (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[3U] 
                                                    << 0xdU) 
                                                   | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U] 
                                                      >> 0x13U))))
                                    : ((2U == (3U & 
                                               vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                        ? ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                            << 8U) 
                                           | (0xffU 
                                              & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U] 
                                                 >> 0x13U)))
                                        : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata)))
                            : ((0x4000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U])
                                ? ((0U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                    ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata
                                    : ((1U == (3U & 
                                               vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                        ? ((0xff000000U 
                                            & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[3U] 
                                               << 0xdU)) 
                                           | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                              >> 8U))
                                        : ((2U == (3U 
                                                   & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                            ? ((0xffff0000U 
                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[3U] 
                                                   << 0xdU)) 
                                               | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                                  >> 0x10U))
                                            : ((0xffffff00U 
                                                & ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[3U] 
                                                    << 0xdU) 
                                                   | (0x1f00U 
                                                      & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U] 
                                                         >> 0x13U)))) 
                                               | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                                  >> 0x18U)))))
                                : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata))))));
    __Vtemp_h3c209093__0[3U] = (((IData)((((QData)((IData)(
                                                           (1U 
                                                            & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                               >> 0x1bU)))) 
                                           << 0x3fU) 
                                          | (((QData)((IData)(
                                                              (1U 
                                                               & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                                  >> 0x1aU)))) 
                                              << 0x3eU) 
                                             | (((QData)((IData)(
                                                                 (7U 
                                                                  & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                                     >> 0x17U)))) 
                                                 << 0x3bU) 
                                                | (((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wdata)) 
                                                    << 0x1bU) 
                                                   | (QData)((IData)(
                                                                     (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wen) 
                                                                       << 0x17U) 
                                                                      | ((0x400000U 
                                                                          & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                             << 0x11U)) 
                                                                         | ((0x200000U 
                                                                             & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                            | ((0x100000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                               | ((0x80000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                                | ((0x40000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                                | ((0x20000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                << 8U)) 
                                                                                | ((0x1f000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                >> 6U)) 
                                                                                | ((((((0x800U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__Overflow_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADES_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADEL_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__trap_ex) 
                                                                                << 0xbU)) 
                                                                                | ((0x7c0U 
                                                                                & (((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x1fU)
                                                                                 ? 
                                                                                ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                << 6U) 
                                                                                | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x1aU))
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__trap_ex)
                                                                                 ? 0x10U
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__Overflow_ex)
                                                                                 ? 0xeU
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADES_ex)
                                                                                 ? 0xaU
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADEL_ex)
                                                                                 ? 9U
                                                                                 : 0x1fU))))) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((0x10U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((0xeU 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                >> 6U)) 
                                                                                | (1U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x17U)))))))))))))))))))))) 
                                 << 0x14U) | ((0x80000U 
                                               & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                  >> 3U)) 
                                              | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[1U] 
                                                 >> 0xdU)));
    __Vtemp_h3c209093__0[4U] = (((IData)((((QData)((IData)(
                                                           (1U 
                                                            & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                               >> 0x1bU)))) 
                                           << 0x3fU) 
                                          | (((QData)((IData)(
                                                              (1U 
                                                               & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                                  >> 0x1aU)))) 
                                              << 0x3eU) 
                                             | (((QData)((IData)(
                                                                 (7U 
                                                                  & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                                     >> 0x17U)))) 
                                                 << 0x3bU) 
                                                | (((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wdata)) 
                                                    << 0x1bU) 
                                                   | (QData)((IData)(
                                                                     (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wen) 
                                                                       << 0x17U) 
                                                                      | ((0x400000U 
                                                                          & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                             << 0x11U)) 
                                                                         | ((0x200000U 
                                                                             & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                            | ((0x100000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                               | ((0x80000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                                | ((0x40000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                                | ((0x20000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                << 8U)) 
                                                                                | ((0x1f000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                >> 6U)) 
                                                                                | ((((((0x800U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__Overflow_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADES_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADEL_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__trap_ex) 
                                                                                << 0xbU)) 
                                                                                | ((0x7c0U 
                                                                                & (((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x1fU)
                                                                                 ? 
                                                                                ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                << 6U) 
                                                                                | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x1aU))
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__trap_ex)
                                                                                 ? 0x10U
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__Overflow_ex)
                                                                                 ? 0xeU
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADES_ex)
                                                                                 ? 0xaU
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADEL_ex)
                                                                                 ? 9U
                                                                                 : 0x1fU))))) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((0x10U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((0xeU 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                >> 6U)) 
                                                                                | (1U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x17U)))))))))))))))))))))) 
                                 >> 0xcU) | ((IData)(
                                                     ((((QData)((IData)(
                                                                        (1U 
                                                                         & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                                            >> 0x1bU)))) 
                                                        << 0x3fU) 
                                                       | (((QData)((IData)(
                                                                           (1U 
                                                                            & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                                               >> 0x1aU)))) 
                                                           << 0x3eU) 
                                                          | (((QData)((IData)(
                                                                              (7U 
                                                                               & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                                                >> 0x17U)))) 
                                                              << 0x3bU) 
                                                             | (((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wdata)) 
                                                                 << 0x1bU) 
                                                                | (QData)((IData)(
                                                                                (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wen) 
                                                                                << 0x17U) 
                                                                                | ((0x400000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                << 0x11U)) 
                                                                                | ((0x200000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                                | ((0x100000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                                | ((0x80000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                                | ((0x40000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                                | ((0x20000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                << 8U)) 
                                                                                | ((0x1f000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                >> 6U)) 
                                                                                | ((((((0x800U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__Overflow_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADES_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADEL_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__trap_ex) 
                                                                                << 0xbU)) 
                                                                                | ((0x7c0U 
                                                                                & (((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x1fU)
                                                                                 ? 
                                                                                ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                << 6U) 
                                                                                | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x1aU))
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__trap_ex)
                                                                                 ? 0x10U
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__Overflow_ex)
                                                                                 ? 0xeU
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADES_ex)
                                                                                 ? 0xaU
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADEL_ex)
                                                                                 ? 9U
                                                                                 : 0x1fU))))) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((0x10U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((0xeU 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                >> 6U)) 
                                                                                | (1U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x17U))))))))))))))))))))) 
                                                      >> 0x20U)) 
                                             << 0x14U));
    __Vtemp_h3c209093__0[5U] = ((IData)(((((QData)((IData)(
                                                           (1U 
                                                            & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                               >> 0x1bU)))) 
                                           << 0x3fU) 
                                          | (((QData)((IData)(
                                                              (1U 
                                                               & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                                  >> 0x1aU)))) 
                                              << 0x3eU) 
                                             | (((QData)((IData)(
                                                                 (7U 
                                                                  & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                                     >> 0x17U)))) 
                                                 << 0x3bU) 
                                                | (((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wdata)) 
                                                    << 0x1bU) 
                                                   | (QData)((IData)(
                                                                     (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wen) 
                                                                       << 0x17U) 
                                                                      | ((0x400000U 
                                                                          & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                             << 0x11U)) 
                                                                         | ((0x200000U 
                                                                             & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                            | ((0x100000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                               | ((0x80000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                                | ((0x40000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                                | ((0x20000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                << 8U)) 
                                                                                | ((0x1f000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                >> 6U)) 
                                                                                | ((((((0x800U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__Overflow_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADES_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADEL_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__trap_ex) 
                                                                                << 0xbU)) 
                                                                                | ((0x7c0U 
                                                                                & (((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x1fU)
                                                                                 ? 
                                                                                ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                << 6U) 
                                                                                | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x1aU))
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__trap_ex)
                                                                                 ? 0x10U
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__Overflow_ex)
                                                                                 ? 0xeU
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADES_ex)
                                                                                 ? 0xaU
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADEL_ex)
                                                                                 ? 9U
                                                                                 : 0x1fU))))) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((0x10U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((0xeU 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                >> 6U)) 
                                                                                | (1U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x17U))))))))))))))))))))) 
                                         >> 0x20U)) 
                                >> 0xcU);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_bus[0U] 
        = (IData)((((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result)) 
                    << 0x20U) | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0U]))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_bus[1U] 
        = (IData)(((((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result)) 
                     << 0x20U) | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0U]))) 
                   >> 0x20U));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_bus[2U] 
        = ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[1U] 
            << 0x13U) | ((0x7ff80U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                      >> 3U)) | ((0x40U 
                                                  & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                     >> 3U)) 
                                                 | ((0x20U 
                                                     & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                        >> 1U)) 
                                                    | (0x1fU 
                                                       & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U])))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_bus[3U] 
        = __Vtemp_h3c209093__0[3U];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_bus[4U] 
        = __Vtemp_h3c209093__0[4U];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_bus[5U] 
        = __Vtemp_h3c209093__0[5U];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit_wr 
        = ((5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state)) 
           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__data_read_en 
        = ((5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state)) 
           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_nextstate 
        = ((4U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state))
            ? ((2U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state))
                ? 0U : ((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state))
                         ? 0U : (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid) 
                                  & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__isUncache))
                                  ? ((0x400U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                      ? 2U : 1U) : 0U)))
            : ((2U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state))
                ? ((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state))
                    ? ((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state))
                        ? 4U : 3U) : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__FIFO_full)
                                       ? 2U : 4U)) : 
               ((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state))
                 ? ((((0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state)) 
                      & (0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__fifo_state))) 
                     & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__FIFO_empty))
                     ? 3U : 1U) : ((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid) 
                                     & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__isUncache)) 
                                    & (~ (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[5U] 
                                          >> 0x12U)))
                                    ? ((0x400U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                        ? 2U : 1U) : 0U))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rs_wait 
        = (((0U != (0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                             >> 0x15U))) & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__ds_valid)) 
           & (((((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                           >> 0x15U)) == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest)) 
                | ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                             >> 0x15U)) == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__M1s_dest))) 
               | ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                            >> 0x15U)) == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__MEM_dest))) 
              | ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                           >> 0x15U)) == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__WB_dest))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_wait 
        = ((((~ (IData)((((0ULL != (0x7f08ULL & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d)) 
                          | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__load_op)) 
                         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_lui)))) 
             & (0U != (0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                >> 0x10U)))) & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__ds_valid)) 
           & (((((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                           >> 0x10U)) == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest)) 
                | ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                             >> 0x10U)) == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__M1s_dest))) 
               | ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                            >> 0x10U)) == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__MEM_dest))) 
              | ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                           >> 0x10U)) == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__WB_dest))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_allowin 
        = (1U & ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_valid)) 
                 | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_ready_go) 
                    & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_allowin))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_final_result 
        = ((0x40U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U])
            ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_data
            : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__ds_ready_go 
        = (1U & ((((~ ((((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rs_wait) 
                           & ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                        >> 0x15U)) 
                              == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest))) 
                          & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                             >> 9U)) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rs_wait) 
                                         & ((0x1fU 
                                             & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                >> 0x15U)) 
                                            == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__M1s_dest))) 
                                        & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                           >> 5U))) 
                        | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_wait) 
                            & ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                         >> 0x10U)) 
                               == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__M1s_dest))) 
                           & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                              >> 5U))) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_wait) 
                                           & ((0x1fU 
                                               & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                  >> 0x10U)) 
                                              == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest))) 
                                          & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                             >> 9U)))) 
                   & (~ ((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rs_wait) 
                           & ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                        >> 0x15U)) 
                              == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest))) 
                          | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_wait) 
                             & ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                          >> 0x10U)) 
                                == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest)))) 
                         & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                            >> 0x16U)))) & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_busy))) 
                 & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_busy))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_to_ws_bus[0U] 
        = (IData)((((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_final_result)) 
                    << 0x20U) | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[0U]))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_to_ws_bus[1U] 
        = (IData)(((((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_final_result)) 
                     << 0x20U) | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[0U]))) 
                   >> 0x20U));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_to_ws_bus[2U] 
        = ((0x40U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[3U] 
                     >> 0xdU)) | ((0x20U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U]) 
                                  | (0x1fU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U])));
    __Vtemp_h5329c517__0[0U] = (IData)((((QData)((IData)(
                                                         (1U 
                                                          & (IData)(
                                                                    (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ds_bus 
                                                                     >> 0x23U))))) 
                                         << 0x37U) 
                                        | (((QData)((IData)(
                                                            (1U 
                                                             & (IData)(
                                                                       (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ds_bus 
                                                                        >> 0x20U))))) 
                                            << 0x36U) 
                                           | (((QData)((IData)(
                                                               (3U 
                                                                & (IData)(
                                                                          (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ds_bus 
                                                                           >> 0x21U))))) 
                                               << 0x34U) 
                                              | (((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__is_branch)) 
                                                  << 0x33U) 
                                                 | (((QData)((IData)(
                                                                     ((0x800U 
                                                                       & ((IData)(
                                                                                (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                                >> 4U)) 
                                                                          << 0xbU)) 
                                                                      | ((0x400U 
                                                                          & ((IData)(
                                                                                (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                                >> 5U)) 
                                                                             << 0xaU)) 
                                                                         | ((0x200U 
                                                                             & ((IData)(
                                                                                (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                                >> 3U)) 
                                                                                << 9U)) 
                                                                            | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jr) 
                                                                                << 8U) 
                                                                               | ((0x80U 
                                                                                & ((IData)(
                                                                                (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                                >> 2U)) 
                                                                                << 7U)) 
                                                                                | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jalr) 
                                                                                << 6U) 
                                                                                | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgez) 
                                                                                << 5U) 
                                                                                | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgtz) 
                                                                                << 4U) 
                                                                                | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_blez) 
                                                                                << 3U) 
                                                                                | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltz) 
                                                                                << 2U) 
                                                                                | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgezal) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltzal)))))))))))))) 
                                                     << 0x27U) 
                                                    | (((QData)((IData)(
                                                                        (0x3ffffffU 
                                                                         & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U]))) 
                                                        << 0xdU) 
                                                       | (QData)((IData)(
                                                                         (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlbp) 
                                                                           << 0xcU) 
                                                                          | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlbr) 
                                                                              << 0xbU) 
                                                                             | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlbwi) 
                                                                                << 0xaU) 
                                                                                | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlbwr) 
                                                                                << 9U) 
                                                                                | ((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_add) 
                                                                                << 8U) 
                                                                                | ((0x80U 
                                                                                & ((IData)(
                                                                                (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                                >> 8U)) 
                                                                                << 7U)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sub) 
                                                                                << 6U))) 
                                                                                | ((0x20U 
                                                                                & ((((((0x7fffffe0U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[2U] 
                                                                                >> 1U)) 
                                                                                | ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_defined)) 
                                                                                << 5U)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_syscall) 
                                                                                << 5U)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_break) 
                                                                                << 5U)) 
                                                                                | ((1U 
                                                                                == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__FPU_inst_type)) 
                                                                                << 5U)) 
                                                                                | ((2U 
                                                                                == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__FPU_inst_type)) 
                                                                                << 5U))) 
                                                                                | (0x1fU 
                                                                                & ((0x40U 
                                                                                & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[2U])
                                                                                 ? 
                                                                                ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[2U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[2U] 
                                                                                >> 1U))
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_syscall)
                                                                                 ? 0xbU
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_break)
                                                                                 ? 0xcU
                                                                                 : 
                                                                                ((2U 
                                                                                == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__FPU_inst_type))
                                                                                 ? 0xfU
                                                                                 : 
                                                                                ((1U 
                                                                                & ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_defined)) 
                                                                                | (1U 
                                                                                == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__FPU_inst_type))))
                                                                                 ? 0xdU
                                                                                 : 0x1fU)))))))))))))))))))));
    __Vtemp_h5329c517__0[1U] = (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ds_bus) 
                                 << 0x18U) | (IData)(
                                                     ((((QData)((IData)(
                                                                        (1U 
                                                                         & (IData)(
                                                                                (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ds_bus 
                                                                                >> 0x23U))))) 
                                                        << 0x37U) 
                                                       | (((QData)((IData)(
                                                                           (1U 
                                                                            & (IData)(
                                                                                (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ds_bus 
                                                                                >> 0x20U))))) 
                                                           << 0x36U) 
                                                          | (((QData)((IData)(
                                                                              (3U 
                                                                               & (IData)(
                                                                                (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ds_bus 
                                                                                >> 0x21U))))) 
                                                              << 0x34U) 
                                                             | (((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__is_branch)) 
                                                                 << 0x33U) 
                                                                | (((QData)((IData)(
                                                                                ((0x800U 
                                                                                & ((IData)(
                                                                                (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                                >> 4U)) 
                                                                                << 0xbU)) 
                                                                                | ((0x400U 
                                                                                & ((IData)(
                                                                                (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                                >> 5U)) 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & ((IData)(
                                                                                (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                                >> 3U)) 
                                                                                << 9U)) 
                                                                                | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jr) 
                                                                                << 8U) 
                                                                                | ((0x80U 
                                                                                & ((IData)(
                                                                                (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                                >> 2U)) 
                                                                                << 7U)) 
                                                                                | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jalr) 
                                                                                << 6U) 
                                                                                | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgez) 
                                                                                << 5U) 
                                                                                | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgtz) 
                                                                                << 4U) 
                                                                                | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_blez) 
                                                                                << 3U) 
                                                                                | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltz) 
                                                                                << 2U) 
                                                                                | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgezal) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltzal)))))))))))))) 
                                                                    << 0x27U) 
                                                                   | (((QData)((IData)(
                                                                                (0x3ffffffU 
                                                                                & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U]))) 
                                                                       << 0xdU) 
                                                                      | (QData)((IData)(
                                                                                (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlbp) 
                                                                                << 0xcU) 
                                                                                | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlbr) 
                                                                                << 0xbU) 
                                                                                | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlbwi) 
                                                                                << 0xaU) 
                                                                                | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlbwr) 
                                                                                << 9U) 
                                                                                | ((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_add) 
                                                                                << 8U) 
                                                                                | ((0x80U 
                                                                                & ((IData)(
                                                                                (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                                >> 8U)) 
                                                                                << 7U)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sub) 
                                                                                << 6U))) 
                                                                                | ((0x20U 
                                                                                & ((((((0x7fffffe0U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[2U] 
                                                                                >> 1U)) 
                                                                                | ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_defined)) 
                                                                                << 5U)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_syscall) 
                                                                                << 5U)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_break) 
                                                                                << 5U)) 
                                                                                | ((1U 
                                                                                == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__FPU_inst_type)) 
                                                                                << 5U)) 
                                                                                | ((2U 
                                                                                == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__FPU_inst_type)) 
                                                                                << 5U))) 
                                                                                | (0x1fU 
                                                                                & ((0x40U 
                                                                                & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[2U])
                                                                                 ? 
                                                                                ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[2U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[2U] 
                                                                                >> 1U))
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_syscall)
                                                                                 ? 0xbU
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_break)
                                                                                 ? 0xcU
                                                                                 : 
                                                                                ((2U 
                                                                                == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__FPU_inst_type))
                                                                                 ? 0xfU
                                                                                 : 
                                                                                ((1U 
                                                                                & ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_defined)) 
                                                                                | (1U 
                                                                                == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__FPU_inst_type))))
                                                                                 ? 0xdU
                                                                                 : 0x1fU)))))))))))))))))))) 
                                                      >> 0x20U)));
    __Vtemp_h5329c517__0[4U] = (((IData)((((QData)((IData)(
                                                           (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_to_ds_bus[0U] 
                                                            + 
                                                            (((- (IData)(
                                                                         (1U 
                                                                          & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                             >> 0xfU)))) 
                                                              << 0x12U) 
                                                             | (0x3fffcU 
                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                   << 2U)))))) 
                                           << 0x20U) 
                                          | (QData)((IData)(
                                                            ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src1_is_sa)
                                                              ? 
                                                             (0x1fU 
                                                              & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                 >> 6U))
                                                              : 
                                                             ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src1_is_pc)
                                                               ? 
                                                              vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[0U]
                                                               : 0U)))))) 
                                 >> 8U) | ((IData)(
                                                   ((((QData)((IData)(
                                                                      (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_to_ds_bus[0U] 
                                                                       + 
                                                                       (((- (IData)(
                                                                                (1U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                                >> 0xfU)))) 
                                                                         << 0x12U) 
                                                                        | (0x3fffcU 
                                                                           & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                              << 2U)))))) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src1_is_sa)
                                                                         ? 
                                                                        (0x1fU 
                                                                         & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                            >> 6U))
                                                                         : 
                                                                        ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src1_is_pc)
                                                                          ? 
                                                                         vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[0U]
                                                                          : 0U))))) 
                                                    >> 0x20U)) 
                                           << 0x18U));
    __Vtemp_hf9f20257__0[5U] = ((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jr) 
                                  | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jalr)) 
                                 << 0x19U) | (((IData)(
                                                       (((((((0ULL 
                                                              != 
                                                              (0x30ULL 
                                                               & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d)) 
                                                             | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgez)) 
                                                            | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgtz)) 
                                                           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_blez)) 
                                                          | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltz)) 
                                                         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgezal)) 
                                                        | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltzal))) 
                                               << 0x18U) 
                                              | ((IData)(
                                                         ((((QData)((IData)(
                                                                            (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_to_ds_bus[0U] 
                                                                             + 
                                                                             (((- (IData)(
                                                                                (1U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                                >> 0xfU)))) 
                                                                               << 0x12U) 
                                                                              | (0x3fffcU 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                                << 2U)))))) 
                                                            << 0x20U) 
                                                           | (QData)((IData)(
                                                                             ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src1_is_sa)
                                                                               ? 
                                                                              (0x1fU 
                                                                               & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                                >> 6U))
                                                                               : 
                                                                              ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src1_is_pc)
                                                                                ? 
                                                                               vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[0U]
                                                                                : 0U))))) 
                                                          >> 0x20U)) 
                                                 >> 8U)));
    __Vtemp_he75d125b__0[3U] = ((1U & (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__imm_zero_ext)
                                         ? (0xffffU 
                                            & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U])
                                         : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__imm_sign_ext)
                                             ? (((- (IData)(
                                                            (1U 
                                                             & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                >> 0xfU)))) 
                                                 << 0x10U) 
                                                | (0xffffU 
                                                   & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U]))
                                             : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src2_is_8)
                                                 ? 8U
                                                 : 0U))) 
                                       >> 7U)) | ((0x1fffffeU 
                                                   & (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__imm_zero_ext)
                                                        ? 
                                                       (0xffffU 
                                                        & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U])
                                                        : 
                                                       ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__imm_sign_ext)
                                                         ? 
                                                        (((- (IData)(
                                                                     (1U 
                                                                      & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                         >> 0xfU)))) 
                                                          << 0x10U) 
                                                         | (0xffffU 
                                                            & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U]))
                                                         : 
                                                        ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src2_is_8)
                                                          ? 8U
                                                          : 0U))) 
                                                      >> 7U)) 
                                                  | ((IData)(
                                                             (((QData)((IData)(
                                                                               (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_to_ds_bus[0U] 
                                                                                + 
                                                                                (((- (IData)(
                                                                                (1U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                                >> 0xfU)))) 
                                                                                << 0x12U) 
                                                                                | (0x3fffcU 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                                << 2U)))))) 
                                                               << 0x20U) 
                                                              | (QData)((IData)(
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src1_is_sa)
                                                                                 ? 
                                                                                (0x1fU 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                                >> 6U))
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src1_is_pc)
                                                                                 ? 
                                                                                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[0U]
                                                                                 : 0U)))))) 
                                                     << 0x19U)));
    __Vtemp_he75d125b__0[4U] = ((1U & ((IData)((((QData)((IData)(
                                                                 (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_to_ds_bus[0U] 
                                                                  + 
                                                                  (((- (IData)(
                                                                               (1U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                                >> 0xfU)))) 
                                                                    << 0x12U) 
                                                                   | (0x3fffcU 
                                                                      & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                         << 2U)))))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src1_is_sa)
                                                                    ? 
                                                                   (0x1fU 
                                                                    & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                       >> 6U))
                                                                    : 
                                                                   ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src1_is_pc)
                                                                     ? 
                                                                    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[0U]
                                                                     : 0U)))))) 
                                       >> 7U)) | (__Vtemp_h5329c517__0[4U] 
                                                  << 1U));
    __Vtemp_hbcdb2365__0[6U] = (((((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__CacheInst_type)) 
                                   | (2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__CacheInst_type))) 
                                  | (3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__CacheInst_type))) 
                                 << 2U) | ((((((4U 
                                                == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__CacheInst_type)) 
                                               | (5U 
                                                  == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__CacheInst_type))) 
                                              | (6U 
                                                 == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__CacheInst_type))) 
                                             | (7U 
                                                == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__CacheInst_type))) 
                                            << 1U) 
                                           | ((1U & 
                                               ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__CacheInst_type) 
                                                >> 2U)) 
                                              | ((1U 
                                                  & ((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_teq) 
                                                       | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_teqi))
                                                       ? 6U
                                                       : 
                                                      (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tge) 
                                                        | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgei))
                                                        ? 1U
                                                        : 
                                                       (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgeu) 
                                                         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgeiu))
                                                         ? 2U
                                                         : 
                                                        (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlt) 
                                                          | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlti))
                                                          ? 3U
                                                          : 
                                                         (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tltu) 
                                                           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tltiu))
                                                           ? 5U
                                                           : 
                                                          (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tne) 
                                                            | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tnei))
                                                            ? 4U
                                                            : 0U)))))) 
                                                     >> 5U)) 
                                                 | (__Vtemp_hf9f20257__0[5U] 
                                                    >> 0x1fU)))));
    __Vtemp_h8037b7b2__0[1U] = (IData)((((QData)((IData)(
                                                         ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rs_wait)
                                                           ? 
                                                          (((0x1fU 
                                                             & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                >> 0x15U)) 
                                                            == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest))
                                                            ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result
                                                            : 
                                                           (((0x1fU 
                                                              & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                 >> 0x15U)) 
                                                             == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__M1s_dest))
                                                             ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_final_result
                                                             : 
                                                            (((0x1fU 
                                                               & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                  >> 0x15U)) 
                                                              == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__MEM_dest))
                                                              ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_final_result
                                                              : 
                                                             vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[1U])))
                                                           : 
                                                          ((0U 
                                                            == 
                                                            (0x1fU 
                                                             & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                >> 0x15U)))
                                                            ? 0U
                                                            : 
                                                           vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf
                                                           [
                                                           (0x1fU 
                                                            & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                               >> 0x15U))])))) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_wait)
                                                            ? 
                                                           (((0x1fU 
                                                              & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                 >> 0x10U)) 
                                                             == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest))
                                                             ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result
                                                             : 
                                                            (((0x1fU 
                                                               & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                  >> 0x10U)) 
                                                              == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__M1s_dest))
                                                              ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_final_result
                                                              : 
                                                             (((0x1fU 
                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                   >> 0x10U)) 
                                                               == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__MEM_dest))
                                                               ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_final_result
                                                               : 
                                                              vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[1U])))
                                                            : 
                                                           ((0U 
                                                             == 
                                                             (0x1fU 
                                                              & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                 >> 0x10U)))
                                                             ? 0U
                                                             : 
                                                            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf
                                                            [
                                                            (0x1fU 
                                                             & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                >> 0x10U))]))))));
    __Vtemp_h8037b7b2__0[2U] = (IData)(((((QData)((IData)(
                                                          ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rs_wait)
                                                            ? 
                                                           (((0x1fU 
                                                              & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                 >> 0x15U)) 
                                                             == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest))
                                                             ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result
                                                             : 
                                                            (((0x1fU 
                                                               & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                  >> 0x15U)) 
                                                              == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__M1s_dest))
                                                              ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_final_result
                                                              : 
                                                             (((0x1fU 
                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                   >> 0x15U)) 
                                                               == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__MEM_dest))
                                                               ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_final_result
                                                               : 
                                                              vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[1U])))
                                                            : 
                                                           ((0U 
                                                             == 
                                                             (0x1fU 
                                                              & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                 >> 0x15U)))
                                                             ? 0U
                                                             : 
                                                            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf
                                                            [
                                                            (0x1fU 
                                                             & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                >> 0x15U))])))) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_wait)
                                                             ? 
                                                            (((0x1fU 
                                                               & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                  >> 0x10U)) 
                                                              == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest))
                                                              ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result
                                                              : 
                                                             (((0x1fU 
                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                   >> 0x10U)) 
                                                               == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__M1s_dest))
                                                               ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_final_result
                                                               : 
                                                              (((0x1fU 
                                                                 & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                    >> 0x10U)) 
                                                                == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__MEM_dest))
                                                                ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_final_result
                                                                : 
                                                               vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[1U])))
                                                             : 
                                                            ((0U 
                                                              == 
                                                              (0x1fU 
                                                               & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                  >> 0x10U)))
                                                              ? 0U
                                                              : 
                                                             vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf
                                                             [
                                                             (0x1fU 
                                                              & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                 >> 0x10U))]))))) 
                                        >> 0x20U));
    __Vtemp_hdf26fee5__0[3U] = ((1U & (((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                 >> 3U)) 
                                        | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgezal)) 
                                       | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltzal)))
                                 ? 0x1fU : (0x1fU & 
                                            ((IData)(
                                                     (((0ULL 
                                                        != 
                                                        (0x7f00007f00ULL 
                                                         & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d)) 
                                                       | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_lui)) 
                                                      | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mfc0)))
                                              ? ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                  << 0x10U) 
                                                 | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                    >> 0x10U))
                                              : ((IData)(
                                                         ((((((((((0ULL 
                                                                   != 
                                                                   (0x8cf0000000034ULL 
                                                                    & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d)) 
                                                                  | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jr)) 
                                                                 | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgez)) 
                                                                | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgtz)) 
                                                               | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_blez)) 
                                                              | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltz)) 
                                                             | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_syscall)) 
                                                            | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_eret)) 
                                                           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sync)) 
                                                          | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_wait)))
                                                  ? 0U
                                                  : 
                                                 ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                   << 0x15U) 
                                                  | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                     >> 0xbU))))));
    __Vtemp_h8ebc800c__0[3U] = ((0xfffffc00U & ((0x200000U 
                                                 & ((IData)(
                                                            (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                             >> 0x2eU)) 
                                                    << 0x15U)) 
                                                | ((0x100000U 
                                                    & ((IData)(
                                                               (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                >> 0x2aU)) 
                                                       << 0x14U)) 
                                                   | ((0x80000U 
                                                       & ((IData)(
                                                                  (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                   >> 0x29U)) 
                                                          << 0x13U)) 
                                                      | ((0x40000U 
                                                          & ((IData)(
                                                                     (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                      >> 0x28U)) 
                                                             << 0x12U)) 
                                                         | ((0x20000U 
                                                             & ((IData)(
                                                                        (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                         >> 0x26U)) 
                                                                << 0x11U)) 
                                                            | ((0x10000U 
                                                                & ((IData)(
                                                                           (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                            >> 0x22U)) 
                                                                   << 0x10U)) 
                                                               | ((0x8000U 
                                                                   & ((IData)(
                                                                              (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                               >> 0x25U)) 
                                                                      << 0xfU)) 
                                                                  | ((0x4000U 
                                                                      & ((IData)(
                                                                                (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                                >> 0x21U)) 
                                                                         << 0xeU)) 
                                                                     | ((0x2000U 
                                                                         & ((IData)(
                                                                                (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                                >> 0x24U)) 
                                                                            << 0xdU)) 
                                                                        | ((0x1000U 
                                                                            & ((IData)(
                                                                                (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                                >> 0x20U)) 
                                                                               << 0xcU)) 
                                                                           | ((0x800U 
                                                                               & ((IData)(
                                                                                (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                                >> 0x2bU)) 
                                                                                << 0xbU)) 
                                                                              | (0x400U 
                                                                                & ((IData)(
                                                                                (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d 
                                                                                >> 0x23U)) 
                                                                                << 0xaU)))))))))))))) 
                                | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__load_op) 
                                    << 9U) | ((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src1_is_sa) 
                                                | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src1_is_pc)) 
                                               << 8U) 
                                              | (((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src2_is_8) 
                                                    | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__imm_zero_ext)) 
                                                   | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__imm_sign_ext)) 
                                                  << 7U) 
                                                 | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__gr_we) 
                                                     << 6U) 
                                                    | (((IData)(
                                                                (0ULL 
                                                                 != 
                                                                 (0x4f0000000000ULL 
                                                                  & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d))) 
                                                        << 5U) 
                                                       | __Vtemp_hdf26fee5__0[3U]))))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_to_es_bus[0U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[0U];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_to_es_bus[1U] 
        = __Vtemp_h8037b7b2__0[1U];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_to_es_bus[2U] 
        = __Vtemp_h8037b7b2__0[2U];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_to_es_bus[3U] 
        = (((__Vtemp_h5329c517__0[0U] << 0x1aU) | (0x2000000U 
                                                   & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[2U] 
                                                      << 0x19U))) 
           | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_eret) 
               << 0x18U) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mtc0) 
                             << 0x17U) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mfc0) 
                                           << 0x16U) 
                                          | __Vtemp_h8ebc800c__0[3U]))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_to_es_bus[4U] 
        = ((0x1ffffffU & (__Vtemp_h5329c517__0[0U] 
                          >> 6U)) | ((0x2000000U & 
                                      (__Vtemp_h5329c517__0[0U] 
                                       >> 6U)) | (__Vtemp_h5329c517__0[1U] 
                                                  << 0x1aU)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_to_es_bus[5U] 
        = ((0x1ffffffU & (__Vtemp_h5329c517__0[1U] 
                          >> 6U)) | ((0x2000000U & 
                                      (__Vtemp_h5329c517__0[1U] 
                                       >> 6U)) | (0xfc000000U 
                                                  & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ds_bus) 
                                                     << 0x12U))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_to_es_bus[6U] 
        = ((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ds_bus) 
             >> 0xeU) | (0x1fc0000U & (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__imm_zero_ext)
                                         ? (0xffffU 
                                            & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U])
                                         : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__imm_sign_ext)
                                             ? (((- (IData)(
                                                            (1U 
                                                             & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                                >> 0xfU)))) 
                                                 << 0x10U) 
                                                | (0xffffU 
                                                   & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U]))
                                             : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src2_is_8)
                                                 ? 8U
                                                 : 0U))) 
                                       << 0x12U))) 
           | (__Vtemp_he75d125b__0[3U] << 0x19U));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_to_es_bus[7U] 
        = ((__Vtemp_he75d125b__0[3U] >> 7U) | (__Vtemp_he75d125b__0[4U] 
                                               << 0x19U));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_to_es_bus[8U] 
        = ((__Vtemp_he75d125b__0[4U] >> 7U) | ((0x2000000U 
                                                & (__Vtemp_h5329c517__0[4U] 
                                                   >> 6U)) 
                                               | (__Vtemp_hf9f20257__0[5U] 
                                                  << 0x1aU)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_to_es_bus[9U] 
        = (((0x1800000U & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__CacheInst_type) 
                           << 0x17U)) | ((0x1f00000U 
                                          & ((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_teq) 
                                               | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_teqi))
                                               ? 6U
                                               : (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tge) 
                                                   | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgei))
                                                   ? 1U
                                                   : 
                                                  (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgeu) 
                                                    | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgeiu))
                                                    ? 2U
                                                    : 
                                                   (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlt) 
                                                     | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlti))
                                                     ? 3U
                                                     : 
                                                    (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tltu) 
                                                      | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tltiu))
                                                      ? 5U
                                                      : 
                                                     (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tne) 
                                                       | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tnei))
                                                       ? 4U
                                                       : 0U)))))) 
                                             << 0x14U)) 
                                         | (0x1ffffffU 
                                            & (__Vtemp_hf9f20257__0[5U] 
                                               >> 6U)))) 
           | ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__alu_op 
               << 0x1cU) | (__Vtemp_hbcdb2365__0[6U] 
                            << 0x19U)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_to_es_bus[0xaU] 
        = ((0x1ffffffU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__alu_op 
                          >> 4U)) | (__Vtemp_hbcdb2365__0[6U] 
                                     >> 7U));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_to_es_valid 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__ds_valid) 
           & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__ds_ready_go));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_allowin 
        = (1U & ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__ds_valid)) 
                 | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__ds_ready_go) 
                    & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_allowin))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_br_target 
        = ((0x40000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U])
            ? ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                << 0xeU) | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[8U] 
                            >> 0x12U)) : ((0x80000U 
                                           & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U])
                                           ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[2U]
                                           : ((0xf0000000U 
                                               & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_to_es_bus[0U]) 
                                              | (0xffffffcU 
                                                 & ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                                     << 0x1bU) 
                                                    | (0x7fffffcU 
                                                       & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                          >> 5U)))))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_allowin 
        = (1U & ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__fs_valid)) 
                 | ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_busy)) 
                    & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_allowin))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_BPU_right 
        = (1U & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_br_taken)
                  ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_br_target 
                     == ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[6U] 
                          << 0xeU) | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                      >> 0x12U))) : 
                 (~ (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                     >> 0x11U))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BResult[0U] 
        = (IData)((((QData)((IData)((3U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                           >> 0xeU)))) 
                    << 0x22U) | (((QData)((IData)((1U 
                                                   & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                                      >> 0xdU)))) 
                                  << 0x21U) | (((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_br_taken)) 
                                                << 0x20U) 
                                               | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_br_target))))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BResult[1U] 
        = ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0U] 
            << 4U) | (IData)(((((QData)((IData)((3U 
                                                 & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                                    >> 0xeU)))) 
                                << 0x22U) | (((QData)((IData)(
                                                              (1U 
                                                               & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                                                  >> 0xdU)))) 
                                              << 0x21U) 
                                             | (((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_br_taken)) 
                                                 << 0x20U) 
                                                | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_br_target))))) 
                              >> 0x20U)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BResult[2U] 
        = (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0U] 
           >> 0x1cU);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[0U] 
        = (IData)((((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_br_target)) 
                    << 0x20U) | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0U]))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[1U] 
        = (IData)(((((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_br_target)) 
                     << 0x20U) | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0U]))) 
                   >> 0x20U));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[2U] 
        = ((8U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                  >> 0xdU)) | ((4U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[5U] 
                                      >> 0xbU)) | (
                                                   ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_br_taken) 
                                                    << 1U) 
                                                   | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_BPU_right))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__to_BPU_pc_valid 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ps_ready_go) 
           & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_allowin));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ps_allowin 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__flush) 
           | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_allowin) 
              & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ps_ready_go)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_valid 
        = ((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__flush_delayed) 
             & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_busy))) 
            & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__refetch_delayed))) 
           | ((~ ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ps_ex) 
                  | (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_Hit)))) 
              & (((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_busy)) 
                  & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ps_allowin)) 
                 & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__refetch_delayed)))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit_wr 
        = ((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_state)) 
           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_valid));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__data_read_en 
        = ((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_state)) 
           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_valid));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ps_to_fs_bus 
        = (((QData)((IData)(((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_valid) 
                             & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_flush))))) 
            << 0x26U) | (((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc)) 
                          << 6U) | (QData)((IData)(
                                                   (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ps_ex) 
                                                     << 5U) 
                                                    | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ADEL_ex)
                                                        ? 9U
                                                        : 
                                                       ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB_ex)
                                                         ? 
                                                        (((7U 
                                                           < 
                                                           (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                                                            >> 0x1cU)) 
                                                          & (0xcU 
                                                             > 
                                                             (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                                                              >> 0x1cU)))
                                                          ? 0x1fU
                                                          : 
                                                         ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_Hit)
                                                           ? 
                                                          ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_found)
                                                            ? 
                                                           ((((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                                                               >> 0xcU) 
                                                              & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_v1)) 
                                                             | ((~ 
                                                                 (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                                                                  >> 0xcU)) 
                                                                & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_v0)))
                                                             ? 0x1fU
                                                             : 3U)
                                                            : 2U)
                                                           : 0x1fU))
                                                         : 0x1fU)))))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_ret_addr 
        = ((1U == (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_rdata 
                   >> 0x1bU)) ? (((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ps_to_fs_bus 
                                           >> 0x22U)) 
                                  << 0x1cU) | (0xffffffcU 
                                               & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_rdata 
                                                  << 2U)))
            : ((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_rd_data 
                              >> 0x37U))) ? ((IData)(8U) 
                                             + (IData)(
                                                       (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r 
                                                        >> 6U)))
                : (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_rd_data)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ps_bus 
        = (((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_ret_addr)) 
            << 1U) | (QData)((IData)((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__BPU_valid) 
                                       & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__fs_valid)) 
                                      & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r 
                                                 >> 0x26U))))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__nextpc 
        = ((0x1000000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U])
            ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_EPC
            : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__flush)
                ? ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_refetch)
                    ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[0U]
                    : (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_Bev)
                         ? 0xbfc00200U : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_EBase) 
                       + ((((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype)) 
                            | (4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype))) 
                           | (6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype)))
                           ? 0U : 0x180U))) : ((IData)(
                                                       ((0xcU 
                                                         == 
                                                         (0xcU 
                                                          & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[2U])) 
                                                        & (~ 
                                                           vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[2U])))
                                                ? (
                                                   (2U 
                                                    & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[2U])
                                                    ? 
                                                   vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[1U]
                                                    : 
                                                   ((IData)(8U) 
                                                    + 
                                                    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[0U]))
                                                : ((IData)(
                                                           (6U 
                                                            == 
                                                            (0xeU 
                                                             & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[2U])))
                                                    ? 
                                                   vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus[1U]
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ps_bus))
                                                     ? (IData)(
                                                               (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ps_bus 
                                                                >> 1U))
                                                     : 
                                                    ((IData)(4U) 
                                                     + vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc))))));
}

VL_ATTR_COLD void VSocLite___024root___final(VSocLite___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root___final\n"); );
}

VL_ATTR_COLD void VSocLite___024root___ctor_var_reset(VSocLite___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root___ctor_var_reset\n"); );
    // Body
    vlSelf->clock = VL_RAND_RESET_I(1);
    vlSelf->reset = VL_RAND_RESET_I(1);
    vlSelf->debug_wb_pc = VL_RAND_RESET_I(32);
    vlSelf->debug_wb_rf_wen = VL_RAND_RESET_I(1);
    vlSelf->debug_wb_rf_wnum = VL_RAND_RESET_I(5);
    vlSelf->debug_wb_rf_wdata = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi4xbar_auto_in_b_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar_auto_in_r_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar_auto_out_1_aw_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar_auto_out_1_w_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar_auto_out_1_ar_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar_auto_out_0_aw_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar_auto_out_0_w_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar_auto_out_0_ar_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu_cpu_ar_qos = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu_cpu_aw_qos = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_allowin = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_allowin = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_allowin = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_allowin = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_allowin = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_load_op = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_to_ds_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_to_es_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_to_ms_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_to_ws_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ps_to_fs_bus = VL_RAND_RESET_Q(39);
    VL_RAND_RESET_W(71, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_to_ds_bus);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ds_bus = VL_RAND_RESET_Q(36);
    VL_RAND_RESET_W(345, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_to_es_bus);
    VL_RAND_RESET_W(180, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_bus);
    VL_RAND_RESET_W(71, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_to_ws_bus);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ws_to_rf_bus = VL_RAND_RESET_Q(38);
    VL_RAND_RESET_W(68, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_bus);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ps_bus = VL_RAND_RESET_Q(33);
    VL_RAND_RESET_W(68, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BResult);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_inst = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_inst = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_inst = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_data_wstrb = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_data_wdata = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__br_flush = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__is_branch = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest = VL_RAND_RESET_I(5);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__M1s_dest = VL_RAND_RESET_I(5);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__MEM_dest = VL_RAND_RESET_I(5);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__WB_dest = VL_RAND_RESET_I(5);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__flush = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_refetch = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ICacheInst_delayed = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_ret_data);
    VL_RAND_RESET_W(128, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_ret_data);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_req = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__udcache_rd_req = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_index = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_busy = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_rdata = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_wstrb = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__isUncache = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_busy = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__store_record = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_addr = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype = VL_RAND_RESET_I(5);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__TLB_Buffer_Flush = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__inst_rready = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__data_rready = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_nextstate = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_DataReady = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_Addr = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_nextstate = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_DataReady = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_Addr = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_nextstate = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_Addr = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_WData);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_nextstate = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_Addr = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_load_size = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_U_RData = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_state = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_nextstate = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_Addr = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_U_WData = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_U_WStrb = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_arready = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rid = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rdata = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rresp = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rlast = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rvalid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_awready = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_wready = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_bid = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_bresp = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_bvalid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_arready = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rid = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rdata = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rresp = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rlast = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rvalid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_awready = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_wready = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_bid = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_bresp = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_bvalid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_arready = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rid = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rdata = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rresp = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rlast = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rvalid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_awready = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_wready = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_bid = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_bresp = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_bvalid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__master_req_axi_arvalid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__master_req_axi_awvalid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__master_req_axi_wvalid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__select = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_state = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_nextstate = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_tag = VL_RAND_RESET_I(20);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_offset = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__hit = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_cache_hit = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit_wr = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__data_read_en = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__tagv_we = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__data_we = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__index_addr = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__tagv_wdata = VL_RAND_RESET_I(21);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__tag_rdata[__Vi0] = VL_RAND_RESET_I(20);
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__valid_rdata[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_wdata[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        for (int __Vi1=0; __Vi1<4; ++__Vi1) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata[__Vi0][__Vi1] = VL_RAND_RESET_I(32);
        }
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata_sel[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__1__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__2__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__3__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__4__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__5__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__6__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__7__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__8__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__9__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__10__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__11__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__12__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__13__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__14__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__15__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__16__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__17__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__18__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__19__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__20__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__21__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__22__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__23__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__24__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__25__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__26__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__27__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__28__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__29__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__30__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__31__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__32__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__33__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__34__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__35__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__36__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__37__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__38__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__39__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__40__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__41__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__42__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__43__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__44__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__45__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__46__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__47__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__48__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__49__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__50__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__51__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__52__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__53__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__54__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__55__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__56__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__57__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__58__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__59__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__60__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__61__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__62__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__63__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__64__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__65__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__66__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__67__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__68__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__69__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__70__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__71__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__72__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__73__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__74__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__75__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__76__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__77__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__78__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__79__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__80__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__81__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__82__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__83__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__84__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__85__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__86__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__87__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__88__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__89__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__90__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__91__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__92__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__93__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__94__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__95__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__96__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__97__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__98__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__99__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__100__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__101__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__102__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__103__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__104__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__105__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__106__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__107__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__108__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__109__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__110__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__111__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__112__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__113__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__114__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__115__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__116__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__117__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__118__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__119__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__120__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__121__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__122__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__123__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__124__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__125__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__126__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__127__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__128__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__129__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__130__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__131__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__132__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__133__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__134__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__135__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__136__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__137__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__138__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__139__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__140__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__141__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__142__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__143__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__144__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__145__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__146__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__147__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__148__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__149__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__150__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__151__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__152__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__153__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__154__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__155__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__156__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__157__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__158__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__159__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__160__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__161__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__162__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__163__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__164__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__165__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__166__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__167__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__168__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__169__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__170__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__171__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__172__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__173__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__174__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__175__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__176__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__177__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__178__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__179__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__180__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__181__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__182__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__183__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__184__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__185__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__186__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__187__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__188__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__189__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__190__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__191__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__192__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__193__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__194__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__195__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__196__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__197__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__198__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__199__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__200__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__201__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__202__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__203__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__204__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__205__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__206__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__207__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__208__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__209__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__210__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__211__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__212__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__213__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__214__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__215__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__216__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__217__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__218__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__219__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__220__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__221__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__222__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__223__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__224__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__225__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__226__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__227__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__228__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__229__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__230__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__231__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__232__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__233__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__234__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__235__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__236__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__237__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__238__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__239__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__240__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__241__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__242__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__243__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__244__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__245__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__246__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__247__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__248__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__249__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__250__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__251__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__252__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__253__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__254__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__255__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__0__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__0__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__1__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__1__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__2__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__2__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__3__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__3__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__4__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__4__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__5__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__5__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__6__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__6__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__7__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__7__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__8__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__8__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__9__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__9__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__10__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__10__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__11__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__11__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__12__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__12__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__13__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__13__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__14__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__14__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__15__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__15__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__16__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__16__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__17__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__17__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__18__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__18__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__19__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__19__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__20__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__20__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__21__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__21__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__22__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__22__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__23__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__23__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__24__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__24__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__25__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__25__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__26__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__26__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__27__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__27__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__28__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__28__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__29__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__29__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__30__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__30__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__31__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__31__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__32__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__32__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__33__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__33__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__34__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__34__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__35__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__35__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__36__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__36__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__37__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__37__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__38__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__38__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__39__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__39__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__40__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__40__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__41__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__41__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__42__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__42__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__43__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__43__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__44__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__44__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__45__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__45__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__46__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__46__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__47__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__47__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__48__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__48__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__49__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__49__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__50__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__50__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__51__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__51__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__52__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__52__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__53__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__53__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__54__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__54__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__55__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__55__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__56__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__56__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__57__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__57__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__58__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__58__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__59__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__59__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__60__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__60__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__61__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__61__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__62__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__62__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__63__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__63__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__64__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__64__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__65__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__65__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__66__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__66__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__67__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__67__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__68__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__68__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__69__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__69__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__70__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__70__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__71__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__71__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__72__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__72__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__73__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__73__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__74__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__74__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__75__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__75__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__76__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__76__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__77__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__77__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__78__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__78__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__79__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__79__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__80__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__80__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__81__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__81__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__82__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__82__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__83__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__83__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__84__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__84__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__85__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__85__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__86__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__86__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__87__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__87__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__88__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__88__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__89__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__89__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__90__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__90__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__91__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__91__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__92__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__92__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__93__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__93__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__94__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__94__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__95__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__95__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__96__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__96__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__97__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__97__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__98__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__98__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__99__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__99__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__100__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__100__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__101__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__101__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__102__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__102__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__103__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__103__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__104__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__104__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__105__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__105__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__106__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__106__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__107__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__107__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__108__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__108__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__109__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__109__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__110__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__110__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__111__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__111__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__112__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__112__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__113__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__113__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__114__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__114__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__115__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__115__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__116__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__116__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__117__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__117__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__118__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__118__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__119__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__119__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__120__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__120__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__121__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__121__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__122__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__122__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__123__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__123__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__124__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__124__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__125__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__125__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__126__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__126__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__127__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__127__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__128__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__128__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__129__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__129__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__130__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__130__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__131__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__131__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__132__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__132__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__133__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__133__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__134__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__134__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__135__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__135__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__136__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__136__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__137__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__137__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__138__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__138__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__139__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__139__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__140__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__140__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__141__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__141__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__142__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__142__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__143__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__143__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__144__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__144__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__145__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__145__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__146__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__146__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__147__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__147__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__148__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__148__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__149__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__149__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__150__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__150__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__151__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__151__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__152__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__152__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__153__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__153__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__154__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__154__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__155__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__155__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__156__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__156__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__157__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__157__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__158__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__158__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__159__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__159__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__160__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__160__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__161__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__161__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__162__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__162__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__163__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__163__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__164__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__164__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__165__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__165__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__166__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__166__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__167__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__167__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__168__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__168__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__169__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__169__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__170__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__170__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__171__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__171__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__172__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__172__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__173__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__173__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__174__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__174__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__175__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__175__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__176__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__176__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__177__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__177__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__178__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__178__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__179__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__179__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__180__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__180__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__181__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__181__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__182__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__182__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__183__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__183__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__184__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__184__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__185__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__185__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__186__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__186__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__187__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__187__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__188__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__188__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__189__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__189__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__190__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__190__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__191__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__191__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__192__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__192__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__193__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__193__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__194__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__194__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__195__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__195__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__196__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__196__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__197__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__197__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__198__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__198__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__199__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__199__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__200__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__200__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__201__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__201__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__202__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__202__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__203__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__203__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__204__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__204__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__205__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__205__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__206__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__206__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__207__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__207__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__208__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__208__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__209__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__209__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__210__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__210__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__211__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__211__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__212__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__212__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__213__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__213__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__214__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__214__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__215__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__215__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__216__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__216__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__217__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__217__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__218__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__218__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__219__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__219__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__220__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__220__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__221__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__221__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__222__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__222__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__223__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__223__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__224__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__224__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__225__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__225__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__226__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__226__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__227__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__227__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__228__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__228__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__229__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__229__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__230__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__230__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__231__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__231__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__232__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__232__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__233__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__233__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__234__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__234__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__235__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__235__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__236__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__236__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__237__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__237__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__238__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__238__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__239__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__239__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__240__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__240__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__241__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__241__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__242__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__242__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__243__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__243__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__244__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__244__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__245__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__245__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__246__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__246__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__247__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__247__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__248__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__248__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__249__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__249__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__250__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__250__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__251__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__251__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__252__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__252__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__253__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__253__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__254__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__254__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__255__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__255__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_nextstate = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_nextstate = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__write_state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__fifo_state = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__fifo_nextstate = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__CacheInst_state = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__CacheInst_nextstate = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_flush = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_op = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag = VL_RAND_RESET_I(20);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_offset = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wdata = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wstrb = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_load_size = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_isUncache = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_is_DCacheInst = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_CacheInst_type = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_en = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_index = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_hit = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_tag = VL_RAND_RESET_I(20);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_offset = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_wdata = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__hit = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_cache_hit = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit_wr = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__data_read_en = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_we = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__tagv_we = VL_RAND_RESET_I(2);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__data_we[__Vi0] = VL_RAND_RESET_I(4);
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_index = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__tagv_index = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__write_index = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__read_index = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__tagv_wdata = VL_RAND_RESET_I(21);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_wbit = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_rbit = VL_RAND_RESET_I(2);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__tag_rdata[__Vi0] = VL_RAND_RESET_I(20);
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__valid_rdata[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_wdata[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        for (int __Vi1=0; __Vi1<4; ++__Vi1) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata[__Vi0][__Vi1] = VL_RAND_RESET_I(32);
        }
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata_sel[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_write_data = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_rdata = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata[__Vi0] = VL_RAND_RESET_I(20);
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_busy = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__FIFO_wr_en = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__FIFO_full = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__FIFO_empty = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(68, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellout__U_FIFO__dout);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__0__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__1__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__2__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__3__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__4__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__5__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__6__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__7__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__8__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__9__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__10__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__11__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__12__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__13__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__14__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__15__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__16__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__17__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__18__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__19__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__20__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__21__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__22__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__23__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__24__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__25__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__26__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__27__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__28__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__29__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__30__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__31__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__32__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__33__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__34__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__35__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__36__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__37__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__38__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__39__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__40__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__41__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__42__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__43__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__44__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__45__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__46__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__47__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__48__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__49__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__50__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__51__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__52__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__53__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__54__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__55__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__56__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__57__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__58__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__59__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__60__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__61__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__62__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__63__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__64__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__65__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__66__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__67__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__68__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__69__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__70__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__71__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__72__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__73__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__74__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__75__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__76__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__77__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__78__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__79__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__80__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__81__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__82__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__83__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__84__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__85__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__86__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__87__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__88__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__89__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__90__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__91__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__92__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__93__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__94__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__95__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__96__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__97__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__98__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__99__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__100__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__101__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__102__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__103__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__104__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__105__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__106__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__107__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__108__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__109__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__110__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__111__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__112__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__113__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__114__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__115__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__116__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__117__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__118__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__119__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__120__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__121__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__122__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__123__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__124__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__125__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__126__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__127__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__128__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__129__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__130__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__131__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__132__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__133__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__134__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__135__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__136__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__137__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__138__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__139__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__140__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__141__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__142__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__143__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__144__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__145__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__146__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__147__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__148__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__149__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__150__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__151__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__152__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__153__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__154__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__155__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__156__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__157__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__158__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__159__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__160__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__161__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__162__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__163__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__164__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__165__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__166__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__167__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__168__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__169__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__170__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__171__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__172__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__173__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__174__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__175__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__176__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__177__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__178__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__179__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__180__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__181__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__182__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__183__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__184__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__185__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__186__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__187__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__188__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__189__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__190__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__191__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__192__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__193__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__194__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__195__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__196__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__197__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__198__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__199__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__200__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__201__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__202__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__203__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__204__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__205__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__206__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__207__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__208__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__209__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__210__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__211__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__212__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__213__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__214__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__215__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__216__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__217__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__218__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__219__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__220__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__221__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__222__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__223__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__224__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__225__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__226__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__227__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__228__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__229__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__230__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__231__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__232__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__233__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__234__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__235__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__236__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__237__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__238__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__239__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__240__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__241__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__242__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__243__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__244__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__245__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__246__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__247__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__248__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__249__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__250__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__251__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__252__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__253__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__254__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__255__KET____DOT__U_PLRU__update = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        VL_RAND_RESET_W(68, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[__Vi0]);
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__read_ptr = VL_RAND_RESET_I(5);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__write_ptr = VL_RAND_RESET_I(5);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__i = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__0__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__0__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__1__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__1__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__2__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__2__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__3__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__3__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__4__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__4__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__5__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__5__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__6__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__6__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__7__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__7__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__8__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__8__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__9__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__9__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__10__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__10__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__11__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__11__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__12__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__12__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__13__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__13__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__14__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__14__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__15__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__15__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__16__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__16__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__17__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__17__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__18__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__18__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__19__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__19__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__20__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__20__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__21__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__21__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__22__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__22__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__23__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__23__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__24__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__24__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__25__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__25__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__26__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__26__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__27__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__27__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__28__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__28__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__29__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__29__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__30__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__30__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__31__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__31__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__32__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__32__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__33__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__33__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__34__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__34__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__35__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__35__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__36__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__36__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__37__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__37__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__38__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__38__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__39__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__39__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__40__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__40__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__41__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__41__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__42__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__42__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__43__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__43__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__44__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__44__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__45__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__45__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__46__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__46__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__47__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__47__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__48__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__48__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__49__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__49__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__50__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__50__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__51__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__51__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__52__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__52__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__53__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__53__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__54__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__54__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__55__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__55__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__56__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__56__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__57__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__57__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__58__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__58__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__59__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__59__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__60__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__60__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__61__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__61__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__62__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__62__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__63__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__63__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__64__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__64__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__65__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__65__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__66__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__66__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__67__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__67__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__68__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__68__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__69__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__69__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__70__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__70__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__71__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__71__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__72__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__72__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__73__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__73__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__74__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__74__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__75__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__75__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__76__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__76__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__77__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__77__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__78__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__78__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__79__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__79__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__80__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__80__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__81__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__81__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__82__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__82__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__83__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__83__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__84__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__84__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__85__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__85__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__86__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__86__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__87__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__87__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__88__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__88__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__89__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__89__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__90__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__90__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__91__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__91__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__92__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__92__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__93__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__93__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__94__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__94__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__95__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__95__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__96__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__96__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__97__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__97__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__98__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__98__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__99__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__99__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__100__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__100__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__101__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__101__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__102__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__102__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__103__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__103__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__104__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__104__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__105__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__105__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__106__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__106__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__107__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__107__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__108__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__108__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__109__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__109__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__110__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__110__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__111__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__111__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__112__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__112__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__113__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__113__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__114__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__114__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__115__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__115__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__116__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__116__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__117__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__117__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__118__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__118__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__119__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__119__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__120__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__120__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__121__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__121__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__122__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__122__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__123__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__123__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__124__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__124__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__125__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__125__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__126__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__126__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__127__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__127__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__128__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__128__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__129__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__129__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__130__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__130__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__131__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__131__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__132__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__132__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__133__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__133__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__134__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__134__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__135__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__135__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__136__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__136__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__137__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__137__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__138__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__138__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__139__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__139__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__140__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__140__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__141__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__141__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__142__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__142__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__143__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__143__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__144__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__144__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__145__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__145__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__146__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__146__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__147__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__147__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__148__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__148__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__149__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__149__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__150__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__150__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__151__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__151__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__152__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__152__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__153__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__153__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__154__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__154__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__155__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__155__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__156__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__156__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__157__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__157__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__158__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__158__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__159__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__159__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__160__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__160__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__161__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__161__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__162__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__162__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__163__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__163__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__164__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__164__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__165__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__165__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__166__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__166__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__167__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__167__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__168__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__168__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__169__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__169__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__170__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__170__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__171__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__171__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__172__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__172__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__173__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__173__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__174__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__174__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__175__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__175__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__176__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__176__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__177__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__177__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__178__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__178__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__179__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__179__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__180__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__180__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__181__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__181__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__182__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__182__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__183__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__183__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__184__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__184__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__185__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__185__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__186__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__186__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__187__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__187__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__188__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__188__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__189__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__189__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__190__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__190__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__191__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__191__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__192__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__192__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__193__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__193__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__194__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__194__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__195__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__195__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__196__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__196__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__197__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__197__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__198__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__198__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__199__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__199__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__200__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__200__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__201__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__201__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__202__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__202__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__203__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__203__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__204__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__204__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__205__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__205__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__206__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__206__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__207__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__207__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__208__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__208__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__209__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__209__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__210__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__210__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__211__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__211__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__212__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__212__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__213__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__213__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__214__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__214__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__215__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__215__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__216__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__216__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__217__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__217__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__218__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__218__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__219__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__219__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__220__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__220__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__221__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__221__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__222__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__222__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__223__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__223__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__224__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__224__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__225__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__225__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__226__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__226__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__227__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__227__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__228__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__228__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__229__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__229__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__230__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__230__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__231__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__231__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__232__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__232__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__233__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__233__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__234__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__234__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__235__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__235__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__236__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__236__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__237__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__237__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__238__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__238__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__239__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__239__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__240__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__240__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__241__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__241__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__242__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__242__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__243__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__243__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__244__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__244__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__245__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__245__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__246__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__246__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__247__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__247__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__248__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__248__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__249__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__249__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__250__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__250__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__251__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__251__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__252__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__252__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__253__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__253__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__254__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__254__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__255__KET____DOT__U_PLRU__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__255__KET____DOT__U_PLRU__DOT__nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ps_ready_go = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ps_allowin = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB_PFN = VL_RAND_RESET_I(20);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ADEL_ex = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB_ex = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ps_ex = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__nextpc = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__flush_delayed = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__refetch_delayed = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__cache_index_delayed = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__prefs_bdd = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_Hit = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_found = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_vpn2 = VL_RAND_RESET_I(19);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_index = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_pfn0 = VL_RAND_RESET_I(20);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_c0 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_d0 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_v0 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_pfn1 = VL_RAND_RESET_I(20);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_c1 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_d1 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_v1 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__inst_is_jr = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__fs_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r = VL_RAND_RESET_Q(39);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__BPU_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__to_BPU_pc_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_es_pc = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_old_Count = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_is_branch = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_br_taken = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_br_target = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_new_Count = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_wr_data = VL_RAND_RESET_Q(56);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_rd_data = VL_RAND_RESET_Q(56);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_ret_addr = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_valid_reg = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_ret_addr_reg = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_Count_reg = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_is_taken_reg = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__doutb_bypass = VL_RAND_RESET_Q(56);
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__mem[__Vi0] = VL_RAND_RESET_Q(56);
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__douta_bb = VL_RAND_RESET_Q(56);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__doutb_bb = VL_RAND_RESET_Q(56);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__init_zeroes__DOT__initword = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg = VL_RAND_RESET_Q(56);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__ds_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__ds_ready_go = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(71, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_defined = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__branch_type = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__br_taken = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__alu_op = VL_RAND_RESET_I(29);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__load_op = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src1_is_sa = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src1_is_pc = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__src2_is_8 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__gr_we = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d = VL_RAND_RESET_Q(64);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rs_d = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_d = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rd_d = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__sa_d = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__func_d = VL_RAND_RESET_Q(64);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_addu = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_subu = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_slt = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sltu = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_and = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_or = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_xor = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_nor = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sll = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_srl = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sra = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_lui = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jr = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_add = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sub = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sllv = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_srav = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_srlv = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mult = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_multu = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_div = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_divu = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mfhi = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mflo = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mthi = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mtlo = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgez = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgtz = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_blez = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltz = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bgezal = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_bltzal = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_jalr = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mtc0 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mfc0 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_eret = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_syscall = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_break = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlbp = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlbr = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlbwi = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlbwr = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_clo = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_clz = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_madd = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_maddu = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_msub = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_msubu = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_mul = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_movn = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_movz = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_teq = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_teqi = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tge = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgei = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgeiu = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tgeu = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlt = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tlti = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tltiu = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tltu = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tne = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_tnei = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__FPU_inst_type = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__CacheInst_type = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_sync = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_wait = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rs_wait = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_wait = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__br_stall = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__imm_zero_ext = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__imm_sign_ext = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__i = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_ready_go = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(345, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wen = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wdata = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__Overflow_ex = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADES_ex = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADEL_ex = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__trap_ex = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_BPU_right = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_branch_type = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_br_taken = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_br_target = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_rs_eq_rt = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1 = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src2 = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__temp_alu_result = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__m_axis_dout_tvalid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__m_axis_dout_tvalidu = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__isMul = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__isDiv = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__cloclz_type = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__or_result = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__mult_result = VL_RAND_RESET_Q(64);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__multi_result = VL_RAND_RESET_Q(64);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__div_result = VL_RAND_RESET_Q(64);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__divu_result = VL_RAND_RESET_Q(64);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__madd_result = VL_RAND_RESET_Q(64);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__maddu_result = VL_RAND_RESET_Q(64);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__msub_result = VL_RAND_RESET_Q(64);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__msubu_result = VL_RAND_RESET_Q(64);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__mul_result = VL_RAND_RESET_Q(64);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__adder_result = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__adder_cout = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__sub_cout = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__add_cout = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__HI = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__LO = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__mul_state = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__mul_nextstate = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__s_axis_divisor_tvalid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__s_axis_dividend_tvalid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__s_axis_divisor_tvalidu = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__s_axis_dividend_tvalidu = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__div_state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__div_nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__U_cloclz_cnt__DOT__clo_out = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__U_cloclz_cnt__DOT__clz_out = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__U_multiplier__DOT__A_reg = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__U_multiplier__DOT__B_reg = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__temp = VL_RAND_RESET_Q(64);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__state = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__i = VL_RAND_RESET_I(5);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__next_state = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__start = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__temp = VL_RAND_RESET_Q(64);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__state = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__i = VL_RAND_RESET_I(5);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__next_state = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__start = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB_PFN = VL_RAND_RESET_I(20);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_ready_go = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(180, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_final_result = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__has_int = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB_ex = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__eret_flush = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__CP0_data = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__TLBInst_flow = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__mtc0_we = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_CU0 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_Bev = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_IM = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_UM = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_ERL = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_EXL = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_IE = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Count = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Compare = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__tick = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_BD = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_TI = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_CE = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_IP = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_ExcCode = VL_RAND_RESET_I(5);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Random_Random = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Wired_Wired = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__Random_next = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Context_PTEBase = VL_RAND_RESET_I(9);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Context_BadVPN2 = VL_RAND_RESET_I(19);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_PageMask = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_EPC = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_BadVAddr = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entryhi_VPN2 = VL_RAND_RESET_I(19);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entryhi_ASID = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_PFN0 = VL_RAND_RESET_I(20);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_C0 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_D0 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_V0 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_G0 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_PFN1 = VL_RAND_RESET_I(20);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_C1 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_D1 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_V1 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_G1 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Index_P = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Index_Index = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Prid = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_EBase = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config1_M = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config1_MMUSize = VL_RAND_RESET_I(6);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config1_IS = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config1_IL = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_state = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_nextstate = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_Hit = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_found = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_index = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_pfn0 = VL_RAND_RESET_I(20);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_c0 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_d0 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_v0 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_pfn1 = VL_RAND_RESET_I(20);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_c1 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_d1 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_v1 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_vpn2 = VL_RAND_RESET_I(19);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_ready_go = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(117, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lb = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lh = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_data = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_final_result = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_valid = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(71, vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_mem_inst = VL_RAND_RESET_I(12);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_rt_value = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_data_rdata = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_rdata_type = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_mem_data = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__load_sign_lb = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__load_sign_lh = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__wb_result_lb = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__wb_result_lbu = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__wb_result_lh = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__wb_result_lhu = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__wb_result_lwl = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__wb_result_lwr = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_res_from_mem = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__data_wstrb_r = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__data_wdata_r = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_final_result_r = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_inst_r = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__rf_we = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[__Vi0] = VL_RAND_RESET_I(19);
    }
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[__Vi0] = VL_RAND_RESET_I(8);
    }
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[__Vi0] = VL_RAND_RESET_I(20);
    }
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[__Vi0] = VL_RAND_RESET_I(20);
    }
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__ITLB_match = VL_RAND_RESET_I(16);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__common_match = VL_RAND_RESET_I(16);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__ITLB_index = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__common_index = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__write_index = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_asid = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_ITLB_vpn2 = VL_RAND_RESET_I(19);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_common_vpn2 = VL_RAND_RESET_I(19);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__i = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_enq_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_enq_bits = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_deq_ready = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_deq_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_deq_bits = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi4xbar__DOT__requestARIO_0_0 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__requestAWIO_0_0 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi4xbar__DOT__idle_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__readys_filter_lo = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi4xbar__DOT__readys_mask = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi4xbar__DOT__readys_filter = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi4xbar__DOT__readys_unready = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi4xbar__DOT___readys_readys_T_2 = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi4xbar__DOT__winner_2_0 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__state_2_0 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__muxState_2_0 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___T_54 = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi4xbar__DOT__winner_2_1 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__state_2_1 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__muxState_2_1 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___T_55 = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi4xbar__DOT__idle_3 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__readys_filter_lo_1 = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi4xbar__DOT__readys_mask_1 = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi4xbar__DOT__readys_filter_1 = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi4xbar__DOT__readys_unready_1 = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi4xbar__DOT___readys_readys_T_5 = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi4xbar__DOT__winner_3_0 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__state_3_0 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__muxState_3_0 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___T_77 = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi4xbar__DOT__winner_3_1 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__state_3_1 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__muxState_3_1 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___T_78 = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_ar_ready = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_15_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_15_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_14_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_14_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_13_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_13_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_12_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_12_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_11_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_11_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_10_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_10_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_9_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_9_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_8_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_8_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_7_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_7_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_6_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_6_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_5_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_5_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_4_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_4_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_3_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_3_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_2_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_2_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_1_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_1_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_0_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_0_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___GEN_47 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__anyValid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___in_0_r_valid_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_aw_ready = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__latched = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_15_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_15_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_14_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_14_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_13_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_13_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_12_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_12_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_11_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_11_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_10_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_10_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_9_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_9_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_8_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_8_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_7_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_7_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_6_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_6_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_5_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_5_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_4_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_4_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_3_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_3_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_2_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_2_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_1_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_1_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_0_count = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_0_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___GEN_63 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__anyValid_1 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___in_0_b_valid_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_1_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_1_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_1_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_1_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_2_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_2_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_2_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_2_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_3_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_3_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_3_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_3_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_4_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_4_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_4_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_4_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_5_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_5_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_5_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_5_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_6_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_6_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_6_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_6_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_7_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_7_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_7_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_7_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_8_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_8_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_8_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_8_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_9_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_9_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_9_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_9_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_10_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_10_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_10_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_10_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_11_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_11_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_11_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_11_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_12_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_12_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_12_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_12_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_13_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_13_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_13_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_13_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_14_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_14_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_14_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_14_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_15_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_15_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_15_T_2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_15_count_T_3 = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_ar_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_aw_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___GEN_64 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_w_valid = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_w_ready = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___readys_mask_T = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi4xbar__DOT___GEN_76 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT___readys_mask_T_5 = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi4xbar__DOT___GEN_79 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__initvar = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ram[__Vi0] = VL_RAND_RESET_I(2);
    }
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__enq_ptr_value = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__deq_ptr_value = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ptr_match = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__empty = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__full = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___do_enq_T = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___GEN_9 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__do_enq = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__do_deq = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__initvar = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_ram__DOT__mem_rdata = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_ram__DOT__value = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__axi_ram__DOT__value_1 = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__axi_ram__DOT__r_busy = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_ram__DOT___T = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_ram__DOT__r = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__axi_ram__DOT___GEN_0 = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__axi_ram__DOT__r_1 = VL_RAND_RESET_I(2);
    vlSelf->SocLite__DOT__axi_ram__DOT___T_6 = VL_RAND_RESET_Q(39);
    vlSelf->SocLite__DOT__axi_ram__DOT__raddr_r = VL_RAND_RESET_Q(39);
    vlSelf->SocLite__DOT__axi_ram__DOT__in_r_bits_last = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_ram__DOT__ren_REG = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_ram__DOT__bundleIn_0_r_valid_r = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_ram__DOT___ren_T_1 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_ram__DOT__ren = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_ram__DOT___value_T_3 = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__axi_ram__DOT___GEN_7 = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_ram__DOT___GEN_9 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_ram__DOT___GEN_11 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_ram__DOT__value_2 = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__axi_ram__DOT__w_busy = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_ram__DOT___waddr_T = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_ram__DOT__waddr_r = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_ram__DOT___T_25 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_ram__DOT___value_T_7 = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__axi_ram__DOT__bundleIn_0_b_valid_r = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_ram__DOT___GEN_16 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_ram__DOT___GEN_18 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__axi_ram__DOT__bundleIn_0_b_bits_id_r = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_ram__DOT__bundleIn_0_r_bits_id_r = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__axi_ram__DOT__bundleIn_0_r_bits_data_r = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__axi_ram__DOT__initvar = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_num_csn = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_num_a_g = VL_RAND_RESET_I(7);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_ram_random_mask = VL_RAND_RESET_I(5);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_arready = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_awready = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr0 = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr1 = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr2 = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr3 = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr4 = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr5 = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr6 = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr7 = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__led_data = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__led_rg0_data = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__led_rg1_data = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__num_data = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__timer_r2 = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__simu_flag = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__io_simu = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__virtual_uart_data = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__open_trace = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__num_monitor = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__busy = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__write = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__R_or_W = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__s_wready = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__w_enter = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_id = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_addr = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_len = VL_RAND_RESET_I(8);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_size = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_wready_reg = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_rdata_reg = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_rvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_rlast_reg = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_bvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__write_timer_begin = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__write_timer_begin_r1 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__write_timer_begin_r2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__write_timer_begin_r3 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__write_timer_end_r1 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__write_timer_end_r2 = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_wdata_r = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_wdata_r1 = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_wdata_r2 = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__timer_r1 = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__timer = VL_RAND_RESET_I(32);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__pseudo_random_23 = VL_RAND_RESET_I(23);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__no_mask = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__short_delay = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__btn_key_r = VL_RAND_RESET_I(16);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__state = VL_RAND_RESET_I(3);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__key_flag = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__key_count = VL_RAND_RESET_I(20);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__state_count = VL_RAND_RESET_I(4);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__btn_step0_r = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__btn_step1_r = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__step0_flag = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__step0_count = VL_RAND_RESET_I(20);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__step1_flag = VL_RAND_RESET_I(1);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__step1_count = VL_RAND_RESET_I(20);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__count = VL_RAND_RESET_I(20);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__scan_data = VL_RAND_RESET_I(4);
    vlSelf->__Vfunc_ram_read_helper__0__Vfuncout = 0;
    vlSelf->__Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index = VL_RAND_RESET_I(3);
    vlSelf->__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata__v0 = 0;
    vlSelf->__Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata__v1 = VL_RAND_RESET_I(20);
    vlSelf->__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata__v1 = 0;
    vlSelf->__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata__v2 = 0;
    vlSelf->__Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata__v3 = VL_RAND_RESET_I(20);
    vlSelf->__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata__v3 = 0;
    vlSelf->__Vchglast__TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_BPU_right = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<3; ++__Vi0) {
        vlSelf->__Vm_traceActivity[__Vi0] = VL_RAND_RESET_I(1);
    }
}
