<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="axi_ddr_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/axi_ddr_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="clk_wiz_0_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/clk_wiz_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="clk_wiz_1_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/clk_wiz_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="weight1_bram_1_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/weight1_bram_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="weight1_bram_2_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/weight1_bram_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="weight1_bram_3_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/weight1_bram_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="weight1_bram_4_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/weight1_bram_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fcnn_fifo_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/fcnn_fifo_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fixed_to_float_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/fixed_to_float_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="float_div_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/float_div_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mac_res_fifo_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/mac_res_fifo_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="float_mult_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/float_mult_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="weight1_bram_0_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/weight1_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="weight2_bram_0_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/weight2_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mult_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/mult_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="weight2_bram_1_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/weight2_bram_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="float_accum_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/float_accum_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="exp_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/exp_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="float_to_int8_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/float_to_int8_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="uint32_to_float_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/uint32_to_float_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="float_to_q6_10_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/float_to_q6_10_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="buf_fifo_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/buf_fifo_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="wr_fifo_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/wr_fifo_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="rd_fifo_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/rd_fifo_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="eth_dcfifo_synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/eth_dcfifo_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="axi_ddr_synth_1"/>
		<Parent Id="clk_wiz_0_synth_1"/>
		<Parent Id="clk_wiz_1_synth_1"/>
		<Parent Id="weight1_bram_1_synth_1"/>
		<Parent Id="weight1_bram_2_synth_1"/>
		<Parent Id="weight1_bram_3_synth_1"/>
		<Parent Id="weight1_bram_4_synth_1"/>
		<Parent Id="fcnn_fifo_synth_1"/>
		<Parent Id="fixed_to_float_synth_1"/>
		<Parent Id="float_div_synth_1"/>
		<Parent Id="mac_res_fifo_synth_1"/>
		<Parent Id="float_mult_synth_1"/>
		<Parent Id="weight1_bram_0_synth_1"/>
		<Parent Id="weight2_bram_0_synth_1"/>
		<Parent Id="mult_synth_1"/>
		<Parent Id="weight2_bram_1_synth_1"/>
		<Parent Id="float_accum_synth_1"/>
		<Parent Id="exp_synth_1"/>
		<Parent Id="float_to_int8_synth_1"/>
		<Parent Id="uint32_to_float_synth_1"/>
		<Parent Id="float_to_q6_10_synth_1"/>
		<Parent Id="buf_fifo_synth_1"/>
		<Parent Id="wr_fifo_synth_1"/>
		<Parent Id="rd_fifo_synth_1"/>
		<Parent Id="eth_dcfifo_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="axi_ddr_synth_1"/>
		<Parent Id="clk_wiz_0_synth_1"/>
		<Parent Id="clk_wiz_1_synth_1"/>
		<Parent Id="weight1_bram_1_synth_1"/>
		<Parent Id="weight1_bram_2_synth_1"/>
		<Parent Id="weight1_bram_3_synth_1"/>
		<Parent Id="weight1_bram_4_synth_1"/>
		<Parent Id="fcnn_fifo_synth_1"/>
		<Parent Id="fixed_to_float_synth_1"/>
		<Parent Id="float_div_synth_1"/>
		<Parent Id="mac_res_fifo_synth_1"/>
		<Parent Id="float_mult_synth_1"/>
		<Parent Id="weight1_bram_0_synth_1"/>
		<Parent Id="weight2_bram_0_synth_1"/>
		<Parent Id="mult_synth_1"/>
		<Parent Id="weight2_bram_1_synth_1"/>
		<Parent Id="float_accum_synth_1"/>
		<Parent Id="exp_synth_1"/>
		<Parent Id="float_to_int8_synth_1"/>
		<Parent Id="uint32_to_float_synth_1"/>
		<Parent Id="float_to_q6_10_synth_1"/>
		<Parent Id="buf_fifo_synth_1"/>
		<Parent Id="wr_fifo_synth_1"/>
		<Parent Id="rd_fifo_synth_1"/>
		<Parent Id="eth_dcfifo_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

