INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_timer.cpp
   Compiling timer.cpp_pre.cpp.tb.cpp
   Compiling timer-tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_timer_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 1 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 1
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_timer_top glbl -Oenable_linking_all_libraries -prj timer.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s timer -debug wave 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ramesh/timer/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ramesh/timer/solution1/sim/verilog/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ramesh/timer/solution1/sim/verilog/timer.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_timer_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ramesh/timer/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor
Compiling module xil_defaultlib.apatb_timer_top
Compiling module work.glbl
Built simulation snapshot timer

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/timer/xsim_script.tcl
# xsim {timer} -view {{timer_dataflow_ana.wcfg}} -tclbatch {timer.tcl} -protoinst {timer.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file timer.protoinst
Time resolution is 1 ps
open_wave_config timer_dataflow_ana.wcfg
source timer.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_timer_top/AESL_inst_timer/end_r -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_timer_top/AESL_inst_timer/start_r -into $return_group -radix hex
## add_wave /apatb_timer_top/AESL_inst_timer/n -into $return_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_timer_top/AESL_inst_timer/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_timer_top/AESL_inst_timer/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_timer_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_timer_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_timer_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_timer_top/LENGTH_end_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_timer_top/LENGTH_n -into $tb_portdepth_group -radix hex
## add_wave /apatb_timer_top/LENGTH_start_r -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_timer_top/end_r -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_timer_top/start_r -into $tb_return_group -radix hex
## add_wave /apatb_timer_top/n -into $tb_return_group -radix hex
## save_wave_config timer.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 71 [n/a] @ "125000"
// RTL Simulation : 1 / 71 [n/a] @ "145000"
// RTL Simulation : 2 / 71 [n/a] @ "155000"
// RTL Simulation : 3 / 71 [n/a] @ "165000"
// RTL Simulation : 4 / 71 [n/a] @ "175000"
// RTL Simulation : 5 / 71 [n/a] @ "185000"
// RTL Simulation : 6 / 71 [n/a] @ "195000"
// RTL Simulation : 7 / 71 [n/a] @ "205000"
// RTL Simulation : 8 / 71 [n/a] @ "215000"
// RTL Simulation : 9 / 71 [n/a] @ "225000"
// RTL Simulation : 10 / 71 [n/a] @ "235000"
// RTL Simulation : 11 / 71 [n/a] @ "245000"
// RTL Simulation : 12 / 71 [n/a] @ "255000"
// RTL Simulation : 13 / 71 [n/a] @ "265000"
// RTL Simulation : 14 / 71 [n/a] @ "275000"
// RTL Simulation : 15 / 71 [n/a] @ "285000"
// RTL Simulation : 16 / 71 [n/a] @ "295000"
// RTL Simulation : 17 / 71 [n/a] @ "305000"
// RTL Simulation : 18 / 71 [n/a] @ "315000"
// RTL Simulation : 19 / 71 [n/a] @ "325000"
// RTL Simulation : 20 / 71 [n/a] @ "335000"
// RTL Simulation : 21 / 71 [n/a] @ "345000"
// RTL Simulation : 22 / 71 [n/a] @ "355000"
// RTL Simulation : 23 / 71 [n/a] @ "365000"
// RTL Simulation : 24 / 71 [n/a] @ "375000"
// RTL Simulation : 25 / 71 [n/a] @ "385000"
// RTL Simulation : 26 / 71 [n/a] @ "395000"
// RTL Simulation : 27 / 71 [n/a] @ "405000"
// RTL Simulation : 28 / 71 [n/a] @ "415000"
// RTL Simulation : 29 / 71 [n/a] @ "425000"
// RTL Simulation : 30 / 71 [n/a] @ "435000"
// RTL Simulation : 31 / 71 [n/a] @ "445000"
// RTL Simulation : 32 / 71 [n/a] @ "455000"
// RTL Simulation : 33 / 71 [n/a] @ "465000"
// RTL Simulation : 34 / 71 [n/a] @ "475000"
// RTL Simulation : 35 / 71 [n/a] @ "485000"
// RTL Simulation : 36 / 71 [n/a] @ "495000"
// RTL Simulation : 37 / 71 [n/a] @ "505000"
// RTL Simulation : 38 / 71 [n/a] @ "515000"
// RTL Simulation : 39 / 71 [n/a] @ "525000"
// RTL Simulation : 40 / 71 [n/a] @ "535000"
// RTL Simulation : 41 / 71 [n/a] @ "545000"
// RTL Simulation : 42 / 71 [n/a] @ "555000"
// RTL Simulation : 43 / 71 [n/a] @ "565000"
// RTL Simulation : 44 / 71 [n/a] @ "575000"
// RTL Simulation : 45 / 71 [n/a] @ "585000"
// RTL Simulation : 46 / 71 [n/a] @ "595000"
// RTL Simulation : 47 / 71 [n/a] @ "605000"
// RTL Simulation : 48 / 71 [n/a] @ "615000"
// RTL Simulation : 49 / 71 [n/a] @ "625000"
// RTL Simulation : 50 / 71 [n/a] @ "635000"
// RTL Simulation : 51 / 71 [n/a] @ "645000"
// RTL Simulation : 52 / 71 [n/a] @ "655000"
// RTL Simulation : 53 / 71 [n/a] @ "665000"
// RTL Simulation : 54 / 71 [n/a] @ "675000"
// RTL Simulation : 55 / 71 [n/a] @ "685000"
// RTL Simulation : 56 / 71 [n/a] @ "695000"
// RTL Simulation : 57 / 71 [n/a] @ "705000"
// RTL Simulation : 58 / 71 [n/a] @ "715000"
// RTL Simulation : 59 / 71 [n/a] @ "725000"
// RTL Simulation : 60 / 71 [n/a] @ "735000"
// RTL Simulation : 61 / 71 [n/a] @ "745000"
// RTL Simulation : 62 / 71 [n/a] @ "755000"
// RTL Simulation : 63 / 71 [n/a] @ "765000"
// RTL Simulation : 64 / 71 [n/a] @ "775000"
// RTL Simulation : 65 / 71 [n/a] @ "785000"
// RTL Simulation : 66 / 71 [n/a] @ "795000"
// RTL Simulation : 67 / 71 [n/a] @ "805000"
// RTL Simulation : 68 / 71 [n/a] @ "815000"
// RTL Simulation : 69 / 71 [n/a] @ "825000"
// RTL Simulation : 70 / 71 [n/a] @ "835000"
// RTL Simulation : 71 / 71 [n/a] @ "845000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 895 ns : File "/home/ramesh/timer/solution1/sim/verilog/timer.autotb.v" Line 306
## quit
INFO: [Common 17-206] Exiting xsim at Tue May 30 23:02:13 2023...
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 1 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 1
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
 start = 0 end = 0
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
