#Timing report of worst 49 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clock_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                     15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.527    37.307
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    38.303
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  3.632    41.935
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    42.931
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.097    47.027
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    48.023
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  4.151    52.174
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    53.479
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.564    57.043
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    58.294
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.594    61.889
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    62.884
clock_dffe_Q_EN_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                       5.142    68.026
clock_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                        1.251    69.278
clock_dffe_Q.QEN[0] (Q_FRAG)                                                                                                        4.818    74.095
data arrival time                                                                                                                            74.095

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
clock_dffe_Q.QCK[0] (Q_FRAG)                                                                                                       11.300    11.300
clock uncertainty                                                                                                                   0.000    11.300
cell setup time                                                                                                                    -0.591    10.710
data required time                                                                                                                           10.710
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           10.710
data arrival time                                                                                                                           -74.095
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -63.386


#Path 2
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                           15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.173    35.953
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.204
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           2.950    40.155
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    41.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     5.692    47.284
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    48.280
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               3.464    51.744
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    53.049
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         5.269    58.318
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    59.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   3.923    63.238
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    64.489
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XSL[0] (T_FRAG)                                             5.598    70.087
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                              1.462    71.549
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                                             0.000    71.549
data arrival time                                                                                                                  71.549

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                                           12.142    12.142
clock uncertainty                                                                                                         0.000    12.142
cell setup time                                                                                                           0.105    12.247
data required time                                                                                                                 12.247
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 12.247
data arrival time                                                                                                                 -71.549
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -59.302


#Path 3
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                           15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.173    35.953
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.204
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           2.950    40.155
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    41.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     5.692    47.284
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    48.280
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               3.464    51.744
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    53.049
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         5.269    58.318
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    59.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   3.923    63.238
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    64.489
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XSL[0] (T_FRAG)                                             4.504    68.993
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                              1.462    70.455
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                                              0.000    70.455
data arrival time                                                                                                                  70.455

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                                            11.324    11.324
clock uncertainty                                                                                                         0.000    11.324
cell setup time                                                                                                           0.105    11.430
data required time                                                                                                                 11.430
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 11.430
data arrival time                                                                                                                 -70.455
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -59.025


#Path 4
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                           15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.173    35.953
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.204
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           2.950    40.155
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    41.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     5.692    47.284
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    48.280
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               3.464    51.744
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    53.049
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         5.269    58.318
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    59.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   3.923    63.238
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    64.489
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.t_frag.XSL[0] (T_FRAG)                                            4.433    68.922
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                                             1.462    70.384
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                                             0.000    70.384
data arrival time                                                                                                                  70.384

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                                           11.424    11.424
clock uncertainty                                                                                                         0.000    11.424
cell setup time                                                                                                           0.105    11.529
data required time                                                                                                                 11.529
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 11.529
data arrival time                                                                                                                 -70.384
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -58.855


#Path 5
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                           15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.173    35.953
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.204
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           2.950    40.155
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    41.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     5.692    47.284
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    48.280
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               3.464    51.744
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    53.049
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         5.269    58.318
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    59.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   3.923    63.238
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    64.489
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XSL[0] (T_FRAG)                                             4.417    68.906
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                              1.462    70.368
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                                             0.000    70.368
data arrival time                                                                                                                  70.368

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                                           12.036    12.036
clock uncertainty                                                                                                         0.000    12.036
cell setup time                                                                                                           0.105    12.141
data required time                                                                                                                 12.141
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 12.141
data arrival time                                                                                                                 -70.368
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -58.227


#Path 6
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                           15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.173    35.953
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.204
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           2.950    40.155
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    41.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     5.692    47.284
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    48.280
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               3.464    51.744
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    53.049
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         5.269    58.318
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    59.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   3.923    63.238
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    64.489
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XSL[0] (T_FRAG)                                             3.589    68.078
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                              1.462    69.540
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                                              0.000    69.540
data arrival time                                                                                                                  69.540

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                                            11.410    11.410
clock uncertainty                                                                                                         0.000    11.410
cell setup time                                                                                                           0.105    11.515
data required time                                                                                                                 11.515
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 11.515
data arrival time                                                                                                                 -69.540
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -58.025


#Path 7
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                           15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.173    35.953
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.204
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           2.950    40.155
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    41.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     5.692    47.284
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    48.280
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               3.464    51.744
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    53.049
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         5.269    58.318
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    59.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   3.923    63.238
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    64.489
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.t_frag.XSL[0] (T_FRAG)                                            4.417    68.905
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                                             1.462    70.367
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                                             0.000    70.367
data arrival time                                                                                                                  70.367

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                                           12.284    12.284
clock uncertainty                                                                                                         0.000    12.284
cell setup time                                                                                                           0.105    12.389
data required time                                                                                                                 12.389
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 12.389
data arrival time                                                                                                                 -70.367
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -57.978


#Path 8
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                     15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.527    37.307
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    38.303
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  3.632    41.935
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    42.931
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.097    47.027
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    48.023
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  4.151    52.174
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    53.479
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.564    57.043
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    58.294
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.594    61.889
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    62.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                                                       5.167    68.052
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                                        1.305    69.357
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                                                       0.000    69.357
data arrival time                                                                                                                            69.357

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                     11.281    11.281
clock uncertainty                                                                                                                   0.000    11.281
cell setup time                                                                                                                     0.105    11.387
data required time                                                                                                                           11.387
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           11.387
data arrival time                                                                                                                           -69.357
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -57.970


#Path 9
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                           15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.173    35.953
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.204
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           2.950    40.155
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    41.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     5.692    47.284
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    48.280
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               3.464    51.744
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    53.049
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         5.269    58.318
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    59.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   3.923    63.238
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    64.489
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XSL[0] (T_FRAG)                                             4.303    68.792
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                              1.462    70.254
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                                              0.000    70.254
data arrival time                                                                                                                  70.254

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                                            12.243    12.243
clock uncertainty                                                                                                         0.000    12.243
cell setup time                                                                                                           0.105    12.348
data required time                                                                                                                 12.348
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 12.348
data arrival time                                                                                                                 -70.254
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -57.906


#Path 10
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                     15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.527    37.307
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    38.303
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  3.632    41.935
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    42.931
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.097    47.027
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    48.023
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  4.151    52.174
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    53.479
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.564    57.043
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    58.294
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.594    61.889
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    62.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                       4.364    67.248
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                        1.305    68.553
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                                                        0.000    68.553
data arrival time                                                                                                                            68.553

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                                                      10.563    10.563
clock uncertainty                                                                                                                   0.000    10.563
cell setup time                                                                                                                     0.105    10.669
data required time                                                                                                                           10.669
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           10.669
data arrival time                                                                                                                           -68.553
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -57.885


#Path 11
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                           15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.173    35.953
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.204
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           2.950    40.155
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    41.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     5.692    47.284
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    48.280
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               3.464    51.744
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    53.049
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         5.269    58.318
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    59.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   3.923    63.238
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    64.489
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.t_frag.XSL[0] (T_FRAG)                                            5.061    69.550
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.t_frag.XZ[0] (T_FRAG)                                             1.462    71.012
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                                             0.000    71.012
data arrival time                                                                                                                  71.012

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                                           13.170    13.170
clock uncertainty                                                                                                         0.000    13.170
cell setup time                                                                                                           0.105    13.276
data required time                                                                                                                 13.276
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 13.276
data arrival time                                                                                                                 -71.012
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -57.736


#Path 12
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                           15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.173    35.953
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.204
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           2.950    40.155
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    41.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     5.692    47.284
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    48.280
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               3.464    51.744
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    53.049
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         5.269    58.318
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    59.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   3.923    63.238
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    64.489
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XSL[0] (T_FRAG)                                             3.924    68.412
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                              1.462    69.874
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                                              0.000    69.874
data arrival time                                                                                                                  69.874

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                            12.211    12.211
clock uncertainty                                                                                                         0.000    12.211
cell setup time                                                                                                           0.105    12.317
data required time                                                                                                                 12.317
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 12.317
data arrival time                                                                                                                 -69.874
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -57.558


#Path 13
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                     15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.527    37.307
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    38.303
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  3.632    41.935
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    42.931
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.097    47.027
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    48.023
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  4.151    52.174
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    53.479
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.564    57.043
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    58.294
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.594    61.889
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    62.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  4.856    67.740
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305    69.045
delay_dff_Q_2.QD[0] (Q_FRAG)                                                                                                        0.000    69.045
data arrival time                                                                                                                            69.045

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                                                      11.394    11.394
clock uncertainty                                                                                                                   0.000    11.394
cell setup time                                                                                                                     0.105    11.500
data required time                                                                                                                           11.500
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           11.500
data arrival time                                                                                                                           -69.045
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -57.546


#Path 14
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                           15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.173    35.953
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.204
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           2.950    40.155
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    41.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     5.692    47.284
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    48.280
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               3.464    51.744
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    53.049
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         5.269    58.318
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    59.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   3.923    63.238
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    64.489
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.t_frag.XSL[0] (T_FRAG)                                            3.704    68.192
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                                             1.462    69.654
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                                             0.000    69.654
data arrival time                                                                                                                  69.654

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                                           12.036    12.036
clock uncertainty                                                                                                         0.000    12.036
cell setup time                                                                                                           0.105    12.142
data required time                                                                                                                 12.142
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 12.142
data arrival time                                                                                                                 -69.654
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -57.513


#Path 15
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                           15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.173    35.953
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.204
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           2.950    40.155
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    41.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     5.692    47.284
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    48.280
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               3.464    51.744
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    53.049
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         5.269    58.318
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    59.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   3.923    63.238
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    64.489
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.t_frag.XSL[0] (T_FRAG)                                            5.484    69.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.t_frag.XZ[0] (T_FRAG)                                             1.462    71.435
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                                             0.000    71.435
data arrival time                                                                                                                  71.435

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                           14.036    14.036
clock uncertainty                                                                                                         0.000    14.036
cell setup time                                                                                                           0.105    14.142
data required time                                                                                                                 14.142
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 14.142
data arrival time                                                                                                                 -71.435
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -57.293


#Path 16
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                           15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.173    35.953
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.204
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           2.950    40.155
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    41.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     5.692    47.284
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    48.280
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               3.464    51.744
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    53.049
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         5.269    58.318
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    59.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   3.923    63.238
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    64.489
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.t_frag.XSL[0] (T_FRAG)                                            5.169    69.658
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                                             1.462    71.120
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                                             0.000    71.120
data arrival time                                                                                                                  71.120

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                                           13.756    13.756
clock uncertainty                                                                                                         0.000    13.756
cell setup time                                                                                                           0.105    13.861
data required time                                                                                                                 13.861
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 13.861
data arrival time                                                                                                                 -71.120
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -57.259


#Path 17
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                           15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.173    35.953
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.204
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           2.950    40.155
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    41.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     5.692    47.284
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    48.280
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               3.464    51.744
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    53.049
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         5.269    58.318
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    59.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   3.923    63.238
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    64.489
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XSL[0] (T_FRAG)                                             5.042    69.530
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                              1.462    70.993
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                                              0.000    70.993
data arrival time                                                                                                                  70.993

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                                            13.735    13.735
clock uncertainty                                                                                                         0.000    13.735
cell setup time                                                                                                           0.105    13.841
data required time                                                                                                                 13.841
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 13.841
data arrival time                                                                                                                 -70.993
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -57.152


#Path 18
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                     15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.527    37.307
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    38.303
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  3.632    41.935
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    42.931
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.097    47.027
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    48.023
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  4.151    52.174
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    53.479
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.564    57.043
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    58.294
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.594    61.889
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    62.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         3.435    66.320
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    67.625
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                                                        0.000    67.625
data arrival time                                                                                                                            67.625

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                                                      11.121    11.121
clock uncertainty                                                                                                                   0.000    11.121
cell setup time                                                                                                                     0.105    11.226
data required time                                                                                                                           11.226
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           11.226
data arrival time                                                                                                                           -67.625
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -56.398


#Path 19
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                           15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.173    35.953
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.204
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           2.950    40.155
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    41.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     5.692    47.284
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    48.280
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               3.464    51.744
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    53.049
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         5.269    58.318
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    59.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   3.923    63.238
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    64.489
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XSL[0] (T_FRAG)                                            4.278    68.767
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                                             1.462    70.229
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                                             0.000    70.229
data arrival time                                                                                                                  70.229

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           13.757    13.757
clock uncertainty                                                                                                         0.000    13.757
cell setup time                                                                                                           0.105    13.862
data required time                                                                                                                 13.862
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 13.862
data arrival time                                                                                                                 -70.229
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -56.367


#Path 20
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                           15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.173    35.953
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.204
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           2.950    40.155
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    41.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     5.692    47.284
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    48.280
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               3.464    51.744
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    53.049
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         5.269    58.318
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    59.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   3.923    63.238
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    64.489
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.t_frag.XSL[0] (T_FRAG)                                            5.270    69.759
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.t_frag.XZ[0] (T_FRAG)                                             1.462    71.221
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                                             0.000    71.221
data arrival time                                                                                                                  71.221

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                           14.896    14.896
clock uncertainty                                                                                                         0.000    14.896
cell setup time                                                                                                           0.105    15.001
data required time                                                                                                                 15.001
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 15.001
data arrival time                                                                                                                 -71.221
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -56.220


#Path 21
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                           15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.173    35.953
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.204
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           2.950    40.155
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    41.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     5.692    47.284
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    48.280
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               3.464    51.744
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    53.049
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         5.269    58.318
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    59.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   3.923    63.238
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    64.489
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XSL[0] (T_FRAG)                                            2.611    67.100
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                             1.462    68.562
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                                             0.000    68.562
data arrival time                                                                                                                  68.562

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                                           12.255    12.255
clock uncertainty                                                                                                         0.000    12.255
cell setup time                                                                                                           0.105    12.360
data required time                                                                                                                 12.360
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 12.360
data arrival time                                                                                                                 -68.562
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -56.202


#Path 22
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                           15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.173    35.953
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.204
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           2.950    40.155
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    41.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     5.692    47.284
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    48.280
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               3.464    51.744
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    53.049
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         5.269    58.318
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    59.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   3.923    63.238
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    64.489
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.t_frag.XSL[0] (T_FRAG)                                            5.989    70.478
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.t_frag.XZ[0] (T_FRAG)                                             1.462    71.940
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                                             0.000    71.940
data arrival time                                                                                                                  71.940

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                           15.773    15.773
clock uncertainty                                                                                                         0.000    15.773
cell setup time                                                                                                           0.105    15.878
data required time                                                                                                                 15.878
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 15.878
data arrival time                                                                                                                 -71.940
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -56.062


#Path 23
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                           15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.173    35.953
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.204
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           2.950    40.155
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    41.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     5.692    47.284
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    48.280
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               3.464    51.744
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    53.049
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         5.269    58.318
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    59.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   3.923    63.238
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    64.489
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.t_frag.XSL[0] (T_FRAG)                                            3.262    67.751
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                                             1.462    69.213
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                                             0.000    69.213
data arrival time                                                                                                                  69.213

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                                           13.211    13.211
clock uncertainty                                                                                                         0.000    13.211
cell setup time                                                                                                           0.105    13.316
data required time                                                                                                                 13.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 13.316
data arrival time                                                                                                                 -69.213
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -55.897


#Path 24
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                     15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.527    37.307
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    38.303
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  3.632    41.935
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    42.931
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.097    47.027
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    48.023
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  4.151    52.174
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    53.479
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.564    57.043
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    58.294
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.594    61.889
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    62.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XAB[0] (T_FRAG)                                                      5.824    68.708
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                                       1.305    70.013
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                                                       0.000    70.013
data arrival time                                                                                                                            70.013

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                                                     14.026    14.026
clock uncertainty                                                                                                                   0.000    14.026
cell setup time                                                                                                                     0.105    14.131
data required time                                                                                                                           14.131
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           14.131
data arrival time                                                                                                                           -70.013
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -55.882


#Path 25
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                           15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.173    35.953
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.204
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           2.950    40.155
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    41.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     5.692    47.284
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    48.280
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               3.464    51.744
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    53.049
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         5.269    58.318
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    59.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   3.923    63.238
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    64.489
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.t_frag.XSL[0] (T_FRAG)                                            4.024    68.513
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                                             1.462    69.975
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                                             0.000    69.975
data arrival time                                                                                                                  69.975

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                                           14.180    14.180
clock uncertainty                                                                                                         0.000    14.180
cell setup time                                                                                                           0.105    14.285
data required time                                                                                                                 14.285
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 14.285
data arrival time                                                                                                                 -69.975
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -55.690


#Path 26
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                           15.773    15.773
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.474
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.223    20.698
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.291
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.857    27.147
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.143
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.642    31.785
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.173    35.953
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.204
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           2.950    40.155
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    41.592
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     5.692    47.284
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    48.280
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               3.464    51.744
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    53.049
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         5.269    58.318
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    59.314
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   3.923    63.238
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    64.489
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XSL[0] (T_FRAG)                                            4.586    69.075
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                             1.462    70.537
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                                             0.000    70.537
data arrival time                                                                                                                  70.537

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                                           14.932    14.932
clock uncertainty                                                                                                         0.000    14.932
cell setup time                                                                                                           0.105    15.037
data required time                                                                                                                 15.037
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 15.037
data arrival time                                                                                                                 -70.537
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -55.499


#Path 27
Startpoint: currentstate_dff_Q_2.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Endpoint  : out:y.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
currentstate_dff_Q_2.QCK[0] (Q_FRAG)                                          5.433     5.433
currentstate_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     7.135
y_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                     3.952    11.087
y_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                      1.251    12.338
y_LUT2_O.t_frag.XAB[0] (T_FRAG)                                               2.862    15.200
y_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                1.305    16.505
$iopadmap$sequencedetector.y.O_DAT[0] (BIDIR_CELL)                            7.225    23.730
$iopadmap$sequencedetector.y.O_PAD_$out[0] (BIDIR_CELL)                       9.809    33.539
out:y.outpad[0] (.output)                                                     0.000    33.539
data arrival time                                                                      33.539

clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                      0.000
data arrival time                                                                     -33.539
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -33.539


#Path 28
Startpoint: currentstate_dff_Q_2.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Endpoint  : e_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                             0.000     0.000
clock source latency                                                              0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                       0.000     0.000
currentstate_dff_Q_2.QCK[0] (Q_FRAG)                                              5.433     5.433
currentstate_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     7.135
f_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.245    10.380
f_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.519    11.899
f_dff_Q_D_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 5.541    17.440
f_dff_Q_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.406    18.846
f_dff_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           2.611    21.457
f_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462    22.919
f_dff_Q_D_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                          2.553    25.473
f_dff_Q_D_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                           1.533    27.006
e_dff_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           2.483    29.489
e_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305    30.795
e_dff_Q.QD[0] (Q_FRAG)                                                            0.000    30.795
data arrival time                                                                          30.795

clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                             0.000     0.000
clock source latency                                                              0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                       0.000     0.000
e_dff_Q.QCK[0] (Q_FRAG)                                                           3.714     3.714
clock uncertainty                                                                 0.000     3.714
cell setup time                                                                   0.105     3.820
data required time                                                                          3.820
-------------------------------------------------------------------------------------------------
data required time                                                                          3.820
data arrival time                                                                         -30.795
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -26.975


#Path 29
Startpoint: currentstate_dff_Q_2.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Endpoint  : currentstate_dff_Q_2.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                             0.000     0.000
clock source latency                                                              0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                       0.000     0.000
currentstate_dff_Q_2.QCK[0] (Q_FRAG)                                              5.433     5.433
currentstate_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     7.135
f_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.245    10.380
f_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.519    11.899
f_dff_Q_D_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 5.541    17.440
f_dff_Q_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.406    18.846
f_dff_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           2.611    21.457
f_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462    22.919
f_dff_Q_D_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                          2.553    25.473
f_dff_Q_D_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                           1.533    27.006
currentstate_dff_Q_2.QD[0] (Q_FRAG)                                               4.483    31.489
data arrival time                                                                          31.489

clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                             0.000     0.000
clock source latency                                                              0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                       0.000     0.000
currentstate_dff_Q_2.QCK[0] (Q_FRAG)                                              5.433     5.433
clock uncertainty                                                                 0.000     5.433
cell setup time                                                                   0.105     5.539
data required time                                                                          5.539
-------------------------------------------------------------------------------------------------
data required time                                                                          5.539
data arrival time                                                                         -31.489
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -25.950


#Path 30
Startpoint: g_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Endpoint  : out:g.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
g_dff_Q.QCK[0] (Q_FRAG)                                                       3.810     3.810
g_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701     5.511
$iopadmap$sequencedetector.g.O_DAT[0] (BIDIR_CELL)                           10.208    15.719
$iopadmap$sequencedetector.g.O_PAD_$out[0] (BIDIR_CELL)                       9.809    25.528
out:g.outpad[0] (.output)                                                     0.000    25.528
data arrival time                                                                      25.528

clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                      0.000
data arrival time                                                                     -25.528
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -25.528


#Path 31
Startpoint: currentstate_dff_Q_2.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Endpoint  : f_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                             0.000     0.000
clock source latency                                                              0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                       0.000     0.000
currentstate_dff_Q_2.QCK[0] (Q_FRAG)                                              5.433     5.433
currentstate_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     7.135
f_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.245    10.380
f_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.519    11.899
f_dff_Q_D_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 5.541    17.440
f_dff_Q_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.406    18.846
f_dff_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           2.611    21.457
f_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462    22.919
f_dff_Q.QD[0] (Q_FRAG)                                                            4.698    27.617
data arrival time                                                                          27.617

clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                             0.000     0.000
clock source latency                                                              0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                       0.000     0.000
f_dff_Q.QCK[0] (Q_FRAG)                                                           3.244     3.244
clock uncertainty                                                                 0.000     3.244
cell setup time                                                                   0.105     3.349
data required time                                                                          3.349
-------------------------------------------------------------------------------------------------
data required time                                                                          3.349
data arrival time                                                                         -27.617
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -24.268


#Path 32
Startpoint: f_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Endpoint  : out:f.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
f_dff_Q.QCK[0] (Q_FRAG)                                                       3.244     3.244
f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701     4.945
$iopadmap$sequencedetector.f.O_DAT[0] (BIDIR_CELL)                            9.496    14.441
$iopadmap$sequencedetector.f.O_PAD_$out[0] (BIDIR_CELL)                       9.809    24.250
out:f.outpad[0] (.output)                                                     0.000    24.250
data arrival time                                                                      24.250

clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                      0.000
data arrival time                                                                     -24.250
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -24.250


#Path 33
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : e_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
f_dff_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       7.380    18.338
f_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    19.643
f_dff_Q_D_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                      2.553    22.196
f_dff_Q_D_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                       1.533    23.730
e_dff_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                       2.483    26.213
e_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.305    27.518
e_dff_Q.QD[0] (Q_FRAG)                                                        0.000    27.518
data arrival time                                                                      27.518

clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
e_dff_Q.QCK[0] (Q_FRAG)                                                       3.714     3.714
clock uncertainty                                                             0.000     3.714
cell setup time                                                               0.105     3.820
data required time                                                                      3.820
---------------------------------------------------------------------------------------------
data required time                                                                      3.820
data arrival time                                                                     -27.518
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -23.699


#Path 34
Startpoint: e_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Endpoint  : out:e.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
e_dff_Q.QCK[0] (Q_FRAG)                                                       3.714     3.714
e_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701     5.416
$iopadmap$sequencedetector.e.O_DAT[0] (BIDIR_CELL)                            8.289    13.705
$iopadmap$sequencedetector.e.O_PAD_$out[0] (BIDIR_CELL)                       9.809    23.514
out:e.outpad[0] (.output)                                                     0.000    23.514
data arrival time                                                                      23.514

clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                      0.000
data arrival time                                                                     -23.514
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -23.514


#Path 35
Startpoint: c_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Endpoint  : out:c.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
c_dff_Q.QCK[0] (Q_FRAG)                                                       4.066     4.066
c_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701     5.767
$iopadmap$sequencedetector.c.O_DAT[0] (BIDIR_CELL)                            7.871    13.638
$iopadmap$sequencedetector.c.O_PAD_$out[0] (BIDIR_CELL)                       9.809    23.447
out:c.outpad[0] (.output)                                                     0.000    23.447
data arrival time                                                                      23.447

clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                      0.000
data arrival time                                                                     -23.447
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -23.447


#Path 36
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : currentstate_dff_Q_2.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
f_dff_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       7.380    18.338
f_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    19.643
f_dff_Q_D_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                      2.553    22.196
f_dff_Q_D_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                       1.533    23.730
currentstate_dff_Q_2.QD[0] (Q_FRAG)                                           4.483    28.213
data arrival time                                                                      28.213

clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
currentstate_dff_Q_2.QCK[0] (Q_FRAG)                                          5.433     5.433
clock uncertainty                                                             0.000     5.433
cell setup time                                                               0.105     5.539
data required time                                                                      5.539
---------------------------------------------------------------------------------------------
data required time                                                                      5.539
data arrival time                                                                     -28.213
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -22.674


#Path 37
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : a_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
e_dff_Q_D_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                             7.831    18.789
e_dff_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.406    20.195
a_dff_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                       3.840    24.035
a_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.605    25.641
a_dff_Q.QD[0] (Q_FRAG)                                                        0.000    25.641
data arrival time                                                                      25.641

clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
a_dff_Q.QCK[0] (Q_FRAG)                                                       3.146     3.146
clock uncertainty                                                             0.000     3.146
cell setup time                                                               0.105     3.251
data required time                                                                      3.251
---------------------------------------------------------------------------------------------
data required time                                                                      3.251
data arrival time                                                                     -25.641
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -22.389


#Path 38
Startpoint: a_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Endpoint  : out:a.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
a_dff_Q.QCK[0] (Q_FRAG)                                                       3.146     3.146
a_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701     4.847
$iopadmap$sequencedetector.a.O_DAT[0] (BIDIR_CELL)                            7.469    12.316
$iopadmap$sequencedetector.a.O_PAD_$out[0] (BIDIR_CELL)                       9.809    22.125
out:a.outpad[0] (.output)                                                     0.000    22.125
data arrival time                                                                      22.125

clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                      0.000
data arrival time                                                                     -22.125
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -22.125


#Path 39
Startpoint: a_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Endpoint  : out:d.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
a_dff_Q.QCK[0] (Q_FRAG)                                                       3.146     3.146
a_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701     4.847
$iopadmap$sequencedetector.d.O_DAT[0] (BIDIR_CELL)                            7.416    12.263
$iopadmap$sequencedetector.d.O_PAD_$out[0] (BIDIR_CELL)                       9.809    22.072
out:d.outpad[0] (.output)                                                     0.000    22.072
data arrival time                                                                      22.072

clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                      0.000
data arrival time                                                                     -22.072
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -22.072


#Path 40
Startpoint: currentstate_dff_Q_2.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Endpoint  : a_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                   0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
currentstate_dff_Q_2.QCK[0] (Q_FRAG)                                    5.433     5.433
currentstate_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                   1.701     7.135
y_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                               3.952    11.087
y_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                1.251    12.338
e_dff_Q_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.283    17.621
e_dff_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    18.872
a_dff_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                 3.840    22.712
a_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.605    24.317
a_dff_Q.QD[0] (Q_FRAG)                                                  0.000    24.317
data arrival time                                                                24.317

clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                   0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
a_dff_Q.QCK[0] (Q_FRAG)                                                 3.146     3.146
clock uncertainty                                                       0.000     3.146
cell setup time                                                         0.105     3.251
data required time                                                                3.251
---------------------------------------------------------------------------------------
data required time                                                                3.251
data arrival time                                                               -24.317
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -21.066


#Path 41
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : f_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
f_dff_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       7.380    18.338
f_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    19.643
f_dff_Q.QD[0] (Q_FRAG)                                                        4.698    24.341
data arrival time                                                                      24.341

clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
f_dff_Q.QCK[0] (Q_FRAG)                                                       3.244     3.244
clock uncertainty                                                             0.000     3.244
cell setup time                                                               0.105     3.349
data required time                                                                      3.349
---------------------------------------------------------------------------------------------
data required time                                                                      3.349
data arrival time                                                                     -24.341
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -20.992


#Path 42
Startpoint: currentstate_dff_Q_2.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Endpoint  : currentstate_dff_Q_1.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                    0.000     0.000
clock source latency                                                     0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
currentstate_dff_Q_2.QCK[0] (Q_FRAG)                                     5.433     5.433
currentstate_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                    1.701     7.135
f_dff_Q_D_LUT3_I0_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.651    10.785
f_dff_Q_D_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    12.036
f_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                        4.052    16.089
f_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.251    17.340
f_dff_Q_D_LUT3_I0_O_LUT2_O.t_frag.XAB[0] (T_FRAG)                        4.500    21.840
f_dff_Q_D_LUT3_I0_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    23.145
currentstate_dff_Q_1.QD[0] (Q_FRAG)                                      0.000    23.145
data arrival time                                                                 23.145

clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                    0.000     0.000
clock source latency                                                     0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
currentstate_dff_Q_1.QCK[0] (Q_FRAG)                                     4.602     4.602
clock uncertainty                                                        0.000     4.602
cell setup time                                                          0.105     4.708
data required time                                                                 4.708
----------------------------------------------------------------------------------------
data required time                                                                 4.708
data arrival time                                                                -23.145
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -18.437


#Path 43
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : currentstate_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
f_dff_Q_D_LUT3_I0_O_LUT2_O_1.t_frag.XSL[0] (T_FRAG)                           6.491    17.449
f_dff_Q_D_LUT3_I0_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                            1.462    18.911
currentstate_dff_Q.QD[0] (Q_FRAG)                                             0.000    18.911
data arrival time                                                                      18.911

clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
currentstate_dff_Q.QCK[0] (Q_FRAG)                                            3.367     3.367
clock uncertainty                                                             0.000     3.367
cell setup time                                                               0.105     3.473
data required time                                                                      3.473
---------------------------------------------------------------------------------------------
data required time                                                                      3.473
data arrival time                                                                     -18.911
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -15.438


#Path 44
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : g_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
g_dff_Q_D_LUT3_O.t_frag.XA1[0] (T_FRAG)                                       6.792    17.750
g_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.549    19.300
g_dff_Q.QD[0] (Q_FRAG)                                                        0.000    19.300
data arrival time                                                                      19.300

clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
g_dff_Q.QCK[0] (Q_FRAG)                                                       3.810     3.810
clock uncertainty                                                             0.000     3.810
cell setup time                                                               0.105     3.915
data required time                                                                      3.915
---------------------------------------------------------------------------------------------
data required time                                                                      3.915
data arrival time                                                                     -19.300
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -15.385


#Path 45
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : currentstate_dff_Q_1.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
f_dff_Q_D_LUT3_I0_O_LUT2_O.t_frag.XSL[0] (T_FRAG)                             7.390    18.348
f_dff_Q_D_LUT3_I0_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                              1.462    19.810
currentstate_dff_Q_1.QD[0] (Q_FRAG)                                           0.000    19.810
data arrival time                                                                      19.810

clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
currentstate_dff_Q_1.QCK[0] (Q_FRAG)                                          4.602     4.602
clock uncertainty                                                             0.000     4.602
cell setup time                                                               0.105     4.708
data required time                                                                      4.708
---------------------------------------------------------------------------------------------
data required time                                                                      4.708
data arrival time                                                                     -19.810
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -15.102


#Path 46
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : c_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
c_dff_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                       6.116    17.074
c_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.462    18.536
c_dff_Q.QD[0] (Q_FRAG)                                                        0.000    18.536
data arrival time                                                                      18.536

clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
c_dff_Q.QCK[0] (Q_FRAG)                                                       4.066     4.066
clock uncertainty                                                             0.000     4.066
cell setup time                                                               0.105     4.171
data required time                                                                      4.171
---------------------------------------------------------------------------------------------
data required time                                                                      4.171
data arrival time                                                                     -18.536
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -14.365


#Path 47
Startpoint: currentstate_dff_Q_2.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Endpoint  : currentstate_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                             0.000     0.000
clock source latency                                                              0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                       0.000     0.000
currentstate_dff_Q_2.QCK[0] (Q_FRAG)                                              5.433     5.433
currentstate_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     7.135
f_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.245    10.380
f_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.519    11.899
f_dff_Q_D_LUT3_I0_O_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                               2.591    14.490
f_dff_Q_D_LUT3_I0_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                1.305    15.795
currentstate_dff_Q.QD[0] (Q_FRAG)                                                 0.000    15.795
data arrival time                                                                          15.795

clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                             0.000     0.000
clock source latency                                                              0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                       0.000     0.000
currentstate_dff_Q.QCK[0] (Q_FRAG)                                                3.367     3.367
clock uncertainty                                                                 0.000     3.367
cell setup time                                                                   0.105     3.473
data required time                                                                          3.473
-------------------------------------------------------------------------------------------------
data required time                                                                          3.473
data arrival time                                                                         -15.795
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -12.322


#Path 48
Startpoint: currentstate_dff_Q_2.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Endpoint  : g_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                      0.000     0.000
currentstate_dff_Q_2.QCK[0] (Q_FRAG)                             5.433     5.433
currentstate_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]            1.701     7.135
y_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        3.952    11.087
y_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.251    12.338
g_dff_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                          2.591    14.929
g_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305    16.234
g_dff_Q.QD[0] (Q_FRAG)                                           0.000    16.234
data arrival time                                                         16.234

clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                      0.000     0.000
g_dff_Q.QCK[0] (Q_FRAG)                                          3.810     3.810
clock uncertainty                                                0.000     3.810
cell setup time                                                  0.105     3.915
data required time                                                         3.915
--------------------------------------------------------------------------------
data required time                                                         3.915
data arrival time                                                        -16.234
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.319


#Path 49
Startpoint: currentstate_dff_Q_2.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Endpoint  : c_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2989)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                   0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
currentstate_dff_Q_2.QCK[0] (Q_FRAG)                                    5.433     5.433
currentstate_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                   1.701     7.135
c_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                       3.648    10.783
c_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.533    12.316
c_dff_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 2.400    14.716
c_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    16.021
c_dff_Q.QD[0] (Q_FRAG)                                                  0.000    16.021
data arrival time                                                                16.021

clock $auto$clkbufmap.cc:247:execute$2989 (rise edge)                   0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
c_dff_Q.QCK[0] (Q_FRAG)                                                 4.066     4.066
clock uncertainty                                                       0.000     4.066
cell setup time                                                         0.105     4.171
data required time                                                                4.171
---------------------------------------------------------------------------------------
data required time                                                                4.171
data arrival time                                                               -16.021
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.850


#End of timing report
