0,raw_designs/vtr_designs/verilog/LU32PEEng.v.out,17120,336366,6565,187642,9,33548,0,13859
1,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/DataTransferUnit.v.out,409,25522,158,17012,4,4492,0,335
2,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v.out,16429,303315,6309,164319,5,29056,0,13304
3,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v.out,480,8077,214,5911,0,0,0,463
4,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/MarshallerController.v.out,232,1700,49,483,0,0,0,217
5,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo.v.out,45,206,22,92,1,28,0,33
6,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/assemble.v.out,16,257,12,163,0,0,0,7
7,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/div_24b.v.out,75,2076,28,1247,0,0,0,94
8,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/dual_port_ram.v.out,17,2603,9,1047,1,2560,0,12
9,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/exponent.v.out,10,130,5,32,0,0,0,6
10,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/flag.v.out,10,14,7,11,0,0,0,5
11,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpmul.v.out,344,4098,157,1978,0,0,0,239
12,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v.out,126,1419,11,243,0,0,0,148
13,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_div.v.out,137,3170,40,1442,0,0,0,176
14,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/memcmd_fifo.v.out,45,494,22,281,1,112,0,33
15,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/mult_add.v.out,480,5779,178,2483,0,0,0,389
16,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/multiply_a.v.out,4,97,4,97,0,0,0,1
17,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/normalize.v.out,7,148,4,98,0,0,0,4
18,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/prenorm.v.out,108,1792,14,210,0,0,0,98
19,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/preprocess.v.out,31,153,23,145,0,0,0,21
20,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram.v.out,28,16559,20,10401,1,7168,0,14
24,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/rfifo.v.out,90,2045,22,1568,1,256,0,93
25,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/round.v.out,45,327,22,211,0,0,0,34
26,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/shift.v.out,47,472,11,374,0,0,0,42
27,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/special.v.out,24,206,14,136,0,0,0,17
28,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/top_ram.v.out,26,557,18,341,1,384,0,14
29,raw_designs/vtr_designs/verilog/LU32PEEng_submodules/wfifo.v.out,80,15526,23,8292,1,4096,0,67
30,raw_designs/vtr_designs/verilog/LU64PEEng.v.out,32760,660463,12389,369287,9,74576,0,26507
31,raw_designs/vtr_designs/verilog/LU64PEEng_submodules/DataTransferUnit.v.out,489,48287,158,32520,4,8592,0,431
32,raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v.out,31989,599113,12133,324929,5,65984,0,25856
33,raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LUControl.v.out,520,13346,214,10698,0,0,0,503
34,raw_designs/vtr_designs/verilog/LU64PEEng_submodules/MarshallerController.v.out,232,1720,49,496,0,0,0,217
35,raw_designs/vtr_designs/verilog/LU64PEEng_submodules/addr_fifo.v.out,45,221,22,101,1,32,0,33
50,raw_designs/vtr_designs/verilog/LU64PEEng_submodules/ram.v.out,28,33077,20,20773,1,16384,0,14
54,raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo.v.out,138,3119,22,2593,1,256,0,157
58,raw_designs/vtr_designs/verilog/LU64PEEng_submodules/top_ram.v.out,26,569,18,349,1,448,0,14
59,raw_designs/vtr_designs/verilog/LU64PEEng_submodules/wfifo.v.out,112,30904,23,16485,1,8192,0,99
60,raw_designs/vtr_designs/verilog/LU8PEEng.v.out,5382,92774,2197,51032,9,6788,0,4357
61,raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v.out,349,8392,158,5356,4,1412,0,263
62,raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v.out,4751,81041,1941,43539,5,5376,0,3874
63,raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v.out,450,3829,214,2097,0,0,0,433
64,raw_designs/vtr_designs/verilog/LU8PEEng_submodules/MarshallerController.v.out,232,1660,49,457,0,0,0,217
65,raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v.out,45,176,22,74,1,20,0,33
71,raw_designs/vtr_designs/verilog/LU8PEEng_submodules/fpmul.v.out,343,4097,157,1978,0,0,0,237
75,raw_designs/vtr_designs/verilog/LU8PEEng_submodules/mult_add.v.out,479,5778,178,2483,0,0,0,387
80,raw_designs/vtr_designs/verilog/LU8PEEng_submodules/ram.v.out,28,4163,20,2617,1,1280,0,14
84,raw_designs/vtr_designs/verilog/LU8PEEng_submodules/rfifo.v.out,54,1237,22,798,1,256,0,45
88,raw_designs/vtr_designs/verilog/LU8PEEng_submodules/top_ram.v.out,26,533,18,325,1,256,0,14
89,raw_designs/vtr_designs/verilog/LU8PEEng_submodules/wfifo.v.out,56,3990,23,2146,1,1024,0,43
90,raw_designs/vtr_designs/verilog/and_latch.v.out,5,5,4,4,0,0,0,2
91,raw_designs/vtr_designs/verilog/arm_core.v.out,3357,42040,1102,20390,16,305152,0,2878
92,raw_designs/vtr_designs/verilog/arm_core_submodules/a25_alu.v.out,56,786,27,477,0,0,0,41
93,raw_designs/vtr_designs/verilog/arm_core_submodules/a25_barrel_shift.v.out,262,5493,38,597,0,0,0,240
94,raw_designs/vtr_designs/verilog/arm_core_submodules/a25_coprocessor.v.out,37,336,19,287,0,0,0,26
95,raw_designs/vtr_designs/verilog/arm_core_submodules/a25_dcache.v.out,332,7138,116,3450,8,152576,0,295
96,raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v.out,1092,5245,207,1104,0,0,0,1063
97,raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v.out,994,14516,317,5031,0,0,0,844
98,raw_designs/vtr_designs/verilog/arm_core_submodules/a25_fetch.v.out,325,6020,120,3209,8,152576,0,278
99,raw_designs/vtr_designs/verilog/arm_core_submodules/a25_icache.v.out,206,5275,92,2710,8,152576,0,176
100,raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v.out,498,8174,171,4252,8,152576,0,436
101,raw_designs/vtr_designs/verilog/arm_core_submodules/a25_multiply.v.out,46,665,21,425,0,0,0,37
102,raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v.out,314,5009,91,2012,0,0,0,280
103,raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_full.v.out,210,4632,11,209,0,0,0,204
104,raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_quick.v.out,34,680,11,209,0,0,0,28
105,raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v.out,283,5955,141,4714,0,0,0,223
106,raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v.out,71,1211,32,980,0,0,0,62
107,raw_designs/vtr_designs/verilog/arm_core_submodules/a25_write_back.v.out,12,166,12,166,0,0,0,3
108,raw_designs/vtr_designs/verilog/arm_core_submodules/single_port_ram_128_8.v.out,9,658,5,266,1,32768,0,6
109,raw_designs/vtr_designs/verilog/arm_core_submodules/single_port_ram_21_8.v.out,9,123,5,52,1,5376,0,6
110,raw_designs/vtr_designs/verilog/bgm.v.out,53143,115194,6303,54923,0,0,0,50892
111,raw_designs/vtr_designs/verilog/bgm_submodules/add_sub27.v.out,7,139,5,83,0,0,0,3
112,raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter.v.out,150,296,3,102,0,0,0,148
113,raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter_new.v.out,174,344,3,118,0,0,0,172
115,raw_designs/vtr_designs/verilog/bgm_submodules/b_right_shifter_new.v.out,87,169,3,59,0,0,0,85
117,raw_designs/vtr_designs/verilog/bgm_submodules/except.v.out,61,179,31,149,0,0,0,52
118,raw_designs/vtr_designs/verilog/bgm_submodules/fpu_add.v.out,2711,5795,314,2749,0,0,0,2599
119,raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v.out,2603,5491,306,2504,0,0,0,2499
120,raw_designs/vtr_designs/verilog/bgm_submodules/mul_r2.v.out,6,193,5,145,0,0,0,3
121,raw_designs/vtr_designs/verilog/bgm_submodules/post_norm.v.out,2303,4074,145,1377,0,0,0,2268
122,raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm.v.out,237,749,55,541,0,0,0,219
123,raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v.out,82,349,34,227,0,0,0,75
124,raw_designs/vtr_designs/verilog/bgm_submodules/pri_encoder.v.out,1371,1663,3,60,0,0,0,1369
125,raw_designs/vtr_designs/verilog/blob_merge.v.out,1797,9110,161,2085,0,0,0,1768
126,raw_designs/vtr_designs/verilog/blob_merge_submodules/divider.v.out,39,422,39,422,0,0,0,24
127,raw_designs/vtr_designs/verilog/boundtop.v.out,2547,12628,715,7290,1,320,0,2137
128,raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v.out,436,2161,119,1254,0,0,0,373
129,raw_designs/vtr_designs/verilog/boundtop_submodules/listhandler.v.out,443,939,44,277,0,0,0,423
130,raw_designs/vtr_designs/verilog/boundtop_submodules/onlyonecycle.v.out,24,61,8,10,0,0,0,21
131,raw_designs/vtr_designs/verilog/boundtop_submodules/rayinterface.v.out,33,153,18,128,0,0,0,24
132,raw_designs/vtr_designs/verilog/boundtop_submodules/resultcounter.v.out,15,52,9,15,0,0,0,10
133,raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v.out,73,574,40,535,0,0,0,69
134,raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v.out,96,477,46,386,0,0,0,68
135,raw_designs/vtr_designs/verilog/boundtop_submodules/single_port_ram.v.out,9,1302,5,524,1,2560,0,6
136,raw_designs/vtr_designs/verilog/boundtop_submodules/sortedstack.v.out,170,1964,32,493,0,0,0,163
137,raw_designs/vtr_designs/verilog/boundtop_submodules/spram.v.out,7,67,7,67,0,0,0,2
138,raw_designs/vtr_designs/verilog/boundtop_submodules/spramblock.v.out,14,258,10,152,1,320,0,6
139,raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v.out,97,747,27,507,0,0,0,86
140,raw_designs/vtr_designs/verilog/boundtop_submodules/vblockramcontroller.v.out,90,570,31,346,1,320,0,72
141,raw_designs/vtr_designs/verilog/ch_intrinsics.v.out,82,747,38,573,1,40,0,64
142,raw_designs/vtr_designs/verilog/ch_intrinsics_submodules/memory_controller.v.out,22,176,16,145,1,40,0,14
144,raw_designs/vtr_designs/verilog/diffeq1.v.out,36,842,15,387,0,0,0,29
145,raw_designs/vtr_designs/verilog/diffeq2.v.out,17,451,8,194,0,0,0,13
146,raw_designs/vtr_designs/verilog/koios/attention_layer.v.out,5822,231931,2730,65784,6,108544,0,4903
147,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/ExpLUT.v.out,131,168,2,39,0,0,0,130
148,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FP8LUT2.v.out,258,280,2,24,0,0,0,257
149,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub.v.out,233,1761,150,1360,0,0,0,160
150,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignModule.v.out,8,71,8,71,0,0,0,5
151,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignShift1.v.out,11,114,9,112,0,0,0,11
152,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignShift2.v.out,11,63,5,57,0,0,0,17
153,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_ExceptionModule.v.out,23,61,13,51,0,0,0,15
154,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_ExecutionModule.v.out,13,84,10,49,0,0,0,6
155,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeModule.v.out,16,116,4,56,0,0,0,14
156,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v.out,26,175,7,140,0,0,0,41
157,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift2.v.out,14,62,13,61,0,0,0,6
158,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_PrealignModule.v.out,30,295,16,95,0,0,0,19
159,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_RoundModule.v.out,36,130,20,78,0,0,0,22
160,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPLUT1.v.out,34,53,2,21,0,0,0,33
161,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/align.v.out,4,49,3,33,0,0,0,2
162,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/align_t.v.out,6,87,5,55,0,0,0,1
163,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/am_shift.v.out,3,37,3,37,0,0,0,1
164,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/am_shift_t.v.out,8,87,4,56,0,0,0,5
165,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/comparator.v.out,63,247,14,74,0,0,0,55
166,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/divideby8.v.out,3,48,3,48,0,0,0,2
167,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram.v.out,17,10263,9,4109,1,32768,0,12
168,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram_small.v.out,17,199,9,85,1,8192,0,12
169,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram_t.v.out,17,5147,9,2063,1,32768,0,12
170,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/exception.v.out,15,124,8,51,0,0,0,10
171,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/expunit.v.out,152,533,19,323,0,0,0,144
172,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/final_out.v.out,7,58,5,49,0,0,0,5
173,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/final_out_t.v.out,10,111,4,78,0,0,0,7
174,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/fixed_point_addsub.v.out,17,206,9,89,0,0,0,10
175,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/float_to_int_fp16.v.out,39,531,26,375,0,0,0,16
176,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/int_to_float_fp16.v.out,53,473,39,340,0,0,0,29
177,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v.out,633,3271,235,2293,0,0,0,499
178,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/lzc.v.out,9,57,6,54,0,0,0,10
179,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v.out,302,1203,100,505,0,0,0,233
180,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub.v.out,83,990,51,522,0,0,0,40
181,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode3_exp.v.out,620,2264,88,1424,0,0,0,576
182,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode4_adder_tree.v.out,103,1130,59,575,0,0,0,56
183,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode5_ln.v.out,640,3308,242,2330,0,0,0,499
186,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/qadd2.v.out,3,48,3,48,0,0,0,1
187,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/signedmul.v.out,21,278,14,181,0,0,0,20
188,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v.out,2725,14938,831,9095,0,0,0,2217
189,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/sub.v.out,2,10,2,10,0,0,0,0
190,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/sub2.v.out,3,42,2,10,0,0,0,1
191,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/sub_t.v.out,3,44,2,12,0,0,0,1
192,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/two_comp_t.v.out,4,85,3,57,0,0,0,2
193,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_add.v.out,272,5330,272,5330,0,0,0,80
194,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_add_32.v.out,136,2642,136,2642,0,0,0,40
195,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul.v.out,1349,20866,901,14658,0,0,0,1280
196,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul_32.v.out,677,10434,453,7330,0,0,0,640
197,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v.out,62,2519,10,277,1,1024,0,62
198,raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram_2.v.out,398,134347,10,2121,1,1024,0,454
199,raw_designs/vtr_designs/verilog/koios/bnn.v.out,11734,153967,11464,153697,0,0,0,7865
200,raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v.out,1046,16991,1046,16991,0,0,0,1029
201,raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v.out,1374,21744,1374,21744,0,0,0,1327
202,raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v.out,3061,48616,3061,48616,0,0,0,2974
203,raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v.out,393,6078,393,6078,0,0,0,348
204,raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_10ns_26_2_0.v.out,13,111,12,86,0,0,0,2
205,raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_10ns_26_2_0_MulnS_4.v.out,6,80,6,80,0,0,0,2
206,raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_11ns_26_2_0.v.out,13,112,12,87,0,0,0,2
207,raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_11ns_26_2_0_MulnS_1.v.out,6,81,6,81,0,0,0,2
208,raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_12ns_26_2_0.v.out,13,113,12,88,0,0,0,2
209,raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_12ns_26_2_0_MulnS_0.v.out,6,82,6,82,0,0,0,2
210,raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_13ns_26_2_0.v.out,13,114,12,89,0,0,0,2
211,raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_13ns_26_2_0_MulnS_2.v.out,6,83,6,83,0,0,0,2
212,raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0.v.out,13,103,12,80,0,0,0,2
213,raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0_MulnS_5.v.out,6,74,6,74,0,0,0,2
214,raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_9ns_25_2_0.v.out,13,107,12,83,0,0,0,2
215,raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_9ns_25_2_0_MulnS_3.v.out,6,77,6,77,0,0,0,2
216,raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v.out,1322,17287,1322,17287,0,0,0,450
217,raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v.out,683,8646,683,8646,0,0,0,226
218,raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v.out,681,8715,681,8715,0,0,0,226
219,raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0.v.out,106,1247,106,1247,0,0,0,36
220,raw_designs/vtr_designs/verilog/koios/bnn_submodules/relu_max_ap_fixed_ap_fixed_1_relu1_config13_s.v.out,353,2593,321,2561,0,0,0,160
221,raw_designs/vtr_designs/verilog/koios/bnn_submodules/relu_max_ap_fixed_ap_fixed_1_relu1_config5_s.v.out,705,5185,641,5121,0,0,0,320
223,raw_designs/vtr_designs/verilog/koios/clstm_like.large.v.out,169938,2522379,137582,2068519,56,102276,0,71912
224,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_1_18_10_160_512_3_16_1.v.out,63423,1035463,58575,922523,0,0,0,20782
225,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_2_18_10_48_1.v.out,83348,1036580,57668,771236,0,0,0,44155
226,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v.out,16148,267749,14900,236345,6,10692,0,5303
227,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/abs_unit_18.v.out,11,96,10,78,0,0,0,4
228,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/addfxp_18_1.v.out,6,91,5,73,0,0,0,2
229,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v.out,8105,135009,7623,121508,0,0,0,3235
230,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v.out,1145,18812,1033,16252,0,0,0,338
231,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v.out,587,9291,523,8139,0,0,0,163
234,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/counter_20_1.v.out,7,64,4,17,0,0,0,4
241,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v.out,1899,30990,1723,27278,0,0,0,501
242,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mac_18_13_23_32.v.out,18,244,16,180,0,0,0,9
243,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_18_1.v.out,22,374,20,300,0,0,0,11
244,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_36_0.v.out,18,296,16,224,0,0,0,7
245,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dual_port_ram.v.out,17,2907,9,1167,1,1728,0,12
246,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v.out,345,6057,297,5193,0,0,0,195
247,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v.out,72,1143,63,981,0,0,0,39
248,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_1810_9_1.v.out,344,5938,325,5235,0,0,0,147
249,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v.out,1737,30633,1641,27081,0,0,0,746
251,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_32_11.v.out,15,232,14,200,0,0,0,8
252,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_37_10.v.out,15,267,14,230,0,0,0,8
254,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v.out,15883,194059,10747,141355,0,0,0,8433
255,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v.out,15745,256953,14534,228719,0,0,0,5194
256,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/multfix_alt_dsp_18.v.out,30,514,28,442,0,0,0,7
257,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.v.out,15620,254822,14409,226588,0,0,0,5194
259,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v.out,12354,133890,7362,85602,0,0,0,6628
260,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v.out,239,4047,154,2602,0,0,0,170
261,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/ram_288_0_42.v.out,25,4073,17,2333,1,1728,0,12
263,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shiftRegFIFO_2_1.v.out,6,6,6,6,0,0,0,2
264,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shiftRegFIFO_5_1.v.out,9,9,9,9,0,0,0,5
265,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_1.v.out,131,1491,131,1491,0,0,0,16
266,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_3.v.out,163,2067,163,2067,0,0,0,48
267,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_10.v.out,1203,19155,1203,19155,0,0,0,864
268,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_14.v.out,1011,15699,1011,15699,0,0,0,672
270,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_3.v.out,483,6195,483,6195,0,0,0,144
271,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_6.v.out,627,8787,627,8787,0,0,0,288
272,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_910.v.out,156,2298,156,2298,0,0,0,90
273,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_12.v.out,7,7,7,7,0,0,0,2
274,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_1.v.out,6,57,6,57,0,0,0,1
275,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_10.v.out,15,219,15,219,0,0,0,10
276,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_14.v.out,19,291,19,291,0,0,0,14
277,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_18.v.out,23,363,23,363,0,0,0,18
278,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_3.v.out,8,93,8,93,0,0,0,3
279,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_6.v.out,11,147,11,147,0,0,0,6
281,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_1_3.v.out,8,8,8,8,0,0,0,3
282,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sigmoid_core_18_18_10_32_1.v.out,243,2571,140,1583,0,0,0,134
283,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/single_port_ram.v.out,9,1454,5,584,1,1728,0,6
284,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage1_parameter_buffer_18_3_16_42_2688.v.out,784,32847,664,20545,24,46656,0,196
285,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64.v.out,164,14691,132,9357,3,5184,0,48
286,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_mt_buffer_18_3_16_64_32.v.out,139,5520,100,3617,1,1728,0,58
287,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_parameter_buffer_18_3_16_64.v.out,1306,55199,1205,36798,21,36288,0,165
288,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage3_X_Y_buffer_18_16_3_10_32_64.v.out,151,6071,118,4174,1,1728,0,64
289,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage3_parameter_buffer_18_3_16_64_2048.v.out,213,8329,177,5176,6,10692,0,57
291,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sum_complex_vector_unit_18_18_16_42.v.out,171,2948,104,1749,0,0,0,103
294,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_16_3_64_Wfc_0.v.out,89,6146,75,3524,3,5184,0,23
301,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_3_64_2048_Wym_imag_half_0.v.out,68,3575,54,2062,3,5346,0,23
303,raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_42_3_2688Wcxr_imag_half_0.v.out,68,3590,54,2072,3,5832,0,23
311,raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v.out,117077,1743007,95198,1433191,38,69984,0,48911
312,raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_1_18_10_160_512_2_16_1.v.out,45019,734463,41547,654215,0,0,0,14582
313,raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v.out,55636,691124,38516,514228,0,0,0,29451
314,raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_3_18_10_64_2048_2_16_1.v.out,11519,190413,10625,168194,4,7776,0,3737
317,raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v.out,6068,100821,5687,90582,0,0,0,2337
334,raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v.out,233,4041,201,3465,0,0,0,131
337,raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v.out,1161,20425,1097,18057,0,0,0,498
342,raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v.out,10603,129387,7179,94251,0,0,0,5625
343,raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/matrix_times_two_vectors_18_10_2_672_16_1.v.out,11178,182315,10311,162254,0,0,0,3644
345,raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v.out,11087,180796,10220,160735,0,0,0,3644
347,raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v.out,8242,89266,4914,57074,0,0,0,4420
348,raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v.out,155,2603,104,1736,0,0,0,102
355,raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_10.v.out,803,12771,803,12771,0,0,0,576
356,raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_14.v.out,675,10467,675,10467,0,0,0,448
358,raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_3.v.out,323,4131,323,4131,0,0,0,96
359,raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_6.v.out,419,5859,419,5859,0,0,0,192
372,raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v.out,536,21983,456,13761,16,31104,0,132
373,raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage2_Ct_buffer_18_2_16_64.v.out,119,10003,97,6442,2,3456,0,33
375,raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage2_parameter_buffer_18_2_16_64.v.out,879,36831,813,24562,14,24192,0,109
377,raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage3_parameter_buffer_18_2_16_64_2048.v.out,151,5631,125,3490,4,7776,0,41
382,raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_16_2_64_Wfc_0.v.out,60,4098,51,2352,2,3456,0,15
389,raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_2_64_2048_Wym_imag_half_0.v.out,46,2388,37,1381,2,3888,0,15
391,raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_42_2_2688Wcxr_imag_half_0.v.out,46,2394,37,1386,2,3888,0,15
399,raw_designs/vtr_designs/verilog/koios/clstm_like.small.v.out,64216,963623,52814,797857,20,36720,0,25910
400,raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_1_18_10_160_512_1_16_1.v.out,26615,433463,24519,385907,0,0,0,8382
401,raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v.out,27924,345668,19364,257220,0,0,0,14747
402,raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v.out,6890,113065,6350,100037,2,3888,0,2171
405,raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v.out,4031,66633,3751,59656,0,0,0,1439
420,raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v.out,121,2025,105,1737,0,0,0,67
423,raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_18_10_16_1.v.out,585,10217,553,9033,0,0,0,250
428,raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v.out,5323,64715,3611,47147,0,0,0,2817
429,raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/matrix_times_two_vectors_18_10_1_672_16_1.v.out,6611,107677,6088,95789,0,0,0,2094
431,raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42.v.out,6554,106770,6031,94882,0,0,0,2094
433,raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v.out,4130,44642,2466,28546,0,0,0,2212
434,raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/pipelined_input_18_1_16.v.out,71,1159,54,870,0,0,0,34
440,raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_10.v.out,403,6387,403,6387,0,0,0,288
441,raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_14.v.out,339,5235,339,5235,0,0,0,224
444,raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_6.v.out,211,2931,211,2931,0,0,0,96
457,raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage1_parameter_buffer_18_1_16_42_2688.v.out,288,11119,248,6977,8,15552,0,68
458,raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_Ct_buffer_18_1_16_64.v.out,74,5315,62,3527,1,1728,0,18
460,raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v.out,452,18463,421,12326,7,12096,0,53
462,raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v.out,89,2921,73,1798,2,3888,0,25
467,raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_16_1_64_Wfc_0.v.out,31,2050,27,1180,1,1728,0,7
474,raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_1_64_2048_Wym_imag_half_0.v.out,24,1195,20,697,1,1944,0,7
476,raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_42_1_2688Wcxr_imag_half_0.v.out,24,1198,20,700,1,1944,0,7
484,raw_designs/vtr_designs/verilog/koios/conv_layer.v.out,7650,116583,5249,87204,14,229376,0,4392
485,raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v.out,8609,103001,5711,92555,21,9984,0,5103
486,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub.v.out,225,1688,145,1306,0,0,0,151
488,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_AlignShift1.v.out,12,74,6,68,0,0,0,18
491,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_ExecutionModule.v.out,12,79,9,44,0,0,0,6
493,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_NormalizeShift1.v.out,19,152,7,140,0,0,0,20
496,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_RoundModule.v.out,35,124,19,72,0,0,0,22
497,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_16.v.out,85,741,71,660,0,0,0,32
498,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_ExecuteModule.v.out,15,103,12,95,0,0,0,7
499,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_NormalizeModule.v.out,8,114,6,50,0,0,0,2
500,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_PrepModule.v.out,23,86,14,77,0,0,0,15
501,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_RoundModule.v.out,12,90,12,90,0,0,0,3
502,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/dpram.v.out,17,363,9,151,1,32768,0,12
503,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_Block_entry_proc_proc505.v.out,16,61,14,59,0,0,0,9
504,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_ap_hadd_0_full_dsp_16.v.out,231,1739,151,1357,0,0,0,151
505,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_ap_hmul_0_max_dsp_16.v.out,91,792,77,711,0,0,0,32
506,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v.out,2830,32896,1864,29414,7,3328,0,1701
507,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.v.out,161,855,100,587,2,256,0,103
508,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.v.out,31,253,23,151,1,128,0,14
509,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v.out,161,895,101,635,2,1024,0,103
510,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.v.out,31,265,23,159,1,512,0,14
511,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.v.out,161,909,95,613,2,1024,0,106
512,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.v.out,30,264,22,158,1,512,0,13
513,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.v.out,86,409,51,270,1,1024,0,49
514,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.v.out,31,271,23,163,1,1024,0,14
515,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w12_d6_S.v.out,62,275,28,167,0,0,0,46
516,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w12_d6_S_shiftReg.v.out,16,106,11,101,0,0,0,12
517,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w16_d2_S_x0.v.out,53,240,24,145,0,0,0,37
518,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w16_d2_S_x0_shiftReg.v.out,8,68,7,67,0,0,0,4
519,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w4_d2_S_x.v.out,53,144,24,49,0,0,0,37
520,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w4_d2_S_x_shiftReg.v.out,8,20,7,19,0,0,0,4
521,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w6_d6_S.v.out,62,203,28,95,0,0,0,46
522,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w6_d6_S_shiftReg.v.out,16,58,11,53,0,0,0,12
523,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.v.out,248,1906,168,1524,0,0,0,156
524,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.v.out,108,959,94,878,0,0,0,37
525,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v.out,683,5309,446,4255,0,0,0,445
526,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_2.v.out,289,2108,196,1707,0,0,0,184
527,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v.out,184,1265,139,1147,0,0,0,89
528,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v.out,50,233,30,183,0,0,0,37
529,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v.out,66,307,42,269,0,0,0,45
530,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v.out,146,1047,97,944,0,0,0,90
531,raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_writeOutputs_unaligned.v.out,189,15519,155,15484,0,0,0,125
532,raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/output_logic.v.out,90,2337,40,925,0,0,0,59
533,raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/qadd.v.out,3,96,3,96,0,0,0,1
534,raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/qmult.v.out,3,64,3,64,0,0,0,1
535,raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/ram.v.out,42,1149,10,317,1,16384,0,48
536,raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/systolic_data_setup.v.out,124,1052,52,688,0,0,0,106
537,raw_designs/vtr_designs/verilog/koios/dla_like.medium.v.out,59205,960350,41053,629719,336,36096,0,35815
538,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/accumulator_24_30_4.v.out,14,298,11,237,0,0,0,9
539,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_00.v.out,29,375,21,251,1,224,0,15
563,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dot_product_16_8_30_4.v.out,67,1480,59,968,0,0,0,32
564,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dsp_block_16_8_false.v.out,19,518,15,262,0,0,0,9
566,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dual_port_ram.v.out,17,219,9,95,1,224,0,12
567,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_0.v.out,528,14152,335,8840,0,0,0,440
568,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_1.v.out,523,14031,330,8719,0,0,0,435
569,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_10.v.out,478,12942,285,7630,0,0,0,390
570,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_11.v.out,473,12821,280,7509,0,0,0,385
571,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_12.v.out,468,12700,275,7388,0,0,0,380
572,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_13.v.out,463,12579,270,7267,0,0,0,375
573,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_14.v.out,458,12458,265,7146,0,0,0,370
574,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_15.v.out,453,12337,260,7025,0,0,0,365
575,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_16.v.out,448,12216,255,6904,0,0,0,360
576,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_17.v.out,443,12095,250,6783,0,0,0,355
577,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_18.v.out,438,11974,245,6662,0,0,0,350
578,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_19.v.out,433,11853,240,6541,0,0,0,345
579,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2.v.out,518,13910,325,8598,0,0,0,430
580,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_20.v.out,428,11732,235,6420,0,0,0,340
581,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_21.v.out,423,11611,230,6299,0,0,0,335
582,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_22.v.out,418,11490,225,6178,0,0,0,330
583,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_23.v.out,413,11369,220,6057,0,0,0,325
584,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_3.v.out,513,13789,320,8477,0,0,0,425
585,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_4.v.out,508,13668,315,8356,0,0,0,420
586,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_5.v.out,503,13547,310,8235,0,0,0,415
587,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_6.v.out,498,13426,305,8114,0,0,0,410
588,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_7.v.out,493,13305,300,7993,0,0,0,405
589,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_8.v.out,488,13184,295,7872,0,0,0,400
590,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_9.v.out,483,13063,290,7751,0,0,0,395
591,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_adder_30_3.v.out,19,574,14,409,0,0,0,11
592,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/pipelined_xor_tree_16.v.out,67,82,52,67,0,0,0,36
593,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/pooling.v.out,35,275,19,184,0,0,0,26
594,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v.out,1097,15909,876,11381,12,1056,0,551
595,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v.out,1658,2378,1298,2018,0,0,0,864
596,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/store_output.v.out,161,1597,97,1254,0,0,0,103
597,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_0_0.v.out,120,1250,75,763,2,448,0,73
621,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_00.v.out,32,238,24,168,1,88,0,16
633,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v.out,49,878,34,578,0,0,0,30
634,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_dsp_16.v.out,51,475,15,169,0,0,0,44
635,raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_transform_0.v.out,3720,53438,2138,33464,0,0,0,2517
639,raw_designs/vtr_designs/verilog/koios/dla_like.small.v.out,23581,385624,15337,243480,96,12096,0,14923
640,raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/accumulator_24_30_3.v.out,13,268,10,207,0,0,0,8
641,raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_00.v.out,29,382,21,256,1,240,0,15
653,raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/dot_product_16_8_30_2.v.out,33,729,29,473,0,0,0,14
671,raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/processing_element.v.out,635,8931,486,6359,6,528,0,329
672,raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v.out,830,1190,650,1010,0,0,0,432
673,raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/store_output.v.out,125,1034,61,682,0,0,0,91
674,raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_0_0.v.out,120,1278,75,781,2,480,0,73
694,raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v.out,3708,53246,2126,33272,0,0,0,2517
696,raw_designs/vtr_designs/verilog/koios/eltwise_layer.v.out,16179,151428,10722,111299,18,294912,0,10071
708,raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_16.v.out,86,741,72,660,0,0,0,33
710,raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_NormalizeModule.v.out,9,119,7,55,0,0,0,3
713,raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v.out,2523,20672,1722,16546,0,0,0,1556
714,raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic.v.out,82,733,27,367,0,0,0,71
715,raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic.v.out,21,249,13,161,0,0,0,12
716,raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/pe_array.v.out,2381,19090,1649,15486,0,0,0,1465
717,raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v.out,591,4723,408,3822,0,0,0,366
719,raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/seq_add.v.out,242,1875,159,1474,0,0,0,163
720,raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/seq_mul.v.out,95,855,81,774,0,0,0,36
722,raw_designs/vtr_designs/verilog/koios/gemm_layer.v.out,170031,1592804,95585,1209011,0,0,0,143788
723,raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_a.v.out,56,658,30,446,0,0,0,81
724,raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_c.v.out,32,350,19,337,0,0,0,81
725,raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_d.v.out,53,245,28,181,0,0,0,36
726,raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_single.v.out,211,2022,119,1541,0,0,0,234
732,raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FpAddSub_b.v.out,40,349,12,157,0,0,0,33
733,raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/fp16_to_fp32.v.out,73,343,5,88,0,0,0,70
734,raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/fp32_to_fp16.v.out,14,136,3,64,0,0,0,14
735,raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v.out,169995,1591874,95549,1209281,0,0,0,143788
736,raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v.out,169823,1587964,95476,1205482,0,0,0,143643
737,raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/output_logic.v.out,542,39024,434,13192,0,0,0,133
738,raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v.out,417,3772,232,2883,0,0,0,357
739,raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/qadd.v.out,217,2125,125,1644,0,0,0,234
740,raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/qmult.v.out,166,1171,84,835,0,0,0,103
741,raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/seq_mac.v.out,409,3674,224,2785,0,0,0,355
742,raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/systolic_data_setup.v.out,676,8547,444,7535,0,0,0,660
743,raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/systolic_pe_matrix.v.out,168046,1529284,94046,1173684,0,0,0,142801
744,raw_designs/vtr_designs/verilog/koios/lstm.v.out,18643,408125,12261,303929,13,778240,0,15957
745,raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v.out,17941,327310,12155,261485,0,0,0,15197
747,raw_designs/vtr_designs/verilog/koios/lstm_submodules/sigmoid.v.out,229,424,4,54,0,0,0,227
749,raw_designs/vtr_designs/verilog/koios/lstm_submodules/spram_b.v.out,9,96,5,41,1,1024,0,6
750,raw_designs/vtr_designs/verilog/koios/lstm_submodules/spram_u.v.out,9,5136,5,2057,1,65536,0,6
751,raw_designs/vtr_designs/verilog/koios/lstm_submodules/spram_v.v.out,9,8016,5,3209,1,102400,0,6
752,raw_designs/vtr_designs/verilog/koios/lstm_submodules/tanh.v.out,254,465,5,69,0,0,0,253
754,raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_x.v.out,413,8162,413,8162,0,0,0,113
755,raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_mul_h.v.out,1351,22914,903,16706,0,0,0,1282
756,raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_mul_x.v.out,2107,35802,1407,26102,0,0,0,2002
757,raw_designs/vtr_designs/verilog/koios/reduction_layer.v.out,1988,39979,1311,30640,1,65536,0,1327
758,raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/processing_element.v.out,15,106,7,50,0,0,0,9
759,raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v.out,1923,25348,1283,22276,0,0,0,1280
760,raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/rounding.v.out,4,81,3,80,0,0,0,2
761,raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/spram.v.out,9,10252,5,4103,1,65536,0,6
762,raw_designs/vtr_designs/verilog/koios/softmax.v.out,16892,126151,10628,95382,0,0,0,10901
763,raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPAddSub.v.out,240,1817,157,1416,0,0,0,160
775,raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPMult.v.out,92,796,78,715,0,0,0,33
781,raw_designs/vtr_designs/verilog/koios/softmax_submodules/LUT.v.out,66,102,2,38,0,0,0,65
783,raw_designs/vtr_designs/verilog/koios/softmax_submodules/LUT2.v.out,66,86,2,22,0,0,0,65
784,raw_designs/vtr_designs/verilog/koios/softmax_submodules/comparator.v.out,181,1201,111,603,0,0,0,114
785,raw_designs/vtr_designs/verilog/koios/softmax_submodules/compareRecFN_Fp16.v.out,87,283,57,253,0,0,0,57
786,raw_designs/vtr_designs/verilog/koios/softmax_submodules/countLeadingZerosfp16.v.out,18,165,6,55,0,0,0,13
787,raw_designs/vtr_designs/verilog/koios/softmax_submodules/expunit.v.out,433,3175,261,2449,0,0,0,275
788,raw_designs/vtr_designs/verilog/koios/softmax_submodules/fNToRecFN.v.out,32,312,19,68,0,0,0,19
789,raw_designs/vtr_designs/verilog/koios/softmax_submodules/fptofixed_para.v.out,18,263,9,85,0,0,0,11
790,raw_designs/vtr_designs/verilog/koios/softmax_submodules/isSigNaNRecFN.v.out,4,10,3,9,0,0,0,3
791,raw_designs/vtr_designs/verilog/koios/softmax_submodules/logunit.v.out,347,2027,168,1530,0,0,0,258
792,raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v.out,1545,10050,973,5254,0,0,0,939
793,raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode2_sub.v.out,1947,14850,1283,11642,0,0,0,1280
794,raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode3_exp.v.out,3484,25660,2108,19852,0,0,0,2200
795,raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v.out,1976,15119,1294,11758,0,0,0,1306
796,raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode5_ln.v.out,351,2061,172,1564,0,0,0,258
799,raw_designs/vtr_designs/verilog/koios/softmax_submodules/recFNToRawFN.v.out,11,28,10,27,0,0,0,6
800,raw_designs/vtr_designs/verilog/koios/softmax_submodules/reverseFp16.v.out,2,20,2,20,0,0,0,0
801,raw_designs/vtr_designs/verilog/koios/spmv.v.out,13935,65715,7908,40492,229,234240,0,9013
802,raw_designs/vtr_designs/verilog/koios/spmv_submodules/Accumulator.v.out,145,640,77,365,2,192,0,100
803,raw_designs/vtr_designs/verilog/koios/spmv_submodules/Big_Channel.v.out,7730,36612,4594,23108,96,10240,0,4672
804,raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel.v.out,74,367,44,220,1,128,0,46
805,raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v.out,241,1087,143,665,3,320,0,146
806,raw_designs/vtr_designs/verilog/koios/spmv_submodules/bvb.v.out,1543,6600,825,3747,33,3072,0,1079
808,raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v.out,4596,18303,2446,10371,99,218880,0,3226
809,raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v.out,47,229,25,123,1,2048,0,33
810,raw_designs/vtr_designs/verilog/koios/spmv_submodules/spram.v.out,9,92,5,39,1,512,0,6
811,raw_designs/vtr_designs/verilog/koios/test.v.out,176,2502,154,1906,0,0,0,68
820,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v.out,216648,1572385,144988,1241436,629,51074912,0,126996
874,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_ap_hadd_6_full_dsp_16.v.out,237,1805,157,1423,0,0,0,154
875,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_ap_hcmp_0_no_dsp_16.v.out,235,1772,155,1390,0,0,0,152
876,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_ap_hmul_3_max_dsp_16.v.out,97,858,83,777,0,0,0,35
877,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16.v.out,15782,97300,10396,77224,29,10464,0,9744
878,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0.v.out,155,823,89,531,2,448,0,102
879,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore.v.out,27,225,19,121,1,224,0,11
880,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore_ram.v.out,17,164,9,60,1,224,0,11
881,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0.v.out,155,803,89,515,2,224,0,102
882,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore.v.out,27,219,19,117,1,112,0,11
883,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram.v.out,17,160,9,58,1,112,0,11
884,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec.v.out,92,485,51,270,1,864,0,53
885,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore.v.out,37,347,23,163,1,864,0,18
886,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram.v.out,25,265,11,81,1,864,0,18
887,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0.v.out,155,843,89,547,2,864,0,102
888,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore.v.out,27,231,19,125,1,432,0,11
889,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram.v.out,17,168,9,62,1,432,0,11
890,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680.v.out,8500,57088,5598,44761,20,22016,0,5097
891,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0.v.out,184,1105,104,667,2,512,0,122
892,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore.v.out,37,331,23,155,1,256,0,18
893,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore_ram.v.out,25,253,11,77,1,256,0,18
894,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0.v.out,92,461,51,254,1,256,0,53
897,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0.v.out,92,497,51,278,1,2048,0,53
898,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore.v.out,37,355,23,167,1,2048,0,18
899,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore_ram.v.out,25,271,11,83,1,2048,0,18
900,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0.v.out,155,863,89,563,2,2048,0,102
901,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore.v.out,27,237,19,129,1,1024,0,11
902,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore_ram.v.out,17,172,9,64,1,1024,0,11
903,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773.v.out,33302,240665,22354,189288,101,193536,0,19626
904,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v.out,184,1129,104,683,2,1024,0,122
905,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore.v.out,37,339,23,159,1,512,0,18
906,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.v.out,25,259,11,79,1,512,0,18
907,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0.v.out,167,899,96,523,2,256,0,107
908,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore.v.out,34,275,21,119,1,128,0,16
909,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16
910,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0.v.out,92,521,51,294,1,4608,0,53
911,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore.v.out,37,371,23,175,1,4608,0,18
912,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore_ram.v.out,25,283,11,87,1,4608,0,18
913,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0.v.out,155,903,89,595,2,4608,0,102
914,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore.v.out,27,249,19,137,1,2304,0,11
915,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore_ram.v.out,17,180,9,68,1,2304,0,11
916,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866.v.out,29178,211940,19525,166736,85,182272,0,17255
926,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0.v.out,167,923,96,539,2,512,0,107
927,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore.v.out,34,283,21,123,1,256,0,16
928,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore_ram.v.out,23,221,10,61,1,256,0,16
935,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47956.v.out,14585,101625,9642,79931,34,84992,0,8738
945,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049.v.out,29178,210765,19525,165814,85,93696,0,17255
952,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0.v.out,92,509,51,286,1,2304,0,53
953,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore.v.out,37,363,23,171,1,2304,0,18
954,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore_ram.v.out,25,277,11,85,1,2304,0,18
958,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0.v.out,155,843,89,547,2,1024,0,102
959,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore.v.out,27,231,19,125,1,512,0,11
960,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram.v.out,17,168,9,62,1,512,0,11
961,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0.v.out,155,883,89,579,2,2304,0,102
962,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore.v.out,27,243,19,133,1,1152,0,11
963,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore_ram.v.out,17,176,9,66,1,1152,0,11
964,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139.v.out,16606,113955,11006,89642,38,44544,0,9983
977,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232.v.out,32320,229397,21476,180808,85,49408,0,19387
981,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0.v.out,184,1081,104,651,2,256,0,122
982,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore.v.out,37,323,23,151,1,128,0,18
983,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore_ram.v.out,25,247,11,75,1,128,0,18
984,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0.v.out,92,497,51,278,1,1152,0,53
985,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore.v.out,37,355,23,167,1,1152,0,18
986,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore_ram.v.out,25,271,11,83,1,1152,0,18
987,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0.v.out,167,875,96,507,2,128,0,107
988,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore.v.out,34,267,21,115,1,64,0,16
989,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore_ram.v.out,23,209,10,57,1,64,0,16
990,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0.v.out,155,823,89,531,2,512,0,102
991,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore.v.out,27,225,19,121,1,256,0,11
992,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore_ram.v.out,17,164,9,60,1,256,0,11
993,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0.v.out,155,863,89,563,2,1152,0,102
994,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore.v.out,27,237,19,129,1,576,0,11
995,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore_ram.v.out,17,172,9,64,1,576,0,11
996,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322.v.out,16615,113933,11013,89618,38,44544,0,9991
1009,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v.out,3807,24925,2457,19526,7,24832,0,2269
1013,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.v.out,167,1019,96,603,2,8192,0,107
1014,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.v.out,34,315,21,139,1,4096,0,16
1015,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.v.out,23,245,10,69,1,4096,0,16
1016,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.v.out,155,903,89,595,2,8192,0,102
1017,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.v.out,27,249,19,137,1,4096,0,11
1018,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.v.out,17,180,9,68,1,4096,0,11
1019,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.v.out,92,521,51,294,1,8192,0,53
1020,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.v.out,37,371,23,175,1,8192,0,18
1021,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.v.out,25,283,11,87,1,8192,0,18
1022,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545.v.out,3807,24850,2457,19487,7,12544,0,2269
1026,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v.out,167,995,96,587,2,4096,0,107
1027,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore.v.out,34,307,21,135,1,2048,0,16
1028,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.v.out,23,239,10,67,1,2048,0,16
1029,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.v.out,155,883,89,579,2,4096,0,102
1030,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore.v.out,27,243,19,133,1,2048,0,11
1031,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.v.out,17,176,9,66,1,2048,0,11
1032,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.v.out,92,509,51,286,1,4096,0,53
1033,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore.v.out,37,363,23,171,1,4096,0,18
1034,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.v.out,25,277,11,85,1,4096,0,18
1035,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v.out,4495,28276,2886,22160,7,3328,0,2720
1039,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.v.out,167,947,96,555,2,1024,0,107
1040,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.v.out,34,291,21,127,1,512,0,16
1041,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.v.out,23,227,10,63,1,512,0,16
1045,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.v.out,92,485,51,270,1,1024,0,53
1046,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.v.out,37,347,23,163,1,1024,0,18
1047,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.v.out,25,265,11,81,1,1024,0,18
1048,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d10_S.v.out,70,302,32,186,0,0,0,54
1049,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d10_S_shiftReg.v.out,24,135,15,126,0,0,0,20
1050,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d7_S.v.out,64,262,29,153,0,0,0,48
1051,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d7_S_shiftReg.v.out,18,101,12,95,0,0,0,14
1052,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d9_S.v.out,68,291,31,176,0,0,0,52
1053,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d9_S_shiftReg.v.out,22,124,14,116,0,0,0,18
1054,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d11_S.v.out,72,347,33,230,0,0,0,56
1055,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d11_S_shiftReg.v.out,26,172,16,162,0,0,0,22
1056,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d8_S.v.out,67,302,30,191,0,0,0,51
1057,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d8_S_shiftReg.v.out,21,133,13,125,0,0,0,17
1058,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d9_S.v.out,68,321,31,206,0,0,0,52
1059,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d9_S_shiftReg.v.out,22,146,14,138,0,0,0,18
1060,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w14_d10_S.v.out,70,366,32,250,0,0,0,54
1061,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w14_d10_S_shiftReg.v.out,24,183,15,174,0,0,0,20
1086,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d10_S.v.out,70,158,32,42,0,0,0,54
1087,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d10_S_shiftReg.v.out,24,27,15,18,0,0,0,20
1088,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d11_S.v.out,72,160,33,43,0,0,0,56
1089,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d11_S_shiftReg.v.out,26,29,16,19,0,0,0,22
1094,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v.out,74,162,34,44,0,0,0,58
1095,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S_shiftReg.v.out,28,31,17,20,0,0,0,24
1096,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d8_S.v.out,67,148,30,37,0,0,0,51
1097,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d8_S_shiftReg.v.out,21,23,13,15,0,0,0,17
1098,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d9_S.v.out,68,156,31,41,0,0,0,52
1099,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d9_S_shiftReg.v.out,22,25,14,17,0,0,0,18
1102,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w2_d2_S.v.out,53,128,24,33,0,0,0,37
1103,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w2_d2_S_shiftReg.v.out,8,12,7,11,0,0,0,4
1104,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w3_d2_S.v.out,53,136,24,41,0,0,0,37
1105,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w3_d2_S_shiftReg.v.out,8,16,7,15,0,0,0,4
1106,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d10_S.v.out,70,206,32,90,0,0,0,54
1107,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d10_S_shiftReg.v.out,24,63,15,54,0,0,0,20
1114,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d7_S.v.out,64,184,29,75,0,0,0,48
1115,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d7_S_shiftReg.v.out,18,47,12,41,0,0,0,14
1116,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d8_S.v.out,67,190,30,79,0,0,0,51
1117,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d8_S_shiftReg.v.out,21,53,13,45,0,0,0,17
1122,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d9_S.v.out,68,201,31,86,0,0,0,52
1123,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d9_S_shiftReg.v.out,22,58,14,50,0,0,0,18
1124,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d10_S.v.out,70,222,32,106,0,0,0,54
1125,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d10_S_shiftReg.v.out,24,75,15,66,0,0,0,20
1126,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d2_S.v.out,53,152,24,57,0,0,0,37
1127,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d2_S_shiftReg.v.out,8,24,7,23,0,0,0,4
1134,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d7_S.v.out,64,197,29,88,0,0,0,48
1135,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d7_S_shiftReg.v.out,18,56,12,50,0,0,0,14
1136,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d8_S.v.out,67,204,30,93,0,0,0,51
1137,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d8_S_shiftReg.v.out,21,63,13,55,0,0,0,17
1138,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d9_S.v.out,68,216,31,101,0,0,0,52
1139,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d9_S_shiftReg.v.out,22,69,14,61,0,0,0,18
1142,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d11_S.v.out,72,245,33,128,0,0,0,56
1143,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d11_S_shiftReg.v.out,26,94,16,84,0,0,0,22
1144,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d2_S.v.out,53,160,24,65,0,0,0,37
1145,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d2_S_shiftReg.v.out,8,28,7,27,0,0,0,4
1150,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d7_S.v.out,64,210,29,101,0,0,0,48
1151,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d7_S_shiftReg.v.out,18,65,12,59,0,0,0,14
1152,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d8_S.v.out,67,218,30,107,0,0,0,51
1153,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d8_S_shiftReg.v.out,21,73,13,65,0,0,0,17
1156,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d9_S.v.out,68,231,31,116,0,0,0,52
1157,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d9_S_shiftReg.v.out,22,80,14,72,0,0,0,18
1158,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S.v.out,70,254,32,138,0,0,0,54
1159,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v.out,24,99,15,90,0,0,0,20
1160,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d2_S.v.out,53,168,24,73,0,0,0,37
1161,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d2_S_shiftReg.v.out,8,32,7,31,0,0,0,4
1166,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d8_S.v.out,67,232,30,121,0,0,0,51
1167,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d8_S_shiftReg.v.out,21,83,13,75,0,0,0,17
1172,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d10_S.v.out,70,270,32,154,0,0,0,54
1173,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d10_S_shiftReg.v.out,24,111,15,102,0,0,0,20
1176,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d2_S.v.out,53,176,24,81,0,0,0,37
1177,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d2_S_shiftReg.v.out,8,36,7,35,0,0,0,4
1178,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d7_S.v.out,64,236,29,127,0,0,0,48
1179,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d7_S_shiftReg.v.out,18,83,12,77,0,0,0,14
1182,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d8_S.v.out,67,246,30,135,0,0,0,51
1183,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d8_S_shiftReg.v.out,21,93,13,85,0,0,0,17
1186,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w9_d2_S.v.out,53,184,24,89,0,0,0,37
1187,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w9_d2_S_shiftReg.v.out,8,40,7,39,0,0,0,4
1188,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w9_d8_S.v.out,67,260,30,149,0,0,0,51
1189,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w9_d8_S_shiftReg.v.out,21,103,13,95,0,0,0,17
1190,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.v.out,256,1974,176,1592,0,0,0,159
1191,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.v.out,262,1911,176,1523,0,0,0,165
1192,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.v.out,116,1027,102,946,0,0,0,40
1194,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1.v.out,24,392,23,377,0,0,0,6
1195,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.v.out,16,370,16,370,0,0,0,6
1196,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mul_10s_9ns_16_1_1.v.out,7,53,6,38,0,0,0,1
1197,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0.v.out,3,35,3,35,0,0,0,1
1198,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_16_1_1.v.out,24,384,24,384,0,0,0,3
1199,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_32_1_1.v.out,24,736,24,736,0,0,0,3
1200,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_64_1_1.v.out,24,1440,24,1440,0,0,0,3
1201,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_42_16_1_1.v.out,10,132,10,132,0,0,0,3
1202,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_42_1_1_1.v.out,10,12,10,12,0,0,0,3
1203,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_464_16_1_1.v.out,72,1248,72,1248,0,0,0,3
1204,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_816_16_1_1.v.out,31,496,31,496,0,0,0,7
1205,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_regslice_both.v.out,59,249,24,211,0,0,0,46
1206,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf10_readFilters70_U0.v.out,53,120,24,25,0,0,0,37
1207,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf10_readFilters70_U0_shiftReg.v.out,8,8,7,7,0,0,0,4
1230,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused.v.out,214232,1542689,143149,1220525,566,34334176,0,126172
1231,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in.v.out,193,1207,135,948,4,256,0,121
1232,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in_p.v.out,45,327,35,195,4,256,0,18
1233,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in_p_ram.v.out,27,229,17,97,4,256,0,18
1234,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out.v.out,234,1328,138,1063,0,0,0,165
1235,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_final_fmaps.v.out,138,2273,81,1459,2,6272000,0,87
1236,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_final_fmaps_memcore.v.out,24,681,17,329,1,3136000,0,9
1237,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_final_fmaps_memcore_ram.v.out,15,516,8,164,1,3136000,0,9
1238,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps.v.out,138,2193,81,1395,2,401408,0,87
1239,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore.v.out,24,657,17,313,1,200704,0,9
1240,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore_ram.v.out,15,500,8,156,1,200704,0,9
1241,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v.out,138,2273,81,1459,2,6422528,0,87
1242,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore.v.out,24,681,17,329,1,3211264,0,9
1243,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore_ram.v.out,15,516,8,164,1,3211264,0,9
1244,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps.v.out,138,2253,81,1443,2,3211264,0,87
1245,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore.v.out,24,675,17,325,1,1605632,0,9
1246,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore_ram.v.out,15,512,8,162,1,1605632,0,9
1247,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps.v.out,138,2233,81,1427,2,1605632,0,87
1248,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore.v.out,24,669,17,321,1,802816,0,9
1249,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore_ram.v.out,15,508,8,160,1,802816,0,9
1250,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps.v.out,138,2213,81,1411,2,802816,0,87
1251,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore.v.out,24,663,17,317,1,401408,0,9
1252,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore_ram.v.out,15,504,8,158,1,401408,0,9
1253,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_15.v.out,29412,215780,19733,170466,85,182272,0,17287
1254,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_accum_1.v.out,1776,14360,1156,11066,0,0,0,1164
1255,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_accum_2.v.out,755,5826,491,4576,0,0,0,482
1256,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_accum_3.v.out,306,2228,206,1806,0,0,0,195
1260,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjust.v.out,856,6228,641,5334,0,0,0,518
1261,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjustments.v.out,24,495,17,237,1,24576,0,9
1262,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjustments_ram.v.out,15,376,8,118,1,24576,0,9
1263,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_dot_product.v.out,2209,19012,1939,17629,0,0,0,811
1264,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_0.v.out,24,675,17,325,1,1179648,0,9
1265,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_0_ram.v.out,15,512,8,162,1,1179648,0,9
1266,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1.v.out,10,227,9,163,1,1179648,0,2
1267,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v.out,5,145,4,81,1,1179648,0,2
1268,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_get_next_ijk.v.out,80,278,45,213,0,0,0,56
1269,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_accum.v.out,2195,17080,1526,13958,0,0,0,1337
1270,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_0.v.out,27,285,19,161,1,262144,0,11
1271,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_0_ram.v.out,17,204,9,80,1,262144,0,11
1272,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v.out,17,159,15,127,1,262144,0,4
1273,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1_rom.v.out,9,95,7,63,1,262144,0,4
1274,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_multiply68.v.out,626,5202,531,4817,0,0,0,252
1275,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_writeOutputs_1.v.out,1332,10884,1026,9499,1,1024,0,784
1276,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3.v.out,24,189,17,97,1,1024,0,9
1277,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3_ram.v.out,15,140,8,48,1,1024,0,9
1278,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readFilters70.v.out,331,8093,283,8004,0,0,0,120
1279,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v.out,276,1522,210,1412,0,0,0,190
1280,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_14.v.out,33572,244833,22598,193346,101,193536,0,19658
1290,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_accum.v.out,4323,33616,3014,27438,0,0,0,2625
1291,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_multiply75.v.out,1132,9741,980,9029,0,0,0,421
1292,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_writeOutputs_1.v.out,1306,10236,998,8845,1,2048,0,790
1293,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2.v.out,24,195,17,101,1,2048,0,9
1294,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2_ram.v.out,15,144,8,50,1,2048,0,9
1297,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_13.v.out,8644,59042,5716,46593,20,22016,0,5129
1298,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_accum_1.v.out,1097,8683,710,6726,0,0,0,711
1299,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_accum_2.v.out,370,2445,259,2026,0,0,0,240
1302,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjust.v.out,826,5959,619,5075,0,0,0,503
1303,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjustments.v.out,24,501,17,241,1,48000,0,9
1304,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjustments_ram.v.out,15,380,8,120,1,48000,0,9
1305,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_dot_product.v.out,601,5202,509,4822,0,0,0,242
1306,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_0.v.out,24,387,17,197,1,1024000,0,9
1307,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_0_ram.v.out,15,288,8,98,1,1024000,0,9
1308,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_1.v.out,10,131,9,99,1,1024000,0,2
1309,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_1_rom.v.out,5,81,4,49,1,1024000,0,2
1310,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_get_next_ijk.v.out,74,278,42,216,0,0,0,52
1311,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v.out,91,523,61,475,0,0,0,50
1312,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v.out,176,1889,126,1816,0,0,0,115
1313,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_writeOutputs_unaligned.v.out,117,796,75,699,0,0,0,77
1314,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_114.v.out,15962,99259,10550,79055,29,10464,0,9776
1315,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v.out,375,2455,261,2033,0,0,0,245
1316,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_2.v.out,370,2432,259,2013,0,0,0,240
1317,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_3.v.out,388,2477,268,2047,0,0,0,256
1321,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_4.v.out,580,4271,388,3430,0,0,0,365
1325,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjust.v.out,857,6209,642,5315,0,0,0,518
1326,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjustments.v.out,24,465,17,217,1,768,0,9
1327,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjustments_ram.v.out,15,356,8,108,1,768,0,9
1328,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v.out,675,5055,573,4661,0,0,0,298
1329,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_0.v.out,24,195,17,101,1,1728,0,9
1330,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_0_ram.v.out,15,144,8,50,1,1728,0,9
1331,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_1.v.out,10,67,9,51,1,1728,0,2
1332,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_1_rom.v.out,5,41,4,25,1,1728,0,2
1333,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v.out,111,379,72,340,0,0,0,82
1334,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_poolOutputs.v.out,1202,8592,812,6981,0,0,0,739
1335,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v.out,278,2572,226,2496,0,0,0,125
1336,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readInputs19.v.out,269,2051,209,1967,0,0,0,202
1337,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_writeOutputs_aligned.v.out,45,501,38,493,0,0,0,16
1338,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_113.v.out,16795,116315,11167,91878,38,44544,0,10023
1339,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_accum_1.v.out,1097,8704,710,6739,0,0,0,712
1345,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_adjust.v.out,857,6215,642,5321,0,0,0,518
1346,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_adjustments.v.out,24,471,17,221,1,1536,0,9
1347,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_adjustments_ram.v.out,15,360,8,110,1,1536,0,9
1348,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v.out,1183,9681,1026,8949,0,0,0,470
1349,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_0.v.out,24,357,17,177,1,18432,0,9
1350,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_0_ram.v.out,15,268,8,88,1,18432,0,9
1351,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_1.v.out,10,121,9,89,1,18432,0,2
1352,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_1_rom.v.out,5,76,4,44,1,18432,0,2
1353,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_get_next_ijk.v.out,111,378,72,339,0,0,0,82
1354,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_poolOutputs.v.out,1199,8515,809,6904,0,0,0,739
1355,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readFilters24.v.out,291,4471,243,4384,0,0,0,120
1356,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v.out,300,2685,237,2583,0,0,0,222
1357,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_writeOutputs_aligned.v.out,42,430,35,422,0,0,0,16
1358,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v.out,4620,29816,2986,23585,7,3328,0,2751
1360,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_accum_2.v.out,385,2474,266,2045,0,0,0,253
1361,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_accum_3.v.out,318,2351,217,1930,0,0,0,198
1362,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_adjust.v.out,703,5472,498,4574,0,0,0,404
1363,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_dot_product.v.out,218,1424,170,1303,0,0,0,113
1364,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_filters.v.out,24,207,17,109,1,8192,0,9
1365,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_filters_ram.v.out,15,152,8,54,1,8192,0,9
1366,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_get_next_ijk.v.out,74,263,42,201,0,0,0,52
1367,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readFilters30.v.out,70,311,44,271,0,0,0,48
1368,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v.out,150,1075,100,969,0,0,0,93
1369,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_writeOutputs_unaligned.v.out,84,621,58,593,0,0,0,53
1370,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_111.v.out,32554,233159,21684,184448,85,49408,0,19419
1371,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_accum_1.v.out,1877,15387,1228,12024,0,0,0,1243
1381,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_adjust.v.out,856,6218,641,5324,0,0,0,518
1382,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_adjustments.v.out,24,483,17,229,1,6144,0,9
1383,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_adjustments_ram.v.out,15,368,8,114,1,6144,0,9
1384,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v.out,2215,18852,1939,17473,0,0,0,816
1385,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_0.v.out,24,651,17,309,1,73728,0,9
1386,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_0_ram.v.out,15,496,8,154,1,73728,0,9
1387,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_1.v.out,10,219,9,155,1,73728,0,2
1388,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_1_rom.v.out,5,141,4,77,1,73728,0,2
1389,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_get_next_ijk.v.out,80,272,45,207,0,0,0,56
1390,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_accum.v.out,2195,17028,1526,13906,0,0,0,1337
1391,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_0.v.out,27,261,19,145,1,16384,0,11
1392,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_0_ram.v.out,17,188,9,72,1,16384,0,11
1393,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_1.v.out,17,143,15,111,1,16384,0,4
1394,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_1_rom.v.out,9,87,7,55,1,16384,0,4
1395,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_multiply34.v.out,619,5087,528,4722,0,0,0,246
1396,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v.out,1332,10822,1026,9445,1,256,0,784
1397,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1.v.out,24,177,17,89,1,256,0,9
1398,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.v.out,15,132,8,44,1,256,0,9
1399,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v.out,321,7729,274,7651,0,0,0,111
1400,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readInputs37.v.out,266,1534,201,1435,0,0,0,185
1401,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_110.v.out,16786,116369,11160,91934,38,44544,0,10015
1408,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_adjust.v.out,857,6227,642,5333,0,0,0,518
1410,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_0.v.out,24,369,17,185,1,73728,0,9
1411,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_0_ram.v.out,15,276,8,92,1,73728,0,9
1412,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_1.v.out,10,125,9,93,1,73728,0,2
1413,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_1_rom.v.out,5,78,4,46,1,73728,0,2
1415,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_poolOutputs.v.out,1199,8500,809,6889,0,0,0,739
1416,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v.out,291,4501,243,4414,0,0,0,120
1417,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v.out,291,2634,230,2534,0,0,0,214
1418,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v.out,42,417,35,409,0,0,0,16
1419,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v.out,3932,26393,2557,20921,7,12544,0,2300
1420,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_accum_1.v.out,755,5876,491,4606,0,0,0,482
1422,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_adjust.v.out,703,5474,498,4576,0,0,0,404
1423,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_dot_product.v.out,219,1795,168,1657,0,0,0,116
1424,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_filters.v.out,24,225,17,121,1,65536,0,9
1425,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_filters_ram.v.out,15,164,8,60,1,65536,0,9
1426,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_get_next_ijk.v.out,74,266,42,204,0,0,0,52
1427,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_readFilters47.v.out,70,341,44,297,0,0,0,48
1428,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_readInputs.v.out,160,1137,102,969,0,0,0,102
1429,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_writeOutputs_unaligned.v.out,82,541,52,510,0,0,0,55
1430,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_18.v.out,29412,214566,19733,169499,85,93696,0,17287
1431,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_accum_1.v.out,1776,14329,1156,11045,0,0,0,1164
1437,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_adjust.v.out,856,6223,641,5329,0,0,0,518
1438,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_adjustments.v.out,24,489,17,233,1,12288,0,9
1439,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_adjustments_ram.v.out,15,372,8,116,1,12288,0,9
1440,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_dot_product.v.out,2209,18934,1939,17556,0,0,0,811
1441,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_0.v.out,24,663,17,317,1,294912,0,9
1442,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_0_ram.v.out,15,504,8,158,1,294912,0,9
1443,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_1.v.out,10,223,9,159,1,294912,0,2
1444,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_1_rom.v.out,5,143,4,79,1,294912,0,2
1445,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_get_next_ijk.v.out,80,275,45,210,0,0,0,56
1446,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_accum.v.out,2195,17054,1526,13932,0,0,0,1337
1447,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_0.v.out,27,273,19,153,1,65536,0,11
1448,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_0_ram.v.out,17,196,9,76,1,65536,0,11
1449,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_1.v.out,17,151,15,119,1,65536,0,4
1450,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_1_rom.v.out,9,91,7,59,1,65536,0,4
1451,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v.out,626,5168,531,4785,0,0,0,252
1452,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_writeOutputs_1.v.out,1332,10853,1026,9472,1,512,0,784
1453,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_writeOutputs_1_running_sums.v.out,24,183,17,93,1,512,0,9
1454,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_writeOutputs_1_running_sums_ram.v.out,15,136,8,46,1,512,0,9
1455,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v.out,331,8045,283,7961,0,0,0,120
1456,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readInputs54.v.out,276,1566,210,1461,0,0,0,190
1457,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_17.v.out,14765,104058,9796,82248,34,84992,0,8770
1458,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_accum_1.v.out,1097,8731,710,6756,0,0,0,712
1459,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_accum_2.v.out,306,2232,206,1810,0,0,0,195
1463,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_adjust.v.out,857,6233,642,5339,0,0,0,518
1464,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_dot_product.v.out,1183,9735,1026,8997,0,0,0,470
1465,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_0.v.out,24,381,17,193,1,294912,0,9
1466,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_0_ram.v.out,15,284,8,96,1,294912,0,9
1467,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_1.v.out,10,129,9,97,1,294912,0,2
1468,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_1_rom.v.out,5,80,4,48,1,294912,0,2
1470,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_poolOutputs.v.out,1199,8476,809,6865,0,0,0,739
1471,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readFilters58.v.out,291,4542,243,4449,0,0,0,120
1472,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v.out,297,2610,235,2503,0,0,0,220
1473,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_writeOutputs_aligned.v.out,42,399,35,391,0,0,0,16
1474,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v.out,3933,26464,2557,20961,7,24832,0,2301
1475,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_accum_1.v.out,755,5901,491,4621,0,0,0,482
1477,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_adjust.v.out,703,5476,498,4578,0,0,0,404
1478,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_adjustments.v.out,24,477,17,225,1,3072,0,9
1479,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_adjustments_ram.v.out,15,364,8,112,1,3072,0,9
1480,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_dot_product.v.out,219,1802,168,1662,0,0,0,116
1481,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_filters.v.out,24,237,17,129,1,262144,0,9
1482,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_filters_ram.v.out,15,172,8,64,1,262144,0,9
1483,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_get_next_ijk.v.out,74,269,42,207,0,0,0,52
1484,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_readFilters64.v.out,70,359,44,313,0,0,0,48
1485,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_readInputs.v.out,160,1127,102,953,0,0,0,102
1486,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v.out,82,524,52,493,0,0,0,55
1487,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small.v.out,63929,463452,42771,369669,156,50585920,0,37336
1519,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v.out,3809,24748,2452,19469,7,24832,0,2286
1532,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v.out,4600,28554,2981,22445,7,27904,0,2858
1536,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.v.out,167,1043,96,619,2,9216,0,107
1537,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.v.out,34,323,21,143,1,4608,0,16
1538,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.v.out,23,251,10,71,1,4608,0,16
1539,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.v.out,155,923,89,611,2,9216,0,102
1540,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.v.out,27,255,19,141,1,4608,0,11
1541,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.v.out,17,184,9,70,1,4608,0,11
1542,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.v.out,92,533,51,302,1,9216,0,53
1543,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.v.out,37,379,23,179,1,9216,0,18
1544,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.v.out,25,289,11,89,1,9216,0,18
1545,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548.v.out,5692,37202,3833,29820,9,29440,0,3447
1561,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v.out,3809,24673,2452,19428,7,12544,0,2286
1574,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738.v.out,4600,28456,2981,22394,7,14080,0,2858
1578,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec.v.out,167,1019,96,603,2,4608,0,107
1579,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore.v.out,34,315,21,139,1,2304,0,16
1580,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore_ram.v.out,23,245,10,69,1,2304,0,16
1587,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832.v.out,5692,36980,3833,29653,9,14848,0,3447
1594,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_l2_products.v.out,92,473,51,262,1,512,0,53
1603,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928.v.out,3774,23882,2434,18822,7,3328,0,2249
1616,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v.out,4600,28485,2981,22423,7,14080,0,2858
1629,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116.v.out,4595,27637,3023,22175,7,3264,0,2824
1633,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0.v.out,92,461,51,254,1,224,0,53
1634,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore.v.out,37,331,23,155,1,224,0,18
1635,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore_ram.v.out,25,253,11,77,1,224,0,18
1642,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270.v.out,5816,38853,3914,31147,10,61696,0,3525
1646,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec.v.out,167,1067,96,635,2,18432,0,107
1647,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec_memcore.v.out,34,331,21,147,1,9216,0,16
1648,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec_memcore_ram.v.out,23,257,10,73,1,9216,0,16
1652,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0.v.out,155,943,89,627,2,18432,0,102
1653,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0_memcore.v.out,27,261,19,145,1,9216,0,11
1654,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0_memcore_ram.v.out,17,188,9,72,1,9216,0,11
1655,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364.v.out,5813,38929,3913,31247,10,58624,0,3523
1668,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76.v.out,3822,24947,2464,19700,7,12544,0,2289
1681,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d2_S.v.out,53,192,24,97,0,0,0,37
1682,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d2_S_shiftReg.v.out,8,44,7,43,0,0,0,4
1687,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d8_S.v.out,67,274,30,163,0,0,0,51
1688,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d8_S_shiftReg.v.out,21,113,13,105,0,0,0,17
1691,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w11_d2_S.v.out,53,200,24,105,0,0,0,37
1692,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w11_d2_S_shiftReg.v.out,8,48,7,47,0,0,0,4
1693,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w11_d7_S.v.out,64,275,29,166,0,0,0,48
1694,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w11_d7_S_shiftReg.v.out,18,110,12,104,0,0,0,14
1695,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w12_d7_S.v.out,64,288,29,179,0,0,0,48
1696,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w12_d7_S_shiftReg.v.out,18,119,12,113,0,0,0,14
1701,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w13_d2_S.v.out,53,216,24,121,0,0,0,37
1702,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w13_d2_S_shiftReg.v.out,8,56,7,55,0,0,0,4
1703,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w13_d7_S.v.out,64,301,29,192,0,0,0,48
1704,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w13_d7_S_shiftReg.v.out,18,128,12,122,0,0,0,14
1705,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w14_d9_S.v.out,68,351,31,236,0,0,0,52
1706,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w14_d9_S_shiftReg.v.out,22,168,14,160,0,0,0,18
1707,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w15_d2_S.v.out,53,232,24,137,0,0,0,37
1708,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w15_d2_S_shiftReg.v.out,8,64,7,63,0,0,0,4
1709,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w15_d7_S.v.out,64,327,29,218,0,0,0,48
1710,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w15_d7_S_shiftReg.v.out,18,146,12,140,0,0,0,14
1795,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d7_S.v.out,64,223,29,114,0,0,0,48
1796,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d7_S_shiftReg.v.out,18,74,12,68,0,0,0,14
1797,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d9_S.v.out,68,246,31,131,0,0,0,52
1798,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d9_S_shiftReg.v.out,22,91,14,83,0,0,0,18
1819,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w9_d7_S.v.out,64,249,29,140,0,0,0,48
1820,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w9_d7_S_shiftReg.v.out,18,92,12,86,0,0,0,14
1854,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused.v.out,61852,439631,41224,352452,124,33845184,0,36447
1855,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_in.v.out,199,1213,140,953,4,256,0,126
1858,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v.out,258,1345,138,1066,0,0,0,190
1859,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps.v.out,158,2917,101,2103,2,6272000,0,97
1860,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps_memcore.v.out,34,1003,27,651,1,3136000,0,14
1861,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps_memcore_ram.v.out,25,838,18,486,1,3136000,0,14
1862,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps.v.out,158,2805,101,2007,2,401408,0,97
1863,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore.v.out,34,963,27,619,1,200704,0,14
1864,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore_ram.v.out,25,806,18,462,1,200704,0,14
1865,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf1_fmaps.v.out,158,2917,101,2103,2,6422528,0,97
1866,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore.v.out,34,1003,27,651,1,3211264,0,14
1867,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore_ram.v.out,25,838,18,486,1,3211264,0,14
1868,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps.v.out,158,2889,101,2079,2,3211264,0,97
1869,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore.v.out,34,993,27,643,1,1605632,0,14
1870,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore_ram.v.out,25,830,18,480,1,1605632,0,14
1871,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps.v.out,158,2861,101,2055,2,1605632,0,97
1872,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore.v.out,34,983,27,635,1,802816,0,14
1873,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore_ram.v.out,25,822,18,474,1,802816,0,14
1874,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps.v.out,158,2833,101,2031,2,802816,0,97
1875,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore.v.out,34,973,27,627,1,401408,0,14
1876,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore_ram.v.out,25,814,18,468,1,401408,0,14
1877,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_15.v.out,5975,41283,4049,33479,10,58624,0,3555
1878,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_accum_1.v.out,729,5823,476,4608,0,0,0,473
1879,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_accum_2.v.out,300,2191,204,1781,0,0,0,190
1880,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjust.v.out,704,5463,500,4572,0,0,0,402
1881,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjustments.v.out,34,725,27,467,1,24576,0,14
1882,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjustments_ram.v.out,25,606,18,348,1,24576,0,14
1883,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_dot_product.v.out,292,1746,225,1557,0,0,0,175
1884,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_filters.v.out,34,1013,27,659,1,4718592,0,14
1885,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_filters_ram.v.out,25,846,18,492,1,4718592,0,14
1886,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_get_next_ijk.v.out,79,281,44,216,0,0,0,56
1887,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_filters.v.out,34,369,27,259,1,524288,0,14
1888,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_filters_ram.v.out,25,302,18,192,1,524288,0,14
1889,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_multiply66.v.out,224,1473,172,1348,0,0,0,118
1890,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_writeOutputs_165.v.out,1191,8933,880,7546,1,1024,0,734
1893,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v.out,198,1511,129,1350,0,0,0,141
1894,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readInputs69.v.out,301,1874,216,1646,0,0,0,214
1895,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_14.v.out,5978,41219,4050,33391,10,61696,0,3557
1898,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_adjust.v.out,703,5442,499,4551,0,0,0,402
1900,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_get_next_ijk.v.out,80,284,45,219,0,0,0,56
1901,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_filters.v.out,34,379,27,267,1,1048576,0,14
1902,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_filters_ram.v.out,25,310,18,198,1,1048576,0,14
1903,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_multiply72.v.out,227,1499,173,1358,0,0,0,120
1904,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_writeOutputs_171.v.out,1191,8976,880,7585,1,2048,0,734
1909,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v.out,3948,26562,2564,21187,7,12544,0,2321
1910,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_accum_1.v.out,736,5779,478,4587,0,0,0,478
1912,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjust.v.out,698,5431,496,4542,0,0,0,400
1913,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjustments.v.out,34,735,27,475,1,48000,0,14
1914,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjustments_ram.v.out,25,614,18,354,1,48000,0,14
1915,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_dot_product.v.out,215,1728,164,1590,0,0,0,113
1916,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_filters.v.out,34,389,27,275,1,2048000,0,14
1917,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_filters_ram.v.out,25,318,18,204,1,2048000,0,14
1918,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_get_next_ijk.v.out,74,281,42,219,0,0,0,52
1919,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v.out,92,409,52,349,0,0,0,68
1920,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readInputs.v.out,171,1083,105,949,0,0,0,112
1921,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_writeOutputs_unaligned.v.out,98,740,69,708,0,0,0,61
1922,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_114.v.out,4721,29226,3123,23624,7,3264,0,2856
1923,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_accum_1.v.out,359,2401,244,1978,0,0,0,234
1924,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_accum_2.v.out,347,2354,236,1935,0,0,0,222
1925,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_accum_3.v.out,300,2188,204,1778,0,0,0,190
1926,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjust.v.out,698,5419,496,4530,0,0,0,400
1927,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjustments.v.out,34,675,27,427,1,768,0,14
1928,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjustments_ram.v.out,25,566,18,318,1,768,0,14
1929,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_dot_product.v.out,283,1606,217,1449,0,0,0,161
1930,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_filters.v.out,34,309,27,211,1,6912,0,14
1931,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_filters_ram.v.out,25,254,18,156,1,6912,0,14
1932,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_get_next_ijk.v.out,112,385,73,346,0,0,0,82
1933,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_poolOutputs.v.out,423,2923,280,2464,0,0,0,266
1934,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v.out,164,869,107,788,0,0,0,119
1935,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v.out,271,1951,213,1869,0,0,0,204
1936,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v.out,76,685,53,660,0,0,0,50
1937,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v.out,4726,30081,3081,23885,7,14080,0,2890
1938,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_accum_1.v.out,729,5777,476,4582,0,0,0,473
1940,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjust.v.out,698,5421,496,4532,0,0,0,400
1941,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjustments.v.out,34,685,27,435,1,1536,0,14
1942,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjustments_ram.v.out,25,574,18,324,1,1536,0,14
1943,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_dot_product.v.out,292,1686,225,1509,0,0,0,175
1944,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_filters.v.out,34,349,27,243,1,73728,0,14
1945,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_filters_ram.v.out,25,286,18,180,1,73728,0,14
1947,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_poolOutputs.v.out,427,2838,275,2371,0,0,0,274
1948,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v.out,155,620,97,519,0,0,0,118
1949,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readInputs25.v.out,281,1908,203,1708,0,0,0,204
1950,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v.out,80,608,48,575,0,0,0,58
1951,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_112.v.out,3899,25422,2534,20247,7,3328,0,2280
1952,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_accum_1.v.out,712,5465,466,4395,0,0,0,455
1955,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_dot_product.v.out,201,1350,155,1231,0,0,0,99
1956,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_filters.v.out,34,309,27,211,1,8192,0,14
1957,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_filters_ram.v.out,25,254,18,156,1,8192,0,14
1959,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_readFilters30.v.out,92,345,52,289,0,0,0,68
1960,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_readInputs.v.out,171,1105,105,979,0,0,0,112
1961,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_writeOutputs_unaligned.v.out,88,669,60,639,0,0,0,58
1962,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_111.v.out,5854,39040,3969,31579,9,14848,0,3479
1965,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_adjust.v.out,704,5451,500,4560,0,0,0,402
1966,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_adjustments.v.out,34,705,27,451,1,6144,0,14
1967,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_adjustments_ram.v.out,25,590,18,336,1,6144,0,14
1969,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_filters.v.out,34,369,27,259,1,294912,0,14
1970,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_filters_ram.v.out,25,302,18,192,1,294912,0,14
1971,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v.out,79,275,44,210,0,0,0,56
1972,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_filters.v.out,34,329,27,227,1,32768,0,14
1973,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_filters_ram.v.out,25,270,18,168,1,32768,0,14
1974,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_multiply34.v.out,224,1431,172,1306,0,0,0,118
1975,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_writeOutputs_133.v.out,1191,8897,880,7518,1,256,0,734
1978,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readFilters36.v.out,155,654,97,553,0,0,0,118
1979,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v.out,302,1924,217,1714,0,0,0,215
1980,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_110.v.out,4726,30060,3081,23864,7,14080,0,2890
1983,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_adjust.v.out,698,5425,496,4536,0,0,0,400
1985,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_get_next_ijk.v.out,112,388,73,349,0,0,0,82
1986,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_poolOutputs.v.out,427,2821,275,2354,0,0,0,274
1988,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v.out,281,1847,203,1647,0,0,0,204
1989,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_writeOutputs_unaligned.v.out,80,597,48,564,0,0,0,58
1990,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_19.v.out,3934,26216,2552,20862,7,12544,0,2317
1995,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_filters.v.out,34,339,27,235,1,65536,0,14
1996,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_filters_ram.v.out,25,278,18,174,1,65536,0,14
1998,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readFilters46.v.out,92,379,52,319,0,0,0,68
1999,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v.out,171,1113,105,979,0,0,0,112
2000,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_writeOutputs_unaligned.v.out,85,604,57,574,0,0,0,58
2001,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_18.v.out,5854,39269,3969,31759,9,29440,0,3479
2002,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_accum_1.v.out,729,5800,476,4595,0,0,0,473
2004,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_adjust.v.out,704,5457,500,4566,0,0,0,402
2005,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_adjustments.v.out,34,715,27,459,1,12288,0,14
2006,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_adjustments_ram.v.out,25,598,18,342,1,12288,0,14
2007,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_dot_product.v.out,292,1716,225,1533,0,0,0,175
2008,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_filters.v.out,34,389,27,275,1,1179648,0,14
2009,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_filters_ram.v.out,25,318,18,204,1,1179648,0,14
2010,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_get_next_ijk.v.out,79,278,44,213,0,0,0,56
2011,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_filters.v.out,34,349,27,243,1,131072,0,14
2012,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_filters_ram.v.out,25,286,18,180,1,131072,0,14
2013,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_multiply50.v.out,224,1452,172,1327,0,0,0,118
2014,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_writeOutputs_149.v.out,1191,8915,880,7532,1,512,0,734
2017,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_readFilters52.v.out,155,696,97,589,0,0,0,118
2018,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_readInputs53.v.out,302,1901,217,1682,0,0,0,215
2019,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v.out,4725,30152,3081,23916,7,27904,0,2889
2022,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_adjust.v.out,698,5427,496,4538,0,0,0,400
2025,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_poolOutputs.v.out,427,2797,275,2330,0,0,0,274
2027,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_readInputs57.v.out,281,1828,203,1619,0,0,0,204
2028,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_writeOutputs_unaligned.v.out,80,581,48,548,0,0,0,58
2029,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_16.v.out,3935,26287,2552,20904,7,24832,0,2318
2030,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_accum_1.v.out,736,5804,478,4602,0,0,0,478
2032,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_adjust.v.out,698,5423,496,4534,0,0,0,400
2033,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_adjustments.v.out,34,695,27,443,1,3072,0,14
2034,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_adjustments_ram.v.out,25,582,18,330,1,3072,0,14
2035,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_dot_product.v.out,215,1735,164,1595,0,0,0,113
2036,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_filters.v.out,34,359,27,251,1,262144,0,14
2037,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_filters_ram.v.out,25,294,18,186,1,262144,0,14
2039,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_readFilters62.v.out,92,399,52,337,0,0,0,68
2040,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_readInputs.v.out,171,1102,105,964,0,0,0,112
2041,raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v.out,85,586,57,556,0,0,0,58
2042,raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v.out,38478,386427,32382,318961,2,16384,0,16920
2043,raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/activation.v.out,1749,6723,28,3339,0,0,0,1833
2044,raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/cfg.v.out,125,677,50,508,0,0,0,117
2045,raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/control.v.out,51,90,15,18,0,0,0,39
2046,raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/matmul_32x32_systolic.v.out,35730,356766,32143,305274,0,0,0,13971
2047,raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/norm.v.out,157,2690,20,1626,0,0,0,148
2048,raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/output_logic.v.out,1227,49758,1071,16732,0,0,0,193
2049,raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/pool.v.out,38,1226,17,1132,0,0,0,32
2050,raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/processing_element.v.out,28,253,25,236,0,0,0,12
2052,raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/qmult.v.out,3,32,3,32,0,0,0,1
2053,raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/ram.v.out,266,6709,10,1141,1,8192,0,384
2054,raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/seq_mac.v.out,20,203,17,186,0,0,0,10
2055,raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup.v.out,1433,10235,1081,9215,0,0,0,1416
2056,raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_pe_matrix.v.out,31814,284676,28742,267268,0,0,0,12289
2057,raw_designs/vtr_designs/verilog/koios/tpu_like.small.v.out,10815,107209,8414,85473,2,16384,0,5304
2058,raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/activation.v.out,901,3427,28,1707,0,0,0,937
2059,raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/cfg.v.out,125,613,50,444,0,0,0,117
2061,raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v.out,9239,91662,8175,78074,0,0,0,3704
2062,raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/norm.v.out,93,1394,20,842,0,0,0,84
2063,raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v.out,382,12862,287,4316,0,0,0,116
2064,raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/pool.v.out,34,664,17,588,0,0,0,27
2068,raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v.out,138,3349,10,597,1,8192,0,192
2070,raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v.out,489,3211,297,2623,0,0,0,472
2071,raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_pe_matrix.v.out,7974,71428,7206,67076,0,0,0,3073
2072,raw_designs/vtr_designs/verilog/mcml.v.out,11823,358449,10050,317148,10,3616,0,5699
2073,raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v.out,1145,28474,839,18975,0,0,0,655
2074,raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v.out,2291,68907,2137,64159,0,0,0,1284
2075,raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b.v.out,287,15887,156,11662,0,0,0,320
2076,raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned.v.out,277,15501,149,11373,0,0,0,315
2077,raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v.out,8262,258888,7111,232092,2,640,0,3666
2078,raw_designs/vtr_designs/verilog/mcml_submodules/Hop.v.out,95,2597,65,1879,0,0,0,66
2079,raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock.v.out,51,1667,51,1667,0,0,0,24
2080,raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock_Reflector.v.out,17,707,17,707,0,0,0,7
2081,raw_designs/vtr_designs/verilog/mcml_submodules/LogCalc.v.out,102,1441,17,267,1,320,0,92
2082,raw_designs/vtr_designs/verilog/mcml_submodules/Memory_Wrapper.v.out,23,471,15,259,2,640,0,12
2083,raw_designs/vtr_designs/verilog/mcml_submodules/Move.v.out,71,1844,63,1805,0,0,0,32
2084,raw_designs/vtr_designs/verilog/mcml_submodules/Mult_32b.v.out,16,579,12,450,0,0,0,10
2085,raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock1.v.out,9,195,9,195,0,0,0,3
2086,raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock2.v.out,9,71,9,71,0,0,0,3
2087,raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock5.v.out,31,717,31,717,0,0,0,14
2088,raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v.out,11205,344060,9674,307909,3,960,0,5299
2089,raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v.out,1153,44474,995,42904,0,0,0,449
2090,raw_designs/vtr_designs/verilog/mcml_submodules/Roulette.v.out,44,854,32,780,0,0,0,27
2091,raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v.out,3078,95602,2874,95241,0,0,0,1099
2092,raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v.out,5345,187458,4501,170162,2,640,0,2487
2093,raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v.out,410,17246,131,8257,0,0,0,443
2094,raw_designs/vtr_designs/verilog/mcml_submodules/add_32b.v.out,5,130,5,130,0,0,0,1
2095,raw_designs/vtr_designs/verilog/mcml_submodules/dual.v.out,26,606,18,358,1,576,0,12
2096,raw_designs/vtr_designs/verilog/mcml_submodules/dual2.v.out,26,354,18,214,1,288,0,12
2097,raw_designs/vtr_designs/verilog/mcml_submodules/dual3.v.out,26,214,18,134,1,128,0,12
2098,raw_designs/vtr_designs/verilog/mcml_submodules/dual_port_mem_ww.v.out,26,532,18,314,1,416,0,12
2103,raw_designs/vtr_designs/verilog/mcml_submodules/mult_signed_32.v.out,13,451,8,258,0,0,0,10
2104,raw_designs/vtr_designs/verilog/mcml_submodules/mult_signed_32_bc.v.out,17,580,14,452,0,0,0,12
2105,raw_designs/vtr_designs/verilog/mcml_submodules/rng.v.out,27,740,12,260,0,0,0,19
2106,raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30.v.out,292,16080,161,11855,0,0,0,320
2109,raw_designs/vtr_designs/verilog/mcml_submodules/sub_64b.v.out,3,192,3,192,0,0,0,1
2110,raw_designs/vtr_designs/verilog/mkDelayWorker32B.v.out,2100,38523,1238,29389,9,7781,0,1395
2111,raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/ResetToBool.v.out,2,2,2,2,0,0,0,0
2112,raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v.out,127,1106,53,662,1,180,0,95
2113,raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_b.v.out,127,5154,53,3192,1,939,0,95
2114,raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_x.v.out,127,2228,53,1364,1,262,0,95
2115,raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_a.v.out,128,673,54,391,1,128,0,95
2117,raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_c.v.out,128,1257,54,807,1,240,0,95
2118,raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_d.v.out,128,2209,54,1351,1,512,0,95
2120,raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_a.v.out,110,592,36,310,1,128,0,95
2122,raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_c.v.out,110,984,36,534,1,240,0,95
2123,raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_d.v.out,110,1936,36,1078,1,512,0,95
2124,raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_f.v.out,110,970,36,526,1,180,0,95
2125,raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_g.v.out,110,4512,36,2550,1,939,0,95
2126,raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_x.v.out,110,1950,36,1086,1,262,0,95
2127,raw_designs/vtr_designs/verilog/mkPktMerge.v.out,459,9878,223,6840,3,1836,0,318
2128,raw_designs/vtr_designs/verilog/mkPktMerge_submodules/arSRLFIFO_a.v.out,129,2762,55,1754,1,612,0,95
2132,raw_designs/vtr_designs/verilog/mkPktMerge_submodules/generic_fifo_sc_a.v.out,111,2439,37,1431,1,612,0,95
2135,raw_designs/vtr_designs/verilog/mkSMAdapter4B.v.out,1355,8415,834,6877,3,607,0,899
2137,raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a.v.out,127,1148,53,686,1,360,0,95
2138,raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_b.v.out,127,644,53,374,1,64,0,95
2139,raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_c.v.out,127,1122,53,672,1,183,0,95
2141,raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_a.v.out,110,1012,36,550,1,360,0,95
2142,raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_b.v.out,110,564,36,294,1,64,0,95
2143,raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_c.v.out,110,984,36,534,1,183,0,95
2144,raw_designs/vtr_designs/verilog/multiclock_output_and_latch.v.out,19,53,15,18,0,0,0,7
2146,raw_designs/vtr_designs/verilog/multiclock_reader_writer.v.out,27,100,7,18,0,0,0,27
2147,raw_designs/vtr_designs/verilog/multiclock_separate_and_latch.v.out,15,18,13,16,0,0,0,4
2149,raw_designs/vtr_designs/verilog/or1200.v.out,1279,11924,567,6634,2,320,0,932
2151,raw_designs/vtr_designs/verilog/or1200_submodules/or1200_alu.v.out,109,1801,28,385,0,0,0,95
2152,raw_designs/vtr_designs/verilog/or1200_submodules/or1200_cfgr.v.out,19,112,2,64,0,0,0,27
2153,raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v.out,147,455,48,323,0,0,0,129
2154,raw_designs/vtr_designs/verilog/or1200_submodules/or1200_except.v.out,176,1194,62,494,0,0,0,162
2155,raw_designs/vtr_designs/verilog/or1200_submodules/or1200_freeze.v.out,41,46,22,24,0,0,0,26
2156,raw_designs/vtr_designs/verilog/or1200_submodules/or1200_genpc.v.out,69,649,26,310,0,0,0,47
2157,raw_designs/vtr_designs/verilog/or1200_submodules/or1200_if.v.out,46,421,21,210,0,0,0,35
2158,raw_designs/vtr_designs/verilog/or1200_submodules/or1200_lsu.v.out,139,583,44,481,0,0,0,115
2159,raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg.v.out,57,178,13,127,0,0,0,52
2160,raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mult_mac.v.out,94,1494,31,511,0,0,0,82
2161,raw_designs/vtr_designs/verilog/or1200_submodules/or1200_operandmuxes.v.out,49,454,17,298,0,0,0,38
2162,raw_designs/vtr_designs/verilog/or1200_submodules/or1200_reg2mem.v.out,12,106,8,102,0,0,0,7
2163,raw_designs/vtr_designs/verilog/or1200_submodules/or1200_rf.v.out,89,1293,53,773,2,320,0,54
2164,raw_designs/vtr_designs/verilog/or1200_submodules/or1200_sprs.v.out,142,1496,59,871,0,0,0,114
2165,raw_designs/vtr_designs/verilog/or1200_submodules/or1200_wbmux.v.out,16,235,11,199,0,0,0,8
2166,raw_designs/vtr_designs/verilog/raygentop.v.out,1853,9675,539,6114,1,168,0,1559
2167,raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v.out,72,669,49,422,0,0,0,46
2168,raw_designs/vtr_designs/verilog/raygentop_submodules/col16to21.v.out,10,107,6,103,0,0,0,5
2169,raw_designs/vtr_designs/verilog/raygentop_submodules/delay1x3.v.out,6,6,6,6,0,0,0,3
2170,raw_designs/vtr_designs/verilog/raygentop_submodules/fifo3.v.out,48,453,10,96,0,0,0,42
2171,raw_designs/vtr_designs/verilog/raygentop_submodules/linearmap.v.out,28,259,10,71,0,0,0,21
2172,raw_designs/vtr_designs/verilog/raygentop_submodules/matmult.v.out,40,913,25,529,0,0,0,27
2174,raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v.out,245,707,46,354,0,0,0,227
2175,raw_designs/vtr_designs/verilog/raygentop_submodules/raysend.v.out,96,363,22,233,0,0,0,87
2176,raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v.out,90,435,56,395,0,0,0,82
2177,raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v.out,477,3150,168,1582,0,0,0,388
2178,raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v.out,608,1271,45,641,1,168,0,594
2179,raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v.out,154,1255,50,850,0,0,0,127
2181,raw_designs/vtr_designs/verilog/raygentop_submodules/spram21x4.v.out,14,175,10,104,1,168,0,7
2182,raw_designs/vtr_designs/verilog/sha.v.out,251,3527,48,1376,0,0,0,246
2183,raw_designs/vtr_designs/verilog/single_ff.v.out,3,3,3,3,0,0,0,1
2185,raw_designs/vtr_designs/verilog/spree.v.out,1114,7376,587,5470,4,960,0,679
2186,raw_designs/vtr_designs/verilog/spree_submodules/addersub.v.out,334,617,174,457,0,0,0,225
2187,raw_designs/vtr_designs/verilog/spree_submodules/branchresolve.v.out,16,78,10,72,0,0,0,13
2188,raw_designs/vtr_designs/verilog/spree_submodules/data_mem.v.out,54,598,40,414,1,320,0,24
2190,raw_designs/vtr_designs/verilog/spree_submodules/dummy_add_sub.v.out,326,482,166,322,0,0,0,224
2191,raw_designs/vtr_designs/verilog/spree_submodules/dummy_counter.v.out,23,172,8,68,0,0,0,16
2192,raw_designs/vtr_designs/verilog/spree_submodules/dummy_mult.v.out,6,130,5,98,0,0,0,2
2193,raw_designs/vtr_designs/verilog/spree_submodules/fakedelay.v.out,4,66,4,66,0,0,0,0
2194,raw_designs/vtr_designs/verilog/spree_submodules/full_adder.v.out,10,10,5,5,0,0,0,7
2195,raw_designs/vtr_designs/verilog/spree_submodules/hi_reg.v.out,5,67,5,67,0,0,0,1
2196,raw_designs/vtr_designs/verilog/spree_submodules/ifetch.v.out,87,991,58,669,1,320,0,41
2198,raw_designs/vtr_designs/verilog/spree_submodules/load_data_translator.v.out,4,67,4,67,0,0,0,0
2199,raw_designs/vtr_designs/verilog/spree_submodules/logic_unit.v.out,13,262,5,130,0,0,0,9
2200,raw_designs/vtr_designs/verilog/spree_submodules/merge26lo.v.out,3,90,3,90,0,0,0,0
2201,raw_designs/vtr_designs/verilog/spree_submodules/mul.v.out,38,390,31,352,0,0,0,15
2202,raw_designs/vtr_designs/verilog/spree_submodules/nop.v.out,2,64,2,64,0,0,0,0
2203,raw_designs/vtr_designs/verilog/spree_submodules/onecyclestall.v.out,7,7,6,6,0,0,0,4
2204,raw_designs/vtr_designs/verilog/spree_submodules/pcadder.v.out,5,131,4,97,0,0,0,1
2205,raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w1.v.out,9,9,6,6,0,0,0,4
2206,raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w26.v.out,9,59,6,56,0,0,0,4
2207,raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w32.v.out,9,71,6,68,0,0,0,4
2210,raw_designs/vtr_designs/verilog/spree_submodules/reg_file.v.out,33,607,24,404,2,320,0,14
2211,raw_designs/vtr_designs/verilog/spree_submodules/register_1bit.v.out,5,5,5,5,0,0,0,1
2212,raw_designs/vtr_designs/verilog/spree_submodules/signext16.v.out,2,48,2,48,0,0,0,0
2214,raw_designs/vtr_designs/verilog/spree_submodules/store_data_translator.v.out,14,149,5,72,0,0,0,11
2215,raw_designs/vtr_designs/verilog/spree_submodules/zeroer.v.out,4,70,3,38,0,0,0,1
2216,raw_designs/vtr_designs/verilog/stereovision0.v.out,3960,31478,3389,26813,0,0,0,2374
2217,raw_designs/vtr_designs/verilog/stereovision0_submodules/combine_res.v.out,13,110,11,88,0,0,0,8
2218,raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v.out,130,949,71,614,0,0,0,105
2219,raw_designs/vtr_designs/verilog/stereovision0_submodules/lp_fltr.v.out,14,112,12,92,0,0,0,11
2220,raw_designs/vtr_designs/verilog/stereovision0_submodules/lp_fltr_v1.v.out,26,174,24,154,0,0,0,14
2223,raw_designs/vtr_designs/verilog/stereovision0_submodules/my_fifo_1.v.out,6,34,6,34,0,0,0,3
2225,raw_designs/vtr_designs/verilog/stereovision0_submodules/my_fifo_2.v.out,6,38,6,38,0,0,0,3
2230,raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v.out,117,773,98,754,0,0,0,109
2231,raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v.out,145,1365,106,1033,0,0,0,130
2232,raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20.v.out,185,1760,127,1247,0,0,0,173
2233,raw_designs/vtr_designs/verilog/stereovision0_submodules/scaler.v.out,203,1405,173,1163,0,0,0,114
2234,raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr.v.out,92,660,82,544,0,0,0,45
2235,raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr.v.out,85,646,75,530,0,0,0,53
2236,raw_designs/vtr_designs/verilog/stereovision0_submodules/sh_reg_1.v.out,4,18,4,18,0,0,0,1
2237,raw_designs/vtr_designs/verilog/stereovision0_submodules/v_fltr_316.v.out,32,186,32,186,0,0,0,12
2238,raw_designs/vtr_designs/verilog/stereovision0_submodules/v_fltr_496.v.out,88,522,88,522,0,0,0,36
2239,raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v.out,245,2827,206,2495,0,0,0,172
2240,raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_5_20.v.out,280,3182,222,2669,0,0,0,215
2241,raw_designs/vtr_designs/verilog/stereovision1.v.out,4583,40610,3241,28070,0,0,0,2709
2242,raw_designs/vtr_designs/verilog/stereovision1_submodules/corr.v.out,13,146,10,98,0,0,0,7
2243,raw_designs/vtr_designs/verilog/stereovision1_submodules/corr_seq.v.out,17,178,14,130,0,0,0,11
2244,raw_designs/vtr_designs/verilog/stereovision1_submodules/my_divider.v.out,53,373,26,122,0,0,0,42
2245,raw_designs/vtr_designs/verilog/stereovision1_submodules/my_wrapper_divider.v.out,72,440,38,181,0,0,0,53
2246,raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v.out,120,860,98,757,0,0,0,79
2247,raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v.out,94,1052,70,950,0,0,0,85
2248,raw_designs/vtr_designs/verilog/stereovision1_submodules/sh_reg.v.out,6,34,6,34,0,0,0,2
2249,raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_10.v.out,267,2592,234,2064,0,0,0,112
2250,raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20.v.out,497,4872,434,3864,0,0,0,212
2251,raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v.out,176,1644,158,1356,0,0,0,86
2252,raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm.v.out,165,1172,91,557,0,0,0,122
2253,raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_10.v.out,618,5210,437,3452,0,0,0,356
2254,raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_20.v.out,858,7650,647,5412,0,0,0,456
2255,raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v.out,522,4182,356,2664,0,0,0,330
2257,raw_designs/vtr_designs/verilog/stereovision2.v.out,3134,57735,1969,30601,0,0,0,2314
2261,raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f1.v.out,24,451,11,212,0,0,0,22
2262,raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f2.v.out,22,417,11,212,0,0,0,20
2263,raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f3.v.out,22,414,11,212,0,0,0,19
2268,raw_designs/vtr_designs/verilog/stereovision2_submodules/h_fltr.v.out,256,5604,156,2643,0,0,0,197
2269,raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1.v.out,25,560,11,143,0,0,0,22
2270,raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f2.v.out,23,496,11,143,0,0,0,20
2276,raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v.out,86,1034,65,948,0,0,0,58
2277,raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v.out,51,1363,37,937,0,0,0,42
2278,raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v.out,218,3402,137,1908,0,0,0,162
2281,raw_designs/vtr_designs/verilog/stereovision3.v.out,266,641,33,181,0,0,0,256
