<html><body><samp><pre>
<!@TC:1548373190>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/elicahill/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: goeders-ssh2

# Thu Jan 24 16:39:50 2019

#Implementation: test_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1548373191> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1548373191> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :goeders-ssh2
@I::"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/new/top.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_rf.v" (library work)
@I:"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_rf.v":"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_defines.v" (library work)
@N:<a href="@N:CG346:@XP_HELP">CG346</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_rf.v:247:35:247:44:@N:CG346:@XP_MSG">mc_rf.v(247)</a><!@TM:1548373191> | Read full_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_rf.v:247:45:247:58:@N:CG347:@XP_MSG">mc_rf.v(247)</a><!@TM:1548373191> | Read a parallel_case directive.
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_mem_if.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_rd_fifo.v" (library work)
@N:<a href="@N:CG346:@XP_HELP">CG346</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_rd_fifo.v:119:27:119:36:@N:CG346:@XP_MSG">mc_rd_fifo.v(119)</a><!@TM:1548373191> | Read full_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_rd_fifo.v:119:37:119:50:@N:CG347:@XP_MSG">mc_rd_fifo.v(119)</a><!@TM:1548373191> | Read a parallel_case directive.
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_incn_r.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_obct_top.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_dp.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_wb_if.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_cs_rf.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_refresh.v" (library work)
@N:<a href="@N:CG346:@XP_HELP">CG346</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_refresh.v:188:28:188:37:@N:CG346:@XP_MSG">mc_refresh.v(188)</a><!@TM:1548373191> | Read full_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_refresh.v:188:38:188:51:@N:CG347:@XP_MSG">mc_refresh.v(188)</a><!@TM:1548373191> | Read a parallel_case directive.
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v" (library work)
@N:<a href="@N:CG346:@XP_HELP">CG346</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v:168:31:168:40:@N:CG346:@XP_MSG">mc_adr_sel.v(168)</a><!@TM:1548373191> | Read full_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v:168:41:168:54:@N:CG347:@XP_MSG">mc_adr_sel.v(168)</a><!@TM:1548373191> | Read a parallel_case directive.
@N:<a href="@N:CG346:@XP_HELP">CG346</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v:189:43:189:52:@N:CG346:@XP_MSG">mc_adr_sel.v(189)</a><!@TM:1548373191> | Read full_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v:189:53:189:66:@N:CG347:@XP_MSG">mc_adr_sel.v(189)</a><!@TM:1548373191> | Read a parallel_case directive.
@N:<a href="@N:CG346:@XP_HELP">CG346</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v:207:44:207:53:@N:CG346:@XP_MSG">mc_adr_sel.v(207)</a><!@TM:1548373191> | Read full_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v:207:54:207:67:@N:CG347:@XP_MSG">mc_adr_sel.v(207)</a><!@TM:1548373191> | Read a parallel_case directive.
@N:<a href="@N:CG346:@XP_HELP">CG346</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v:221:44:221:53:@N:CG346:@XP_MSG">mc_adr_sel.v(221)</a><!@TM:1548373191> | Read full_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v:221:54:221:67:@N:CG347:@XP_MSG">mc_adr_sel.v(221)</a><!@TM:1548373191> | Read a parallel_case directive.
@N:<a href="@N:CG346:@XP_HELP">CG346</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v:241:44:241:53:@N:CG346:@XP_MSG">mc_adr_sel.v(241)</a><!@TM:1548373191> | Read full_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v:241:54:241:67:@N:CG347:@XP_MSG">mc_adr_sel.v(241)</a><!@TM:1548373191> | Read a parallel_case directive.
@N:<a href="@N:CG346:@XP_HELP">CG346</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v:255:44:255:53:@N:CG346:@XP_MSG">mc_adr_sel.v(255)</a><!@TM:1548373191> | Read full_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v:255:54:255:67:@N:CG347:@XP_MSG">mc_adr_sel.v(255)</a><!@TM:1548373191> | Read a parallel_case directive.
@N:<a href="@N:CG346:@XP_HELP">CG346</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v:271:43:271:52:@N:CG346:@XP_MSG">mc_adr_sel.v(271)</a><!@TM:1548373191> | Read full_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v:271:53:271:66:@N:CG347:@XP_MSG">mc_adr_sel.v(271)</a><!@TM:1548373191> | Read a parallel_case directive.
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_obct.v" (library work)
@N:<a href="@N:CG346:@XP_HELP">CG346</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_obct.v:168:29:168:38:@N:CG346:@XP_MSG">mc_obct.v(168)</a><!@TM:1548373191> | Read full_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_obct.v:168:39:168:52:@N:CG347:@XP_MSG">mc_obct.v(168)</a><!@TM:1548373191> | Read a parallel_case directive.
@N:<a href="@N:CG346:@XP_HELP">CG346</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_obct.v:205:29:205:38:@N:CG346:@XP_MSG">mc_obct.v(205)</a><!@TM:1548373191> | Read full_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_obct.v:205:39:205:52:@N:CG347:@XP_MSG">mc_obct.v(205)</a><!@TM:1548373191> | Read a parallel_case directive.
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v:318:23:318:27:@W:CS141:@XP_MSG">mc_timing.v(318)</a><!@TM:1548373191> | Unrecognized synthesis directive enum. Verify the correct directive name.</font>
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v:319:25:319:30:@W:CS141:@XP_MSG">mc_timing.v(319)</a><!@TM:1548373191> | Unrecognized synthesis directive state. Verify the correct directive name.</font>
@N:<a href="@N:CG346:@XP_HELP">CG346</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v:747:31:747:40:@N:CG346:@XP_MSG">mc_timing.v(747)</a><!@TM:1548373191> | Read full_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v:747:41:747:54:@N:CG347:@XP_MSG">mc_timing.v(747)</a><!@TM:1548373191> | Read a parallel_case directive.
@N:<a href="@N:CG346:@XP_HELP">CG346</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v:889:26:889:35:@N:CG346:@XP_MSG">mc_timing.v(889)</a><!@TM:1548373191> | Read full_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v:889:36:889:49:@N:CG347:@XP_MSG">mc_timing.v(889)</a><!@TM:1548373191> | Read a parallel_case directive.
@N:<a href="@N:CG346:@XP_HELP">CG346</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v:936:33:936:42:@N:CG346:@XP_MSG">mc_timing.v(936)</a><!@TM:1548373191> | Read full_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v:936:43:936:56:@N:CG347:@XP_MSG">mc_timing.v(936)</a><!@TM:1548373191> | Read a parallel_case directive.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v:1723:12:1723:25:@N:CG334:@XP_MSG">mc_timing.v(1723)</a><!@TM:1548373191> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v:1726:12:1726:24:@N:CG333:@XP_MSG">mc_timing.v(1726)</a><!@TM:1548373191> | Read directive translate_on.
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_top.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_in_fifo.v" (library work)
@I:"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_in_fifo.v":"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_defines.v" (library work)
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_in_fifo.v:153:24:153:37:@N:CG347:@XP_MSG">ac97_in_fifo.v(153)</a><!@TM:1548373191> | Read a parallel_case directive.
@N:<a href="@N:CG346:@XP_HELP">CG346</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_in_fifo.v:153:38:153:47:@N:CG346:@XP_MSG">ac97_in_fifo.v(153)</a><!@TM:1548373191> | Read full_case directive.
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_fifo_ctrl.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_wb_if.v" (library work)
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_wb_if.v:142:34:142:47:@N:CG347:@XP_MSG">ac97_wb_if.v(142)</a><!@TM:1548373191> | Read a parallel_case directive.
@N:<a href="@N:CG346:@XP_HELP">CG346</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_wb_if.v:142:48:142:57:@N:CG346:@XP_MSG">ac97_wb_if.v(142)</a><!@TM:1548373191> | Read full_case directive.
<font color=#A52A2A>@W:<a href="@W:CG286:@XP_HELP">CG286</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_wb_if.v:142:1:142:5:@W:CG286:@XP_MSG">ac97_wb_if.v(142)</a><!@TM:1548373191> | Case statement has both a full_case directive and a default clause -- ignoring full_case directive.</font>
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_sin.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_soc.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_int.v" (library work)
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_int.v:102:28:102:41:@N:CG347:@XP_MSG">ac97_int.v(102)</a><!@TM:1548373191> | Read a parallel_case directive.
@N:<a href="@N:CG346:@XP_HELP">CG346</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_int.v:102:42:102:51:@N:CG346:@XP_MSG">ac97_int.v(102)</a><!@TM:1548373191> | Read full_case directive.
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_dma_if.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_sout.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_cra.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_top.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_rf.v" (library work)
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_rf.v:171:28:171:41:@N:CG347:@XP_MSG">ac97_rf.v(171)</a><!@TM:1548373191> | Read a parallel_case directive.
@N:<a href="@N:CG346:@XP_HELP">CG346</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_rf.v:171:42:171:51:@N:CG346:@XP_MSG">ac97_rf.v(171)</a><!@TM:1548373191> | Read full_case directive.
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_out_fifo.v" (library work)
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_out_fifo.v:148:25:148:38:@N:CG347:@XP_MSG">ac97_out_fifo.v(148)</a><!@TM:1548373191> | Read a parallel_case directive.
@N:<a href="@N:CG346:@XP_HELP">CG346</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_out_fifo.v:148:39:148:48:@N:CG346:@XP_MSG">ac97_out_fifo.v(148)</a><!@TM:1548373191> | Read full_case directive.
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_dma_req.v" (library work)
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_dma_req.v:93:28:93:41:@N:CG347:@XP_MSG">ac97_dma_req.v(93)</a><!@TM:1548373191> | Read a parallel_case directive.
@N:<a href="@N:CG346:@XP_HELP">CG346</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_dma_req.v:93:42:93:51:@N:CG346:@XP_MSG">ac97_dma_req.v(93)</a><!@TM:1548373191> | Read full_case directive.
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_rst.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_prc.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_cs_rf.v:109:7:109:15:@N:CG364:@XP_MSG">mc_cs_rf.v(109)</a><!@TM:1548373191> | Synthesizing module mc_cs_rf in library work.

	this_cs=3'b000
	reg_select=4'b0010
   Generated name = mc_cs_rf_0_2

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_cs_rf.v:171:0:171:6:@W:CL271:@XP_MSG">mc_cs_rf.v(171)</a><!@TM:1548373191> | Pruning unused bits 1 to 0 of addr_r[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_cs_rf.v:109:7:109:15:@N:CG364:@XP_MSG">mc_cs_rf.v(109)</a><!@TM:1548373191> | Synthesizing module mc_cs_rf in library work.

	this_cs=3'b001
	reg_select=4'b0011
   Generated name = mc_cs_rf_1_3

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_cs_rf.v:171:0:171:6:@W:CL271:@XP_MSG">mc_cs_rf.v(171)</a><!@TM:1548373191> | Pruning unused bits 1 to 0 of addr_r[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_cs_rf.v:242:7:242:21:@N:CG364:@XP_MSG">mc_cs_rf.v(242)</a><!@TM:1548373191> | Synthesizing module mc_cs_rf_dummy in library work.

	this_cs=3'b010
   Generated name = mc_cs_rf_dummy_2

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_cs_rf.v:242:7:242:21:@N:CG364:@XP_MSG">mc_cs_rf.v(242)</a><!@TM:1548373191> | Synthesizing module mc_cs_rf_dummy in library work.

	this_cs=3'b011
   Generated name = mc_cs_rf_dummy_3

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_cs_rf.v:242:7:242:21:@N:CG364:@XP_MSG">mc_cs_rf.v(242)</a><!@TM:1548373191> | Synthesizing module mc_cs_rf_dummy in library work.

	this_cs=3'b100
   Generated name = mc_cs_rf_dummy_4

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_cs_rf.v:242:7:242:21:@N:CG364:@XP_MSG">mc_cs_rf.v(242)</a><!@TM:1548373191> | Synthesizing module mc_cs_rf_dummy in library work.

	this_cs=3'b101
   Generated name = mc_cs_rf_dummy_5

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_cs_rf.v:242:7:242:21:@N:CG364:@XP_MSG">mc_cs_rf.v(242)</a><!@TM:1548373191> | Synthesizing module mc_cs_rf_dummy in library work.

	this_cs=3'b110
   Generated name = mc_cs_rf_dummy_6

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_cs_rf.v:242:7:242:21:@N:CG364:@XP_MSG">mc_cs_rf.v(242)</a><!@TM:1548373191> | Synthesizing module mc_cs_rf_dummy in library work.

	this_cs=3'b111
   Generated name = mc_cs_rf_dummy_7

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_rf.v:119:7:119:12:@N:CG364:@XP_MSG">mc_rf.v(119)</a><!@TM:1548373191> | Synthesizing module mc_rf in library work.

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_rf.v:277:0:277:6:@W:CL271:@XP_MSG">mc_rf.v(277)</a><!@TM:1548373191> | Pruning unused bits 1 to 0 of wb_addr_r[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_incn_r.v:73:7:73:16:@N:CG364:@XP_MSG">mc_incn_r.v(73)</a><!@TM:1548373191> | Synthesizing module mc_incn_r in library work.

	incN_width=32'b00000000000000000000000000011000
	incN_center=32'b00000000000000000000000000001100
   Generated name = mc_incn_r_24s_12s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_adr_sel.v:86:7:86:17:@N:CG364:@XP_MSG">mc_adr_sel.v(86)</a><!@TM:1548373191> | Synthesizing module mc_adr_sel in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_obct.v:100:7:100:14:@N:CG364:@XP_MSG">mc_obct.v(100)</a><!@TM:1548373191> | Synthesizing module mc_obct in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_obct.v:216:7:216:20:@N:CG364:@XP_MSG">mc_obct.v(216)</a><!@TM:1548373191> | Synthesizing module mc_obct_dummy in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_obct_top.v:78:7:78:18:@N:CG364:@XP_MSG">mc_obct_top.v(78)</a><!@TM:1548373191> | Synthesizing module mc_obct_top in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_rd_fifo.v:80:7:80:17:@N:CG364:@XP_MSG">mc_rd_fifo.v(80)</a><!@TM:1548373191> | Synthesizing module mc_rd_fifo in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_dp.v:105:7:105:12:@N:CG364:@XP_MSG">mc_dp.v(105)</a><!@TM:1548373191> | Synthesizing module mc_dp in library work.

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_dp.v:147:5:147:14:@W:CG133:@XP_MSG">mc_dp.v(147)</a><!@TM:1548373191> | Object par_err_r is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_refresh.v:95:7:95:17:@N:CG364:@XP_MSG">mc_refresh.v(95)</a><!@TM:1548373191> | Synthesizing module mc_refresh in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v:124:7:124:16:@N:CG364:@XP_MSG">mc_timing.v(124)</a><!@TM:1548373191> | Synthesizing module mc_timing in library work.

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v:584:4:584:18:@W:CG133:@XP_MSG">mc_timing.v(584)</a><!@TM:1548373191> | Object lookup_ready1a is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_timing.v:764:0:764:6:@W:CL169:@XP_MSG">mc_timing.v(764)</a><!@TM:1548373191> | Pruning unused register burst_fp. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_wb_if.v:111:7:111:15:@N:CG364:@XP_MSG">mc_wb_if.v(111)</a><!@TM:1548373191> | Synthesizing module mc_wb_if in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_mem_if.v:110:7:110:16:@N:CG364:@XP_MSG">mc_mem_if.v(110)</a><!@TM:1548373191> | Synthesizing module mc_mem_if in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_top.v:113:7:113:13:@N:CG364:@XP_MSG">mc_top.v(113)</a><!@TM:1548373191> | Synthesizing module mc_top in library work.

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/opencores/mem_ctrl/src/mc_top.v:263:6:263:14:@W:CG360:@XP_MSG">mc_top.v(263)</a><!@TM:1548373191> | Removing wire mc_sts_i, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_sout.v:66:7:66:16:@N:CG364:@XP_MSG">ac97_sout.v(66)</a><!@TM:1548373191> | Synthesizing module ac97_sout in library work.

@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_sout.v:174:0:174:6:@N:CL189:@XP_MSG">ac97_sout.v(174)</a><!@TM:1548373191> | Register bit slt12_r[0] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_sout.v:174:0:174:6:@W:CL260:@XP_MSG">ac97_sout.v(174)</a><!@TM:1548373191> | Pruning register bit 0 of slt12_r[19:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_sin.v:66:7:66:15:@N:CG364:@XP_MSG">ac97_sin.v(66)</a><!@TM:1548373191> | Synthesizing module ac97_sin in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_soc.v:71:7:71:15:@N:CG364:@XP_MSG">ac97_soc.v(71)</a><!@TM:1548373191> | Synthesizing module ac97_soc in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_out_fifo.v:74:7:74:20:@N:CG364:@XP_MSG">ac97_out_fifo.v(74)</a><!@TM:1548373191> | Synthesizing module ac97_out_fifo in library work.

@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_out_fifo.v:154:0:154:6:@N:CL134:@XP_MSG">ac97_out_fifo.v(154)</a><!@TM:1548373191> | Found RAM mem, depth=4, width=32
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_in_fifo.v:83:7:83:19:@N:CG364:@XP_MSG">ac97_in_fifo.v(83)</a><!@TM:1548373191> | Synthesizing module ac97_in_fifo in library work.

@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_in_fifo.v:159:0:159:6:@N:CL134:@XP_MSG">ac97_in_fifo.v(159)</a><!@TM:1548373191> | Found RAM mem, depth=4, width=32
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_wb_if.v:78:7:78:17:@N:CG364:@XP_MSG">ac97_wb_if.v(78)</a><!@TM:1548373191> | Synthesizing module ac97_wb_if in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_rf.v:78:7:78:14:@N:CG364:@XP_MSG">ac97_rf.v(78)</a><!@TM:1548373191> | Synthesizing module ac97_rf in library work.

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_rf.v:181:0:181:6:@W:CL169:@XP_MSG">ac97_rf.v(181)</a><!@TM:1548373191> | Pruning unused register csr_r[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_rf.v:211:0:211:6:@W:CL271:@XP_MSG">ac97_rf.v(211)</a><!@TM:1548373191> | Pruning unused bits 31 to 8 of crac_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_fifo_ctrl.v:71:7:71:21:@N:CG364:@XP_MSG">ac97_fifo_ctrl.v(71)</a><!@TM:1548373191> | Synthesizing module ac97_fifo_ctrl in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_prc.v:78:7:78:15:@N:CG364:@XP_MSG">ac97_prc.v(78)</a><!@TM:1548373191> | Synthesizing module ac97_prc in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_cra.v:72:7:72:15:@N:CG364:@XP_MSG">ac97_cra.v(72)</a><!@TM:1548373191> | Synthesizing module ac97_cra in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_dma_req.v:71:7:71:19:@N:CG364:@XP_MSG">ac97_dma_req.v(71)</a><!@TM:1548373191> | Synthesizing module ac97_dma_req in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_dma_if.v:78:7:78:18:@N:CG364:@XP_MSG">ac97_dma_if.v(78)</a><!@TM:1548373191> | Synthesizing module ac97_dma_if in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_int.v:71:7:71:15:@N:CG364:@XP_MSG">ac97_int.v(71)</a><!@TM:1548373191> | Synthesizing module ac97_int in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_rst.v:59:7:59:15:@N:CG364:@XP_MSG">ac97_rst.v(59)</a><!@TM:1548373191> | Synthesizing module ac97_rst in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_top.v:77:7:77:15:@N:CG364:@XP_MSG">ac97_top.v(77)</a><!@TM:1548373191> | Synthesizing module ac97_top in library work.

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/imports/src/ac97_top.v:177:12:177:18:@W:CG360:@XP_MSG">ac97_top.v(177)</a><!@TM:1548373191> | Removing wire rf_din, as there is no assignment to it.</font>
<a name=error3></a><font color=red>@E:<a href="@E:CG389:@XP_HELP">CG389</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/atahost_base.srcs/sources_1/new/top.v:155:12:155:21:@E:CG389:@XP_MSG">top.v(155)</a><!@TM:1548373191> | Reference to undefined module atahost</font>
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 24 16:39:51 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 24 16:39:51 2019

###########################################################]

</pre></samp></body></html>
