$date
	Sun Mar 28 19:20:15 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module q1test $end
$var wire 4 ! Diff [3:0] $end
$var wire 1 " Cout $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$scope module dut $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 4 ' Diff [3:0] $end
$var wire 1 " Cout $end
$var wire 1 ( C3 $end
$var wire 1 ) C2 $end
$var wire 1 * C1 $end
$scope module U1 $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - Cin $end
$var wire 1 * Cout $end
$var wire 1 . Diff $end
$upscope $end
$scope module U2 $end
$var wire 1 / A $end
$var wire 1 0 B $end
$var wire 1 * Cin $end
$var wire 1 ) Cout $end
$var wire 1 1 Diff $end
$upscope $end
$scope module U3 $end
$var wire 1 2 A $end
$var wire 1 3 B $end
$var wire 1 ) Cin $end
$var wire 1 ( Cout $end
$var wire 1 4 Diff $end
$upscope $end
$scope module U4 $end
$var wire 1 5 A $end
$var wire 1 6 B $end
$var wire 1 ( Cin $end
$var wire 1 " Cout $end
$var wire 1 7 Diff $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
b0 '
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#10000
11
b110 !
b110 '
14
1,
1+
1/
12
b1 $
b1 &
b111 #
b111 %
#20000
1.
01
b1 !
b1 '
04
0,
10
02
b10 $
b10 &
b11 #
b11 %
#30000
1*
1)
01
04
b1001 !
b1001 '
17
1,
0+
0/
12
15
b11 $
b11 &
b1100 #
b1100 %
#40000
11
14
b111 !
b111 '
07
0*
1"
0)
1(
0,
00
13
16
1+
1/
02
05
b1100 $
b1100 &
b11 #
b11 %
