reg [7:0] prev_in;

always @(posedge clk) begin
    pedge <= 8'b0;
    for (int i = 0; i < 8; i++) begin
        if (!prev_in[i] && in[i])
            pedge[i] <= 1'b1;
    end
    prev_in <= in;
end

endmodule