# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/clock/xlnx,versal-wiz.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Xilinx Versal clocking wizard

maintainers:
  - Shubhrajyoti Datta <shubhrajyoti.datta@xilinx.com>

description: |
  The clocking wizard is a soft ip clocking block of Xilinx versal. It
  reads required input clock frequencies from the devicetree and acts as clock
  clock output.

select: false

properties:
  compatible:
    const: xlnx,clk-wizard-1.0

  "#clock-cells":
    const: 1

  clocks:
    description: List of clock specifiers which are external input
      clocks to the given clock controller.
    items:
      - description: clock input
      - description: axi clock

  clock-names:
    items:
      - const: clk_in1
      - const: s_axi_aclk

required:
  - compatible
  - "#clock-cells"
  - clocks
  - clock-names

additionalProperties: false

examples:
  - |
    clock-generator@40040000 {
        #clock-cells = <1>;
        reg = <0x40040000 0x1000>;
        compatible = "xlnx,clk-wizard-1.0";
        speed-grade = <1>;
        clock-names = "clk_in1", "s_axi_aclk";
        clocks = <&clkc 15>, <&clkc 15>;clock-output-names = "clk_out1", "clk_out2",
        "clk_out3", "clk_out4", "clk_out5",
        "clk_out6", "clk_out7";
    };
...
