{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## ChatNS\n",
    "Did only part 1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "The decimal number from wires starting with 'z' is: 2024\n"
     ]
    }
   ],
   "source": [
    "def parse_input(input_data):\n",
    "    initial_values = {}\n",
    "    gates = []\n",
    "\n",
    "    for line in input_data.splitlines():\n",
    "        line = line.strip()\n",
    "        if not line:\n",
    "            continue\n",
    "        if \":\" in line:  # Initial value\n",
    "            wire, value = line.split(\":\")\n",
    "            initial_values[wire.strip()] = int(value.strip())\n",
    "        else:  # Gate operation\n",
    "            inputs, output = line.split(\"->\")\n",
    "            a, op, b = inputs.split()\n",
    "            gates.append((a, op, b, output.strip()))\n",
    "\n",
    "    return initial_values, gates\n",
    "\n",
    "\n",
    "def evaluate_gate(op, a, b):\n",
    "    if op == \"AND\":\n",
    "        return a & b\n",
    "    elif op == \"OR\":\n",
    "        return a | b\n",
    "    elif op == \"XOR\":\n",
    "        return a ^ b\n",
    "    else:\n",
    "        raise ValueError(f\"Unknown operation {op}\")\n",
    "\n",
    "\n",
    "def simulate_circuit(initial_values, gates):\n",
    "    wire_values = initial_values.copy()\n",
    "    pending_gates = gates[:]\n",
    "\n",
    "    while pending_gates:\n",
    "        new_pending_gates = []\n",
    "\n",
    "        for a, op, b, out in pending_gates:\n",
    "            if a in wire_values and b in wire_values:\n",
    "                # Both input wires have a value, so calculate the result\n",
    "                wire_values[out] = evaluate_gate(op, wire_values[a], wire_values[b])\n",
    "            else:\n",
    "                # Otherwise, keep it pending\n",
    "                new_pending_gates.append((a, op, b, out))\n",
    "\n",
    "        # Set the remaining unprocessed gates for next iteration\n",
    "        pending_gates = new_pending_gates\n",
    "\n",
    "    return wire_values\n",
    "\n",
    "\n",
    "def get_output_value(wire_values):\n",
    "    # Extract wire names and sort them in descending order\n",
    "    z_wires = sorted(\n",
    "        wire_name for wire_name in wire_values if wire_name.startswith(\"z\")\n",
    "    )\n",
    "    # Create the binary string by collecting values in reverse order\n",
    "    binary_string = \"\".join(str(wire_values[wire]) for wire in reversed(z_wires))\n",
    "    return int(binary_string, 2)\n",
    "\n",
    "\n",
    "# Example puzzle input\n",
    "puzzle_input = \"\"\"x00: 1\n",
    "x01: 0\n",
    "x02: 1\n",
    "x03: 1\n",
    "x04: 0\n",
    "y00: 1\n",
    "y01: 1\n",
    "y02: 1\n",
    "y03: 1\n",
    "y04: 1\n",
    "\n",
    "ntg XOR fgs -> mjb\n",
    "y02 OR x01 -> tnw\n",
    "kwq OR kpj -> z05\n",
    "x00 OR x03 -> fst\n",
    "tgd XOR rvg -> z01\n",
    "vdt OR tnw -> bfw\n",
    "bfw AND frj -> z10\n",
    "ffh OR nrd -> bqk\n",
    "y00 AND y03 -> djm\n",
    "y03 OR y00 -> psh\n",
    "bqk OR frj -> z08\n",
    "tnw OR fst -> frj\n",
    "gnj AND tgd -> z11\n",
    "bfw XOR mjb -> z00\n",
    "x03 OR x00 -> vdt\n",
    "gnj AND wpb -> z02\n",
    "x04 AND y00 -> kjc\n",
    "djm OR pbm -> qhw\n",
    "nrd AND vdt -> hwm\n",
    "kjc AND fst -> rvg\n",
    "y04 OR y02 -> fgs\n",
    "y01 AND x02 -> pbm\n",
    "ntg OR kjc -> kwq\n",
    "psh XOR fgs -> tgd\n",
    "qhw XOR tgd -> z09\n",
    "pbm OR djm -> kpj\n",
    "x03 XOR y03 -> ffh\n",
    "x00 XOR y04 -> ntg\n",
    "bfw OR bqk -> z06\n",
    "nrd XOR fgs -> wpb\n",
    "frj XOR qhw -> z04\n",
    "bqk OR frj -> z07\n",
    "y03 OR x01 -> nrd\n",
    "hwm AND bqk -> z03\n",
    "tgd XOR rvg -> z12\n",
    "tnw OR pbm -> gnj\"\"\"\n",
    "\n",
    "# Run the simulation\n",
    "initial_values, gates = parse_input(puzzle_input)\n",
    "wire_values = simulate_circuit(initial_values, gates)\n",
    "output_value = get_output_value(wire_values)\n",
    "\n",
    "print(f\"The decimal number from wires starting with 'z' is: {output_value}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "The decimal number from wires starting with 'z' is: 56939028423824\n"
     ]
    }
   ],
   "source": [
    "with open(\"./data/Day 24/input.txt\") as f:\n",
    "    puzzle_input = f.read().strip()\n",
    "\n",
    "# Run the simulation\n",
    "initial_values, gates = parse_input(puzzle_input)\n",
    "wire_values = simulate_circuit(initial_values, gates)\n",
    "output_value = get_output_value(wire_values)\n",
    "\n",
    "print(f\"The decimal number from wires starting with 'z' is: {output_value}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [],
   "source": [
    "def binary_addition(x_vals, y_vals):\n",
    "    x_num = int(\"\".join(map(str, x_vals[::-1])), 2)\n",
    "    y_num = int(\"\".join(map(str, y_vals[::-1])), 2)\n",
    "    sum_num = x_num + y_num\n",
    "    return list(map(int, bin(sum_num)[2:][::-1]))\n",
    "\n",
    "\n",
    "x_vals = [initial_values.get(f\"x{i:02}\", 0) for i in range(len(initial_values)//2)]\n",
    "y_vals = [initial_values.get(f\"y{i:02}\", 0) for i in range(len(initial_values) // 2)]\n",
    "correct_binary_sum = binary_addition(x_vals, y_vals)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "metadata": {},
   "outputs": [],
   "source": [
    "result_z_wires = [\n",
    "    wire_values.get(f\"z{i:02}\", 0) for i in range(len(correct_binary_sum))\n",
    "]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "def parse_input(input_data):\n",
    "    initial_values = {}\n",
    "    gates = []\n",
    "\n",
    "    for line in input_data.splitlines():\n",
    "        line = line.strip()\n",
    "        if not line:\n",
    "            continue\n",
    "        if \":\" in line:  # Initial value\n",
    "            wire, value = line.split(\":\")\n",
    "            initial_values[wire.strip()] = int(value.strip())\n",
    "        else:  # Gate operation\n",
    "            gates.append(line)\n",
    "\n",
    "    return initial_values, gates"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Work out normal adder algoritm\n",
    "Manualy check for errors and change the input"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [],
   "source": [
    "\"\"\" Check if the circuit structure is correct\n",
    "It needs to validate that every following wire x.. and y.. are using in a full adder from x01 onwards\n",
    "A Full adder is defined as:\n",
    "  - X.. XOR Y.. -> tempS\n",
    "  - X.. AND Y.. -> tempC\n",
    "  - tempS XOR C.. -> z..\n",
    "  - tempS AND C.. -> tempCS\n",
    "  - tempCS or tempC -> C..\n",
    "\"\"\"\n",
    "\n",
    "with open('./data/Day 24/input.txt') as f:\n",
    "    puzzle_input = f.read().strip()\n",
    "\n",
    "initial_values, gates = parse_input(puzzle_input)\n",
    "\n",
    "def parse_input(input_data):\n",
    "    initial_values = {}\n",
    "    gates = []\n",
    "\n",
    "    for line in input_data.splitlines():\n",
    "        line = line.strip()\n",
    "        if not line:\n",
    "            continue\n",
    "        if \":\" in line:  # Initial value\n",
    "            wire, value = line.split(\":\")\n",
    "            initial_values[wire.strip()] = int(value.strip())\n",
    "        else:  # Gate operation\n",
    "            a, op, c, arrow, out =  line.split(\" \")\n",
    "            gates.append((a, op, c, out))\n",
    "\n",
    "    return initial_values, gates\n",
    "\n",
    "def check_circuit_structure(index: int, gates: list[tuple[str, str, str, str]], Cin):\n",
    "    \"\"\" Check if the circuit structure is correct\n",
    "    It needs to validate that every following wire x.. and y.. are using in a full adder from x01 onwards\n",
    "    A Full adder is defined as:\n",
    "    - X.. XOR Y.. -> tempS          x\n",
    "    - X.. AND Y.. -> tempC          x\n",
    "    - tempS XOR Cin.. -> z..        x\n",
    "    - tempS AND Cin.. -> tempCS     x\n",
    "    - tempCS or tempC -> Cout..\n",
    "    \"\"\"\n",
    "    gates_current_index = set()\n",
    "    currentWires = dict()\n",
    "    for gate in gates:\n",
    "        if gate[3] == f\"z{index:02}\":\n",
    "            gates_current_index.add(gate)\n",
    "            if gate[0] == Cin:\n",
    "                currentWires['tempS'] = gate[2]\n",
    "            elif gate[2] == Cin:\n",
    "                currentWires['tempS'] = gate[0]\n",
    "            else:\n",
    "                print(\"Error: tempS not found\")\n",
    "    \n",
    "    if 'tempS' not in currentWires:\n",
    "        print(\"Error: tempS not found\")\n",
    "        print(currentWires)\n",
    "        return None\n",
    "\n",
    "    for gate in gates:\n",
    "        if gate[0] == f\"x{index:02}\" or gate[0] == f\"y{index:02}\":\n",
    "            gates_current_index.add(gate)\n",
    "            if gate[1] == 'XOR':\n",
    "                if not currentWires['tempS'] == gate[3]:\n",
    "                    print(f\"Wrong connection {gate[3]} or {currentWires['tempS']}\")\n",
    "            elif gate[1] == 'AND':\n",
    "                currentWires['tempC'] = gate[3]\n",
    "            else:\n",
    "                print(\"Error: tempS or tempC not found or wrong operation\")\n",
    "        elif gate[2] == f\"x{index:02}\" or gate[2] == f\"y{index:02}\":\n",
    "            gates_current_index.add(gate)\n",
    "            if gate[1] == 'XOR':\n",
    "                if not currentWires['tempS'] == gate[3]:\n",
    "                    print(f\"Wrong connection {gate[3]} or {currentWires['tempS']}\")\n",
    "            elif gate[1] == 'AND':\n",
    "                currentWires['tempC'] = gate[3]\n",
    "            else:\n",
    "                print(\"Error: tempS or tempC not found or wrong operation\")\n",
    "    if 'tempS' not in currentWires or 'tempC' not in currentWires:\n",
    "        print(\"Error: tempS or tempC not found\")\n",
    "        print(currentWires)\n",
    "        return None\n",
    "    else:\n",
    "        for gate in gates:\n",
    "            if currentWires['tempS'] in gate and Cin in gate:\n",
    "                if gate[1] == 'AND':\n",
    "                    currentWires['tempCS'] = gate[3]\n",
    "    if 'tempS' not in currentWires or 'tempC' not in currentWires or 'tempCS' not in currentWires:\n",
    "        print(\"Error: tempS or tempC or tempCS not found\")\n",
    "        print(currentWires)\n",
    "        return None\n",
    "    else:\n",
    "        for gate in gates:\n",
    "            if currentWires['tempCS'] in gate and currentWires['tempC'] in gate:\n",
    "                if gate[1] == 'OR':\n",
    "                    currentWires['Cout'] = gate[3]\n",
    "    if 'Cout' not in currentWires:\n",
    "        print(\"Error: Cout not found\")\n",
    "        print(currentWires)\n",
    "        return None\n",
    "    return currentWires['Cout']\n",
    "    \n",
    "prev_out = 'mtk'\n",
    "for i in range(1, 45):\n",
    "    out = check_circuit_structure(i, gates, prev_out)\n",
    "    if not out:\n",
    "        print(i, prev_out)\n",
    "        break\n",
    "    prev_out = out"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    " A Full adder is defined as:\n",
    "- X.. XOR Y.. -> tempS\n",
    "- X.. AND Y.. -> tempC\n",
    "- tempS XOR Cin.. -> z..\n",
    "- tempS AND Cin.. -> tempCS\n",
    "- tempCS or tempC -> Cout.."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'frn,gmq,vtj,wnf,wtt,z05,z21,z39'"
      ]
     },
     "execution_count": 31,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# Wrong wires\n",
    "wrong_wires = ['frn', 'z05', 'wnf', 'vtj', 'z21', 'gmq', 'z39', 'wtt']\n",
    "\",\".join(sorted(wrong_wires))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## User\n",
    "\n",
    "Given the following circuit\n",
    "y08 AND x08 -> pkh\n",
    "grg AND twt -> bbk\n",
    "vvt OR wwt -> vgs\n",
    "x10 XOR y10 -> pmq\n",
    "pmq XOR hkf -> z10\n",
    "vmw OR bfb -> hkf\n",
    "twp OR qbq -> kmj\n",
    "qns AND mwj -> qhk\n",
    "dqm XOR cqp -> z02\n",
    "snr AND crb -> htp\n",
    "jwv XOR dgj -> z09\n",
    "sjf OR rwf -> wkq\n",
    "y02 XOR x02 -> dqm\n",
    "msw AND qqp -> rss\n",
    "fgv XOR bhw -> z26\n",
    "y03 AND x03 -> ftb\n",
    "kmj XOR fnh -> z24\n",
    "jhv XOR bkq -> wtt\n",
    "x27 XOR y27 -> knf\n",
    "y40 XOR x40 -> jhf\n",
    "gmq OR nrs -> kkq\n",
    "y03 XOR x03 -> ndn\n",
    "x25 XOR y25 -> hfj\n",
    "x33 AND y33 -> rvf\n",
    "wkh AND pmn -> vrq\n",
    "mgg OR hbf -> fhw\n",
    "nrr OR rtk -> wqr\n",
    "x00 AND y00 -> mtk\n",
    "crb XOR snr -> z30\n",
    "y37 XOR x37 -> qns\n",
    "kgw OR wms -> snr\n",
    "y09 XOR x09 -> jwv\n",
    "mtk AND kvc -> jjp\n",
    "x01 XOR y01 -> kvc\n",
    "jgg AND bsn -> fpm\n",
    "kvt OR ftb -> drd\n",
    "x15 AND y15 -> tfs\n",
    "x34 XOR y34 -> jgv\n",
    "y44 XOR x44 -> vjg\n",
    "x21 XOR y21 -> fqr\n",
    "x36 XOR y36 -> rwh\n",
    "y30 AND x30 -> kgr\n",
    "sqg OR hfb -> rfq\n",
    "x05 XOR y05 -> kbj\n",
    "rjq OR skn -> jhv\n",
    "y17 AND x17 -> bmp\n",
    "x28 AND y28 -> jwb\n",
    "x44 AND y44 -> vrj\n",
    "wwn XOR gwm -> z23\n",
    "y39 AND x39 -> gsr\n",
    "wkq XOR tfv -> z15\n",
    "x31 AND y31 -> sst\n",
    "x08 XOR y08 -> twt\n",
    "wnf AND rsk -> pjp\n",
    "mmr AND qdc -> rwf\n",
    "y22 XOR x22 -> jsr\n",
    "pnj OR bcc -> hhn\n",
    "fpm OR wtv -> kth\n",
    "kkq XOR jsr -> z22\n",
    "srn XOR kth -> z33\n",
    "vrq OR mrt -> tkc\n",
    "wwn AND gwm -> qbq\n",
    "jhf XOR mdn -> z40\n",
    "y13 XOR x13 -> tqf\n",
    "kvc XOR mtk -> z01\n",
    "stg XOR kdv -> z35\n",
    "grg XOR twt -> z08\n",
    "kkq AND jsr -> fjh\n",
    "tmd AND shm -> rjm\n",
    "nvq AND chk -> gnp\n",
    "twb OR ptq -> qqp\n",
    "x32 XOR y32 -> bsn\n",
    "y39 XOR x39 -> bkq\n",
    "mph OR vbp -> stg\n",
    "x02 AND y02 -> rks\n",
    "dtj AND hfj -> frh\n",
    "y43 XOR x43 -> qmr\n",
    "chk XOR nvq -> z28\n",
    "x16 AND y16 -> wnf\n",
    "y06 XOR x06 -> ghf\n",
    "rhr OR ccq -> qjq\n",
    "x38 AND y38 -> rjq\n",
    "tsf AND dtb -> twb\n",
    "x15 XOR y15 -> tfv\n",
    "vds AND gdk -> skn\n",
    "hhn XOR rwh -> z36\n",
    "x40 AND y40 -> bjf\n",
    "wtd OR cks -> nvq\n",
    "jpk OR qhk -> vds\n",
    "x14 XOR y14 -> qdc\n",
    "y19 AND x19 -> ptq\n",
    "fnh AND kmj -> gqj\n",
    "pjp OR vtj -> smg\n",
    "x11 XOR y11 -> tmd\n",
    "bbk OR pkh -> dgj\n",
    "bkq AND jhv -> z39\n",
    "y07 AND x07 -> krp\n",
    "hkf AND pmq -> crj\n",
    "y22 AND x22 -> cdk\n",
    "knb OR vkk -> mmr\n",
    "vds XOR gdk -> z38\n",
    "jhf AND mdn -> qkq\n",
    "vrj OR gkc -> z45\n",
    "x41 AND y41 -> mrt\n",
    "jgv XOR dkh -> z34\n",
    "y16 XOR x16 -> vtj\n",
    "rcf OR gqj -> dtj\n",
    "rvf OR bqr -> dkh\n",
    "x25 AND y25 -> swn\n",
    "dbv XOR vhs -> z31\n",
    "y12 XOR x12 -> fgq\n",
    "y20 AND x20 -> kcf\n",
    "rss OR kcf -> mjj\n",
    "hfj XOR dtj -> z25\n",
    "x14 AND y14 -> sjf\n",
    "fpd XOR smg -> z17\n",
    "x21 AND y21 -> z21\n",
    "x43 AND y43 -> prt\n",
    "x31 XOR y31 -> vhs\n",
    "grv OR tfs -> rsk\n",
    "y33 XOR x33 -> srn\n",
    "msw XOR qqp -> z20\n",
    "gsr OR wtt -> mdn\n",
    "x30 XOR y30 -> crb\n",
    "y24 AND x24 -> rcf\n",
    "frh OR swn -> bhw\n",
    "htm AND ndn -> kvt\n",
    "x06 AND y06 -> hbf\n",
    "x35 XOR y35 -> kdv\n",
    "srn AND kth -> bqr\n",
    "dgj AND jwv -> bfb\n",
    "bsn XOR jgg -> z32\n",
    "rjm OR skj -> tff\n",
    "gcf AND fhw -> mpv\n",
    "vfb OR jjp -> cqp\n",
    "x00 XOR y00 -> z00\n",
    "crj OR fgc -> shm\n",
    "tff XOR fgq -> z12\n",
    "mwj XOR qns -> z37\n",
    "vjg AND kmg -> gkc\n",
    "x19 XOR y19 -> dtb\n",
    "hvs XOR tsn -> z18\n",
    "dtb XOR tsf -> z19\n",
    "y05 AND x05 -> srp\n",
    "kkh AND bsb -> kgw\n",
    "rks OR trv -> htm\n",
    "frn AND ghf -> mgg\n",
    "qjq XOR kbj -> frn\n",
    "knf XOR vgs -> z27\n",
    "y09 AND x09 -> vmw\n",
    "x36 AND y36 -> dbc\n",
    "knf AND vgs -> wtd\n",
    "y23 XOR x23 -> wwn\n",
    "wnf XOR rsk -> z16\n",
    "y29 XOR x29 -> kkh\n",
    "vjg XOR kmg -> z44\n",
    "htp OR kgr -> dbv\n",
    "htm XOR ndn -> z03\n",
    "rfq XOR tqf -> z13\n",
    "mjj AND fqr -> nrs\n",
    "gcf XOR fhw -> z07\n",
    "qmr AND wqr -> frs\n",
    "x32 AND y32 -> wtv\n",
    "x07 XOR y07 -> gcf\n",
    "gmf OR pvh -> tsf\n",
    "mjj XOR fqr -> gmq\n",
    "qqs OR dbc -> mwj\n",
    "krp OR mpv -> grg\n",
    "x34 AND y34 -> vbp\n",
    "tff AND fgq -> hfb\n",
    "drd AND wkb -> rhr\n",
    "tqf AND rfq -> vkk\n",
    "x13 AND y13 -> knb\n",
    "bhw AND fgv -> vvt\n",
    "hhn AND rwh -> qqs\n",
    "kbj AND qjq -> jcf\n",
    "y41 XOR x41 -> wkh\n",
    "y01 AND x01 -> vfb\n",
    "jgv AND dkh -> mph\n",
    "gnp OR jwb -> bsb\n",
    "cdk OR fjh -> gwm\n",
    "prt OR frs -> kmg\n",
    "x17 XOR y17 -> fpd\n",
    "y42 AND x42 -> rtk\n",
    "fpd AND smg -> tqm\n",
    "dbv AND vhs -> gdw\n",
    "y29 AND x29 -> wms\n",
    "kkh XOR bsb -> z29\n",
    "cqp AND dqm -> trv\n",
    "hvs AND tsn -> gmf\n",
    "wkq AND tfv -> grv\n",
    "x04 AND y04 -> ccq\n",
    "x20 XOR y20 -> msw\n",
    "y26 XOR x26 -> fgv\n",
    "mmr XOR qdc -> z14\n",
    "ghf XOR frn -> z06\n",
    "y26 AND x26 -> wwt\n",
    "sst OR gdw -> jgg\n",
    "pmn XOR wkh -> z41\n",
    "y04 XOR x04 -> wkb\n",
    "y28 XOR x28 -> chk\n",
    "wqr XOR qmr -> z43\n",
    "kdv AND stg -> bcc\n",
    "y18 AND x18 -> pvh\n",
    "mvk XOR tkc -> z42\n",
    "x27 AND y27 -> cks\n",
    "bjf OR qkq -> pmn\n",
    "tkc AND mvk -> nrr\n",
    "y38 XOR x38 -> gdk\n",
    "y37 AND x37 -> jpk\n",
    "x23 AND y23 -> twp\n",
    "tqm OR bmp -> tsn\n",
    "wkb XOR drd -> z04\n",
    "x42 XOR y42 -> mvk\n",
    "y35 AND x35 -> pnj\n",
    "shm XOR tmd -> z11\n",
    "y24 XOR x24 -> fnh\n",
    "x11 AND y11 -> skj\n",
    "x10 AND y10 -> fgc\n",
    "srp OR jcf -> z05\n",
    "y12 AND x12 -> sqg\n",
    "y18 XOR x18 -> hvs\n",
    "\n",
    "Which wires are wrong to have a full adder machine\n",
    "\n",
    "## Assistant\n",
    "\n",
    "To identify the incorrect wires in the given circuit for it to function as a full adder, we should first recall the basic operation of a full adder. A full adder takes three inputs: two significant bits and a carry-in bit, and generates two outputs: a sum bit and a carry-out bit. The logic for a full adder is defined as follows:\n",
    "\n",
    "1. Sum output: `Sum = A XOR B XOR Cin`\n",
    "2. Carry output: `Cout = (A AND B) OR (B AND Cin) OR (Cin AND A)`\n",
    "\n",
    "Given this functionality, we need to identify and correct any deviations from these operations in the circuit you provided. Since it's a complex circuit with various logical operations, we should focus on identifying where the logic operations deviate from the expected full adder operations for sum and carry outputs.\n",
    "\n",
    "However, listing exactly which specific wires are incorrect without simulating the full circuit is complex. If you follow each operation in your detailed circuit, you should re-align the logic gates involving the full adder's operations to conform to the XOR and AND-OR conditions listed above.\n",
    "\n",
    "In summary, review your circuit for deviations from these primary operations and corrective any unforeseen logical operations that do not match a proper full adder logic circuit. This likely involves ensuring the relevant XOR and AND-OR conditions are met where these outputs are intended.\n",
    "\n",
    "## User\n",
    "\n",
    "Okay great so you could make some code to check this knowing that x00 and y00 -> z00 as the least significant digit so it doesn't have a Cin and x45 and y45 -> z45 with a Cin from x44 and y44 etc\n",
    "\n",
    "## Assistant\n",
    "\n",
    "To verify and potentially correct the circuit based on the behavior of a full adder, we can simulate the full adder logic using code. Below is a Python representation to check each pair of inputs simulating a full adder logic:\n",
    "\n",
    "```python\n",
    "def calculate_sum_and_carry(x, y, cin):\n",
    "    # Full adder logic\n",
    "    sum_bit = x ^ y ^ cin  # XOR for sum\n",
    "    carry_out = (x & y) | (y & cin) | (cin & x)  # AND-OR for carry\n",
    "    return sum_bit, carry_out\n",
    "\n",
    "# Example function to test a series of full adders\n",
    "def check_full_adder_circuit(xs, ys):\n",
    "    # Initialize Cin as 0 for the least significant bit\n",
    "    cin = 0\n",
    "    zs = []\n",
    "    \n",
    "    for i in range(len(xs)):\n",
    "        # Calculate sum and carry\n",
    "        sum_bit, cout = calculate_sum_and_carry(xs[i], ys[i], cin)\n",
    "        \n",
    "        # Append sum to zs list\n",
    "        zs.append(sum_bit)\n",
    "        \n",
    "        # Update Cin for the next operation\n",
    "        cin = cout\n",
    "    \n",
    "    # The last carry-out becomes the msb if needed\n",
    "    return zs, cin\n",
    "\n",
    "# Example input where x00 and y00 are the least significant bits\n",
    "x_values = [0, 1, 1, 0, 1]  # Sample binary values\n",
    "y_values = [1, 0, 1, 1, 0]  # Sample binary values\n",
    "\n",
    "# Check the circuit\n",
    "z_values, final_carry = check_full_adder_circuit(x_values, y_values)\n",
    "print(\"Sum bits:\", z_values)\n",
    "print(\"Final carry-out:\", final_carry)\n",
    "```\n",
    "\n",
    "This code simulates a series of full adders given inputs `x` and `y`, with the least significant bits first (`x00` and `y00`). It calculates the sum and carry for each bit position, propagating the carry to the next step, and prints the final results. You can adjust `x_values` and `y_values` to match your specific circuit inputs and verify against expected outputs.\n",
    "\n",
    "## User\n",
    "\n",
    "I don't want to calculate on values I just want to check the structure and definitions\n",
    "\n",
    "## Assistant\n",
    "\n",
    "To check the structure and definitions of the circuit for a full adder without calculating specific values, we can create a conceptual model that verifies conformity to the full adder logic. This involves checking that each stage in the circuit involves a correct combination of XOR for the sum and AND/OR for the carry as it propagates through bit positions. Here's a simplified way to check the structural definition using assumptions about how you defined each step:\n",
    "\n",
    "```python\n",
    "def check_full_adder_structure(circuit):\n",
    "    # Define the correct structure for a full adder\n",
    "    required_operations = {\n",
    "        'sum': 'XOR',\n",
    "        'carry': ['AND', 'OR']\n",
    "    }\n",
    "    \n",
    "    # Iterate over each segment of the circuit\n",
    "    for stage, operations in circuit.items():\n",
    "        # Check sum operation\n",
    "        if operations['sum'] != required_operations['sum']:\n",
    "            print(f\"Error in {stage}: Sum operation should be XOR.\")\n",
    "        \n",
    "        # Check carry operations\n",
    "        if not all(op in operations['carry'] for op in required_operations['carry']):\n",
    "            print(f\"Error in {stage}: Carry operation should include AND and OR.\")\n",
    "        else:\n",
    "            print(f\"{stage} stage is correctly defined.\")\n",
    "\n",
    "# Example structure based on provided information\n",
    "example_circuit_structure = {\n",
    "    'stage1': {'sum': 'XOR', 'carry': ['AND', 'OR']},\n",
    "    'stage2': {'sum': 'XOR', 'carry': ['AND', 'OR']},\n",
    "    'stage3': {'sum': 'AND', 'carry': ['XOR', 'OR']},  # introduced error for illustration\n",
    "    # Continue for all stages\n",
    "}\n",
    "\n",
    "check_full_adder_structure(example_circuit_structure)\n",
    "```\n",
    "\n",
    "This code provides a basic structural check for your circuit. Adjust `example_circuit_structure` to match the stages and operations of your specific setup. If any stage doesn't conform to the `XOR` for sum and both `AND` and `OR` for carry logic, the script will identify it as incorrect.\n",
    "\n",
    "## User\n",
    "\n",
    "Great now plot that on the gate definitions\n",
    "\n",
    "## Assistant\n",
    "\n",
    "To plot the circuit structure on gate definitions, we first conceptualize each gate's role in a full adder circuit. We can visualize the full adder process by representing the logic gates at each stage, indicating where each operation occurs. Although we can't physically draw a diagram here, I can guide you on creating one with a tool or library like `matplotlib` to illustrate it.\n",
    "\n",
    "Below is a description of how you would represent each stage in code if visualizing with a plotting library:\n",
    "\n",
    "1. **XOR Gate**: Used for the sum calculation, `Sum = A XOR B XOR Cin`.\n",
    "2. **AND Gates**: Used to determine carry bits, e.g., `A AND B`, `B AND Cin`, `Cin AND A`.\n",
    "3. **OR Gate**: Combines the results of the AND gates for the carry-out.\n",
    "\n",
    "The goal is to represent this logic clearly using pseudocode or comments, as a guide.\n",
    "\n",
    "```python\n",
    "import matplotlib.pyplot as plt\n",
    "import networkx as nx\n",
    "\n",
    "def plot_full_adder_circuit():\n",
    "    # Create a graph to represent the full adder circuit\n",
    "    G = nx.DiGraph()\n",
    "\n",
    "    # Define nodes for gates and inputs\n",
    "    inputs = [('x', 'Input X'), ('y', 'Input Y'), ('cin', 'Carry In')]\n",
    "    gates = [\n",
    "        ('xor1', 'XOR Gate (Sum)'), \n",
    "        ('and1', 'AND Gate'), \n",
    "        ('and2', 'AND Gate'), \n",
    "        ('and3', 'AND Gate'), \n",
    "        ('or1', 'OR Gate (Carry Out)')\n",
    "    ]\n",
    "    outputs = [('sum', 'Sum Output'), ('cout', 'Carry Out Output')]\n",
    "\n",
    "    # Add edges to represent connections\n",
    "    edges = [\n",
    "        ('x', 'xor1'), ('y', 'xor1'), ('cin', 'xor1'), ('xor1', 'sum'),\n",
    "        ('x', 'and1'), ('y', 'and1'),\n",
    "        ('y', 'and2'), ('cin', 'and2'),\n",
    "        ('cin', 'and3'), ('x', 'and3'),\n",
    "        ('and1', 'or1'), ('and2', 'or1'), ('and3', 'or1'), ('or1', 'cout')\n",
    "    ]\n",
    "\n",
    "    # Add nodes and edges to the graph\n",
    "    G.add_nodes_from(inputs + gates + outputs)\n",
    "    G.add_edges_from(edges)\n",
    "\n",
    "    # Set positions for a clear layout\n",
    "    pos = {\n",
    "        'x': (0, 2), 'y': (0, 1.5), 'cin': (0, 1),\n",
    "        'xor1': (1, 1.75), 'sum': (2, 1.75),\n",
    "        'and1': (1, 1.25), 'and2': (1, 1), 'and3': (1, 0.75),\n",
    "        'or1': (2, 1), 'cout': (3, 1)\n",
    "    }\n",
    "    \n",
    "    nx.draw_networkx(G, pos, \n",
    "                     labels={n: l for n, l in inputs + gates + outputs},\n",
    "                     with_labels=True, node_size=3000, node_color='lightgray', font_size=8)\n",
    "    plt.title(\"Full Adder Circuit Structure\")\n",
    "    plt.axis('off')\n",
    "    plt.show()\n",
    "\n",
    "plot_full_adder_circuit()\n",
    "```\n",
    "\n",
    "This script uses a graph to represent connections between gates and inputs/outputs in a full adder, allowing visualization of the logic flow. This sample uses NetworkX to handle the graph structure. In a tool like this, you'll visually confirm connections, looking for places where the logic deviates from the expected full adder pattern I've outlined. This is a demonstration; details of your specific circuit layout will require appropriate adjustments and extensions.\n",
    "\n",
    "## User\n",
    "\n",
    "No I meant do a analysis on the long input list of all gates\n",
    "\n",
    "## Assistant\n",
    "\n",
    "To analyze the long list of gate definitions given, we need to simulate the logical connections and verify if they follow the structure required for a full adder at each bit position. Here's a conceptual approach to check each operation's role against a full adder's expected operations:\n",
    "\n",
    "1. Check that each bit position uses XOR for summing inputs.\n",
    "2. Ensure that carry-outs are derived using AND and OR operations.\n",
    "\n",
    "The code below checks the structure based on the provided input list:\n",
    "\n",
    "### Code Analysis\n",
    "\n",
    "We'll create logic to check whether each defined operation aligns with the expected structure. Please note that since we don't simulate real gates or evaluate input values, the focus is purely structural:\n",
    "\n",
    "```python\n",
    "# Define a list that represents all operations as in the problem statement\n",
    "gate_definitions = [\n",
    "    \"x00 AND y00 -> mtk\",\n",
    "    \"x00 XOR y00 -> z00\",\n",
    "    \"mtk AND kvc -> jjp\",\n",
    "    \"x01 XOR y01 -> kvc\",\n",
    "    # Add other definitions here...\n",
    "    # Each line represents a definition in the form \"input1 OPERATOR input2 -> output\"\n",
    "]\n",
    "\n",
    "def check_circuit_structure(definitions):\n",
    "    # Define expected operation types for sum (XOR) and carry (AND/OR)\n",
    "    correct_sum_op = \"XOR\"\n",
    "    correct_carry_ops = [\"AND\", \"OR\"]\n",
    "    \n",
    "    checked_positions = set()\n",
    "\n",
    "    for definition in definitions:\n",
    "        inputs, operation, output = parse_definition(definition)\n",
    "        \n",
    "        if output.startswith('z'):  # Assuming zXX are sum outputs\n",
    "            if operation != correct_sum_op:\n",
    "                print(f\"Error: Sum at {output} should be {correct_sum_op} but found {operation}.\")\n",
    "        else:\n",
    "            if operation not in correct_carry_ops:\n",
    "                print(f\"Error: Carry operation at {output} should be one of {correct_carry_ops} but found {operation}.\")\n",
    "        \n",
    "        checked_positions.add(output)\n",
    "\n",
    "        # Add more conditions to ensure structural requirements\n",
    "        # Ensure there are correct inputs related to sequential positions\n",
    "        # based on full adder logic\n",
    "\n",
    "def parse_definition(definition):\n",
    "    \"\"\"Parses a gate operation definition into inputs, operation, and output.\"\"\"\n",
    "    parts = definition.split(' ')\n",
    "    input1, operation, input2, _, output = parts\n",
    "    return (input1, input2), operation, output\n",
    "\n",
    "check_circuit_structure(gate_definitions)\n",
    "```\n",
    "\n",
    "### Explanation\n",
    "\n",
    "- **`check_circuit_structure`:** This function goes through each gate definition, parses it, and checks if the operation matches expected full adder gate operations.\n",
    "\n",
    "- **`parse_definition`:** Splits each line into its components (inputs, operation, output).\n",
    "\n",
    "You would continue adding all of your gate definitions to `gate_definitions` for a complete analysis. The script checks if sum gates use XOR exclusively and whether carry logic correctly implements AND/OR operations. Adjust the parsing and checks to fit the specifics of your setup. This analysis can identify structural misalignments relevant to a full adder's expected gates.\n",
    "\n",
    "## User\n",
    "\n",
    "Awesome job, you found the errors. Given these errors: Error: Carry operation at pmq should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at dqm should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at wtt should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at knf should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at jhf should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at ndn should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at hfj should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at qns should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at jwv should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at kvc should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at jgv should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at vjg should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at fqr should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at rwh should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at kbj should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at twt should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at jsr should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at tqf should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at bsn should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at bkq should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at qmr should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at ghf should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at tfv should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at qdc should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at tmd should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Sum at z39 should be XOR but found AND.\n",
    "Error: Sum at z45 should be XOR but found OR.\n",
    "Error: Carry operation at vtj should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at fgq should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Sum at z21 should be XOR but found AND.\n",
    "Error: Carry operation at vhs should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at srn should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at crb should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at kdv should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at dtb should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at frn should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at wwn should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at kkh should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at gcf should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at gmq should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at wkh should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at fpd should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at msw should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at fgv should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at wkb should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at chk should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at gdk should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at mvk should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Carry operation at fnh should be one of ['AND', 'OR'] but found XOR.\n",
    "Error: Sum at z05 should be XOR but found OR.\n",
    "Error: Carry operation at hvs should be one of ['AND', 'OR'] but found XOR.\n",
    "\n",
    "What 8 wires could me switched to solve this issue\n",
    "\n",
    "## Assistant\n",
    "\n",
    "To address the errors in the circuit structure, we need to focus on altering as few operations as possible, while prioritizing the operations where carry logic requires a change from XOR to either AND or OR, and where sum logic needs to be XOR.\n",
    "\n",
    "Considering the errors you highlighted, here's a strategic plan to switch minimal wires for correction:\n",
    "\n",
    "1. **Identify operations misclassified as sums but used as carries**: If some outputs should be carries but use XOR, change them to AND or OR based on the context of their use.\n",
    "\n",
    "2. **Identify operations misclassified as carries but used as sums**: Any outputs that function as sums but are not XOR need adjustment.\n",
    "\n",
    "Given the number of errors, focus on structural proponents that propagate through several stages or affect the most critical areas in the circuit. Here's an approach to switch some crucial wires:\n",
    "\n",
    "1. **Switch at `z39`:** Change from AND to XOR for a sum at position z39.\n",
    "2. **Switch at `z45`:** Change from OR to XOR for a sum at position z45.\n",
    "3. **Switch at `z21`:** Change from AND to XOR for a sum at position z21.\n",
    "4. **Switch at `z05`:** Change from OR to XOR for a sum at position z05.\n",
    "5. **Switch at `pmq`:** Carry operation needs to adhere to AND/OR logic.\n",
    "6. **Switch at `dqm`:** Carry operation needs to adhere to AND/OR logic.\n",
    "7. **Switch at `wtt`:** Carry operation needs to adhere to AND/OR logic.\n",
    "8. **Switch at `knf`:** Carry operation needs to adhere to AND/OR logic.\n",
    "\n",
    "By modifying these wires as indicated, you'll address both incorrect carry and sum operations, likely covering cascading errors across the circuit. If necessary, further analysis may detect other issues or necessitate different or additional optimizations, aiming to adjust the logic to fit full adder specifications comprehensively.\n",
    "\n",
    "## User\n",
    "\n",
    "Sorry these are not correct; can you think of other wires\n",
    "\n",
    "## Assistant\n",
    "\n",
    "Given the complexity and number of errors in the circuit, let's focus again to switch a minimal set of wires that could influence both carry and sum operations effectively. A refined approach requires strategic changes, keeping in mind the propagation effects of each wire in a computational circuit. Here's another attempt:\n",
    "\n",
    "To correct the circuit with minimal wire switches, consider adjusting critical nodes influencing multiple downstream components:\n",
    "\n",
    "1. **Switch at `z39`:** Change from AND to XOR, which applies directly to sum positions, ensuring it meets XOR conditions.\n",
    "\n",
    "2. **Switch at `z45`:** Again, change from OR to XOR to ensure that the final sum bit aligns with the XOR logic for sums.\n",
    "\n",
    "3. **Switch at `pmq`:** This initial position impacts carry propagation; changing it to follow AND/OR would significantly impact downstream issues.\n",
    "\n",
    "4. **Switch at `jhf`:** Alter this to an OR operation instead of XOR to correct the carry operation, likely impacting downstream errors related to carry operations.\n",
    "\n",
    "5. **Switch at `wkn`:** Changing the last bit carry to a correct AND/OR logic would help mitigate multiple errors across various positions.\n",
    "\n",
    "6. **Switch at `knf`:** Also consider changing this critical position, which might influence multiple subsequent circuit calculations.\n",
    "\n",
    "7. **Switch at `wtt`:** This node affects subsequent carry operations; apply an AND operation to fix multiple result stages.\n",
    "\n",
    "8. **Switch at `kvc`:** Adjusting this to adhere to carry logic could impact a broad set of affected operations.\n",
    "\n",
    "These identified changes focus on key points within the logic network, expected to propagate corrections and resolve errors identified initially. Adjusting these positions might stabilize the circuit's logical flow to comply with full adder requirements in fewer steps, aiming at comprehensive error resolution. If additional errors persist, it would require iterative testing and updates.\n",
    "\n",
    "## User\n",
    "\n",
    "Sorry you are not finding the correct ones\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": ".venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
