# List of all Verilog source files to include in this build.
# Used by both synthesis and RTL simulation.
synthesis.inputs.input_files: [
  "v/clk_gen_ds.v",
  "../../module_0/v/clk_gen.v",

  # TODO: Add any additional BSG files needed
  "${bsg_root}/bsg_misc/bsg_defines.v",
]
synthesis.inputs.input_files_meta: [append, subst]

# Add synthesis input files to simulation inputs
# (Only for RTL sim)
sim.inputs.input_files: synthesis.inputs.input_files
sim.inputs.input_files_meta: [crossref, subst]
