chips_added_at_a_time	execution_time	edges	levels	diameter	ASPL	power	frequency	tempurature
cradle	1.4671061039	16.0	3.0	6.0	2.4696969697	56.7207	3600.0	58.0
base3
layout_size = 12
candidates 15

cradle	1.07831001282	12.0	3.0	4.0	2.0	56.7207	3600.0	58.0
base3
layout_size = 9
candidates 15

