$date
  Sun May 25 12:39:47 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module std_logic_signed $end
$upscope $end
$scope module mem_instructions_tb $end
$var reg 1 ! clk_sim $end
$var reg 1 " reset_sim $end
$var reg 7 # addr_sim[6:0] $end
$var reg 10 $ instr_sim[9:0] $end
$var reg 4 % sel_fct_sim[3:0] $end
$var reg 4 & sel_route_sim[3:0] $end
$var reg 2 ' sel_out_sim[1:0] $end
$var reg 8 ( res_out_sim[7:0] $end
$var reg 8 ) mem_cache_1_in_sim[7:0] $end
$var reg 8 * mem_cache_2_in_sim[7:0] $end
$var reg 8 + mem_cache_1_out_sim[7:0] $end
$var reg 8 , mem_cache_2_out_sim[7:0] $end
$var reg 1 - mem_cache_1_enable_sim $end
$var reg 1 . mem_cache_2_enable_sim $end
$var reg 4 / buffer_a_sim[3:0] $end
$var reg 4 0 buffer_b_sim[3:0] $end
$var reg 1 1 buffer_a_enable_sim $end
$var reg 1 2 buffer_b_enable_sim $end
$var reg 4 3 buffera_out[3:0] $end
$var reg 4 4 bufferb_out[3:0] $end
$var reg 8 5 s_sim[7:0] $end
$var reg 1 6 sr_out_l_sim $end
$var reg 1 7 sr_out_r_sim $end
$var reg 1 8 sr_in_l_sim $end
$var reg 1 9 sr_in_r_sim $end
$var reg 4 : a_in_sim[3:0] $end
$var reg 4 ; b_in_sim[3:0] $end
$scope module buffer_a_inst $end
$var reg 4 < e1[3:0] $end
$var reg 1 = reset $end
$var reg 1 > clock $end
$var reg 1 ? enable $end
$var reg 4 @ s1[3:0] $end
$upscope $end
$scope module buffer_b_inst $end
$var reg 4 A e1[3:0] $end
$var reg 1 B reset $end
$var reg 1 C clock $end
$var reg 1 D enable $end
$var reg 4 E s1[3:0] $end
$upscope $end
$scope module mem_cache_1_inst $end
$var reg 8 F e1[7:0] $end
$var reg 1 G reset $end
$var reg 1 H clock $end
$var reg 1 I enable $end
$var reg 8 J s1[7:0] $end
$upscope $end
$scope module mem_cache_2_inst $end
$var reg 8 K e1[7:0] $end
$var reg 1 L reset $end
$var reg 1 M clock $end
$var reg 1 N enable $end
$var reg 8 O s1[7:0] $end
$upscope $end
$scope module alu_inst $end
$var reg 4 P a[3:0] $end
$var reg 4 Q b[3:0] $end
$var reg 1 R sr_in_l $end
$var reg 1 S sr_in_r $end
$var reg 4 T sel_fct[3:0] $end
$var reg 1 U sr_out_l $end
$var reg 1 V sr_out_r $end
$var reg 8 W s[7:0] $end
$upscope $end
$scope module mem_inst $end
$var reg 1 X clk $end
$var reg 1 Y reset $end
$var reg 7 Z instruction[6:0] $end
$var reg 10 [ donnee[9:0] $end
$comment memoire is not handled $end
$upscope $end
$scope module interco_inst $end
$var reg 4 \ sel_route[3:0] $end
$var reg 4 ] a_in[3:0] $end
$var reg 4 ^ b_in[3:0] $end
$var reg 8 _ s[7:0] $end
$var reg 8 ` mem_cache_1_in[7:0] $end
$var reg 1 a mem_cache_1_out_enable $end
$var reg 8 b mem_cache_1_out[7:0] $end
$var reg 8 c mem_cache_2_in[7:0] $end
$var reg 1 d mem_cache_2_out_enable $end
$var reg 8 e mem_cache_2_out[7:0] $end
$var reg 4 f buffer_a[3:0] $end
$var reg 1 g buffer_a_enable $end
$var reg 4 h buffer_b[3:0] $end
$var reg 1 i buffer_b_enable $end
$var reg 2 j sel_out[1:0] $end
$var reg 8 k res_out[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
b0000000 #
bUUUUUUUUUU $
bUUUU %
bUUUU &
bUU '
b00000000 (
b00000000 )
b00000000 *
b00000000 +
b00000000 ,
0-
0.
b0000 /
b0000 0
01
02
b0000 3
b0000 4
b00000000 5
06
07
08
09
b0000 :
b0000 ;
b0000 <
1=
0>
0?
b0000 @
b0000 A
1B
0C
0D
b0000 E
b00000000 F
1G
0H
0I
b00000000 J
b00000000 K
1L
0M
0N
b00000000 O
b0000 P
b0000 Q
0R
0S
bUUUU T
0U
0V
b00000000 W
0X
1Y
b0000000 Z
bUUUUUUUUUU [
bUUUU \
b0000 ]
b0000 ^
b00000000 _
b00000000 `
0a
b00000000 b
b00000000 c
0d
b00000000 e
b0000 f
0g
b0000 h
0i
bUU j
b00000000 k
#5000000
1!
b0000000000 $
b0000 %
b0000 &
b00 '
11
1>
1?
1C
1H
1M
b0000 T
1X
b0000000000 [
b0000 \
1g
b00 j
#10000000
0!
0"
0=
0>
0B
0C
0G
0H
0L
0M
0X
0Y
#15000000
1!
1>
1C
1H
1M
1X
#20000000
0!
b0011 /
b0011 :
b0010 ;
b0011 <
0>
0C
0H
0M
0X
b0011 ]
b0010 ^
b0011 f
#25000000
1!
b0000001 #
b0011 3
1>
b0011 @
1C
1H
1M
b0011 P
1X
b0000001 Z
#30000000
0!
0>
0C
0H
0M
0X
#35000000
1!
b0000010 #
b0000011100 $
b0111 &
b0000 /
b0010 0
01
12
b0000 <
1>
0?
b0010 A
1C
1D
1H
1M
1X
b0000010 Z
b0000011100 [
b0111 \
b0000 f
0g
b0010 h
1i
#40000000
0!
0>
0C
0H
0M
0X
#45000000
1!
b1111000011 $
b1111 %
b0000 &
b11 '
b00000110 (
b0011 /
b0000 0
11
02
b0010 4
b00000110 5
b0011 <
1>
1?
b0000 A
1C
0D
b0010 E
1H
1M
b0010 Q
b1111 T
b00000110 W
1X
b1111000011 [
b0000 \
b00000110 _
b0011 f
1g
b0000 h
0i
b11 j
b00000110 k
#47000000
#50000000
0!
0>
0C
0H
0M
0X
#55000000
1!
1>
1C
1H
1M
1X
#57000000
1"
b00000000 (
b0000 3
b0000 4
b00000000 5
1=
b0000 @
1B
b0000 E
1G
1L
b0000 P
b0000 Q
b00000000 W
1Y
b00000000 _
b00000000 k
#60000000
0!
0>
0C
0H
0M
0X
#65000000
1!
1>
1C
1H
1M
1X
#67000000
0"
0=
0B
0G
0L
0Y
#70000000
0!
0>
0C
0H
0M
0X
#75000000
1!
b0011 3
1>
b0011 @
1C
1H
1M
b0011 P
1X
#77000000
b0000011 #
b0101 /
b0101 :
b0011 ;
b0101 <
b0000011 Z
b0101 ]
b0011 ^
b0101 f
#80000000
0!
0>
0C
0H
0M
0X
#85000000
1!
b0000100 #
b0000000000 $
b0000 %
b00 '
b0101 3
1>
b0101 @
1C
1H
1M
b0101 P
b0000 T
1X
b0000100 Z
b0000000000 [
b00 j
#90000000
0!
0>
0C
0H
0M
0X
#95000000
1!
b0000101 #
b0000011100 $
b0111 &
b0000 /
b0011 0
01
12
b0000 <
1>
0?
b0011 A
1C
1D
1H
1M
1X
b0000101 Z
b0000011100 [
b0111 \
b0000 f
0g
b0011 h
1i
#100000000
0!
0>
0C
0H
0M
0X
#105000000
1!
b0000110 #
b1101111000 $
b1101 %
b1110 &
b00001000 )
1-
b0000 0
02
b0011 4
b00001000 5
1>
b0000 A
1C
0D
b0011 E
b00001000 F
1H
1I
1M
b0011 Q
b1101 T
b00001000 W
1X
b0000110 Z
b1101111000 [
b1110 \
b00001000 _
1a
b00001000 b
b0000 h
0i
#110000000
0!
0>
0C
0H
0M
0X
#115000000
1!
b0000111 #
b0000100000 $
b0000 %
b1000 &
b00000000 )
b00001000 +
0-
b1000 0
12
b00000000 5
1>
b1000 A
1C
1D
b00000000 F
1H
0I
b00001000 J
1M
b0000 T
b00000000 W
1X
b0000111 Z
b0000100000 [
b1000 \
b00000000 _
b00001000 `
0a
b00000000 b
b1000 h
1i
#120000000
0!
0>
0C
0H
0M
0X
#125000000
1!
b0001000 #
b0111111100 $
b0111 %
b1111 &
b00001101 *
1.
b0000 0
02
b1000 4
b00001101 5
1>
b0000 A
1C
0D
b1000 E
1H
b00001101 K
1M
1N
b1000 Q
b0111 T
b00001101 W
1X
b0001000 Z
b0111111100 [
b1111 \
b00001101 _
1d
b00001101 e
b0000 h
0i
#130000000
0!
0>
0C
0H
0M
0X
#135000000
1!
b0001001 #
b0000001100 $
b0000 %
b0011 &
b00000000 *
b00001101 ,
0.
b1101 /
11
b00000000 5
b1101 <
1>
1?
1C
1H
b00000000 K
1M
0N
b00001101 O
b0000 T
b00000000 W
1X
b0001001 Z
b0000001100 [
b0011 \
b00000000 _
b00001101 c
0d
b00000000 e
b1101 f
1g
#140000000
0!
0>
0C
0H
0M
0X
#145000000
1!
b0011000011 $
b0011 %
b0000 &
b11 '
b00000010 (
b0101 /
b1101 3
b00000010 5
b0101 <
1>
b1101 @
1C
1H
1M
b1101 P
b0011 T
b00000010 W
1X
b0011000011 [
b0000 \
b00000010 _
b0101 f
b11 j
b00000010 k
#147000000
1"
b00001111 (
b00000000 +
b00000000 ,
b0000 3
b0000 4
b00001111 5
1=
b0000 @
1B
b0000 E
1G
b00000000 J
1L
b00000000 O
b0000 P
b0000 Q
b00001111 W
1Y
b00001111 _
b00000000 `
b00000000 c
b00001111 k
#150000000
0!
0>
0C
0H
0M
0X
#155000000
1!
1>
1C
1H
1M
1X
#157000000
0"
0=
0B
0G
0L
0Y
#160000000
0!
0>
0C
0H
0M
0X
#165000000
1!
b00001010 (
b0101 3
b00001010 5
1>
b0101 @
1C
1H
1M
b0101 P
b00001010 W
1X
b00001010 _
b00001010 k
#167000000
b0001010 #
b0001010 Z
#170000000
0!
0>
0C
0H
0M
0X
#175000000
1!
b0001011 #
b0000000000 $
b0000 %
b00 '
b00000000 (
b00000000 5
1>
1C
1H
1M
b0000 T
b00000000 W
1X
b0001011 Z
b0000000000 [
b00000000 _
b00 j
b00000000 k
#180000000
0!
0>
0C
0H
0M
0X
#185000000
1!
b0001100 #
b0000011100 $
b0111 &
b0000 /
b0011 0
01
12
b0000 <
1>
0?
b0011 A
1C
1D
1H
1M
1X
b0001100 Z
b0000011100 [
b0111 \
b0000 f
0g
b0011 h
1i
#190000000
0!
0>
0C
0H
0M
0X
#195000000
1!
b0001101 #
b0101111000 $
b0101 %
b1110 &
b00000001 )
1-
b0000 0
02
b0011 4
b00000001 5
1>
b0000 A
1C
0D
b0011 E
b00000001 F
1H
1I
1M
b0011 Q
b0101 T
b00000001 W
1X
b0001101 Z
b0101111000 [
b1110 \
b00000001 _
1a
b00000001 b
b0000 h
0i
#200000000
0!
0>
0C
0H
0M
0X
#205000000
1!
b0001110 #
b0101111100 $
b1111 &
b00000000 )
b00000001 *
b00000001 +
0-
1.
1>
1C
b00000000 F
1H
0I
b00000001 J
b00000001 K
1M
1N
1X
b0001110 Z
b0101111100 [
b1111 \
b00000001 `
0a
b00000000 b
1d
b00000001 e
#210000000
0!
0>
0C
0H
0M
0X
#215000000
1!
b0001111 #
b0000000100 $
b0000 %
b0001 &
b00000000 *
b00000001 ,
0.
b0001 /
11
b00000000 5
b0001 <
1>
1?
1C
1H
b00000000 K
1M
0N
b00000001 O
b0000 T
b00000000 W
1X
b0001111 Z
b0000000100 [
b0001 \
b00000000 _
b00000001 c
0d
b00000000 e
b0001 f
1g
#220000000
0!
0>
0C
0H
0M
0X
#225000000
1!
b0010000 #
b0000101000 $
b1010 &
b0000 /
b0001 0
01
12
b0001 3
b0000 <
1>
0?
b0001 @
b0001 A
1C
1D
1H
1M
b0001 P
1X
b0010000 Z
b0000101000 [
b1010 \
b0000 f
0g
b0001 h
1i
#230000000
0!
0>
0C
0H
0M
0X
#235000000
1!
b0110000011 $
b0110 %
b0000 &
b11 '
b00000001 (
b0101 /
b0000 0
11
02
b0001 4
b00000001 5
b0101 <
1>
1?
b0000 A
1C
0D
b0001 E
1H
1M
b0001 Q
b0110 T
b00000001 W
1X
b0110000011 [
b0000 \
b00000001 _
b0101 f
1g
b0000 h
0i
b11 j
b00000001 k
#237000000
#240000000
0!
0>
0C
0H
0M
0X
#245000000
1!
b00000101 (
b0101 3
b00000101 5
1>
b0101 @
1C
1H
1M
b0101 P
b00000101 W
1X
b00000101 _
b00000101 k
#250000000
0!
0>
0C
0H
0M
0X
#255000000
1!
1>
1C
1H
1M
1X
#260000000
0!
0>
0C
0H
0M
0X
#265000000
1!
1>
1C
1H
1M
1X
#270000000
0!
0>
0C
0H
0M
0X
#275000000
1!
1>
1C
1H
1M
1X
#280000000
0!
0>
0C
0H
0M
0X
#285000000
1!
1>
1C
1H
1M
1X
#290000000
0!
0>
0C
0H
0M
0X
#295000000
1!
1>
1C
1H
1M
1X
#300000000
