    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ble_bless_isr
ble_bless_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ble_bless_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ble_bless_isr__INTC_MASK EQU 0x1000
ble_bless_isr__INTC_NUMBER EQU 12
ble_bless_isr__INTC_PRIOR_MASK EQU 0xC0
ble_bless_isr__INTC_PRIOR_NUM EQU 3
ble_bless_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ble_bless_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ble_bless_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; ble_cy_m0s8_ble
ble_cy_m0s8_ble__ADC_BUMP1 EQU CYREG_BLE_BLERD_ADC_BUMP1
ble_cy_m0s8_ble__ADC_BUMP2 EQU CYREG_BLE_BLERD_ADC_BUMP2
ble_cy_m0s8_ble__ADV_CH_TX_POWER EQU CYREG_BLE_BLELL_ADV_CH_TX_POWER
ble_cy_m0s8_ble__ADV_CONFIG EQU CYREG_BLE_BLELL_ADV_CONFIG
ble_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT EQU CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
ble_cy_m0s8_ble__ADV_INTR EQU CYREG_BLE_BLELL_ADV_INTR
ble_cy_m0s8_ble__ADV_NEXT_INSTANT EQU CYREG_BLE_BLELL_ADV_NEXT_INSTANT
ble_cy_m0s8_ble__ADV_PARAMS EQU CYREG_BLE_BLELL_ADV_PARAMS
ble_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO EQU CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
ble_cy_m0s8_ble__ADV_TX_DATA_FIFO EQU CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
ble_cy_m0s8_ble__AGC EQU CYREG_BLE_BLERD_AGC
ble_cy_m0s8_ble__BALUN EQU CYREG_BLE_BLERD_BALUN
ble_cy_m0s8_ble__BB_BUMP1 EQU CYREG_BLE_BLERD_BB_BUMP1
ble_cy_m0s8_ble__BB_BUMP2 EQU CYREG_BLE_BLERD_BB_BUMP2
ble_cy_m0s8_ble__BB_XO EQU CYREG_BLE_BLERD_BB_XO
ble_cy_m0s8_ble__BB_XO_CAPTRIM EQU CYREG_BLE_BLERD_BB_XO_CAPTRIM
ble_cy_m0s8_ble__CE_CNFG_STS_REGISTER EQU CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
ble_cy_m0s8_ble__CE_LENGTH EQU CYREG_BLE_BLELL_CE_LENGTH
ble_cy_m0s8_ble__CFG_1_FCAL EQU CYREG_BLE_BLERD_CFG_1_FCAL
ble_cy_m0s8_ble__CFG_2_FCAL EQU CYREG_BLE_BLERD_CFG_2_FCAL
ble_cy_m0s8_ble__CFG_3_FCAL EQU CYREG_BLE_BLERD_CFG_3_FCAL
ble_cy_m0s8_ble__CFG_4_FCAL EQU CYREG_BLE_BLERD_CFG_4_FCAL
ble_cy_m0s8_ble__CFG_5_FCAL EQU CYREG_BLE_BLERD_CFG_5_FCAL
ble_cy_m0s8_ble__CFG_6_FCAL EQU CYREG_BLE_BLERD_CFG_6_FCAL
ble_cy_m0s8_ble__CFG1 EQU CYREG_BLE_BLERD_CFG1
ble_cy_m0s8_ble__CFG2 EQU CYREG_BLE_BLERD_CFG2
ble_cy_m0s8_ble__CFGCTRL EQU CYREG_BLE_BLERD_CFGCTRL
ble_cy_m0s8_ble__CLOCK_CONFIG EQU CYREG_BLE_BLELL_CLOCK_CONFIG
ble_cy_m0s8_ble__COMMAND_REGISTER EQU CYREG_BLE_BLELL_COMMAND_REGISTER
ble_cy_m0s8_ble__CONN_CE_COUNTER EQU CYREG_BLE_BLELL_CONN_CE_COUNTER
ble_cy_m0s8_ble__CONN_CE_INSTANT EQU CYREG_BLE_BLELL_CONN_CE_INSTANT
ble_cy_m0s8_ble__CONN_CH_TX_POWER EQU CYREG_BLE_BLELL_CONN_CH_TX_POWER
ble_cy_m0s8_ble__CONN_CONFIG EQU CYREG_BLE_BLELL_CONN_CONFIG
ble_cy_m0s8_ble__CONN_INDEX EQU CYREG_BLE_BLELL_CONN_INDEX
ble_cy_m0s8_ble__CONN_INTERVAL EQU CYREG_BLE_BLELL_CONN_INTERVAL
ble_cy_m0s8_ble__CONN_INTR EQU CYREG_BLE_BLELL_CONN_INTR
ble_cy_m0s8_ble__CONN_INTR_MASK EQU CYREG_BLE_BLELL_CONN_INTR_MASK
ble_cy_m0s8_ble__CONN_PARAM1 EQU CYREG_BLE_BLELL_CONN_PARAM1
ble_cy_m0s8_ble__CONN_PARAM2 EQU CYREG_BLE_BLELL_CONN_PARAM2
ble_cy_m0s8_ble__CONN_REQ_WORD0 EQU CYREG_BLE_BLELL_CONN_REQ_WORD0
ble_cy_m0s8_ble__CONN_REQ_WORD1 EQU CYREG_BLE_BLELL_CONN_REQ_WORD1
ble_cy_m0s8_ble__CONN_REQ_WORD10 EQU CYREG_BLE_BLELL_CONN_REQ_WORD10
ble_cy_m0s8_ble__CONN_REQ_WORD11 EQU CYREG_BLE_BLELL_CONN_REQ_WORD11
ble_cy_m0s8_ble__CONN_REQ_WORD2 EQU CYREG_BLE_BLELL_CONN_REQ_WORD2
ble_cy_m0s8_ble__CONN_REQ_WORD3 EQU CYREG_BLE_BLELL_CONN_REQ_WORD3
ble_cy_m0s8_ble__CONN_REQ_WORD4 EQU CYREG_BLE_BLELL_CONN_REQ_WORD4
ble_cy_m0s8_ble__CONN_REQ_WORD5 EQU CYREG_BLE_BLELL_CONN_REQ_WORD5
ble_cy_m0s8_ble__CONN_REQ_WORD6 EQU CYREG_BLE_BLELL_CONN_REQ_WORD6
ble_cy_m0s8_ble__CONN_REQ_WORD7 EQU CYREG_BLE_BLELL_CONN_REQ_WORD7
ble_cy_m0s8_ble__CONN_REQ_WORD8 EQU CYREG_BLE_BLELL_CONN_REQ_WORD8
ble_cy_m0s8_ble__CONN_REQ_WORD9 EQU CYREG_BLE_BLELL_CONN_REQ_WORD9
ble_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
ble_cy_m0s8_ble__CONN_STATUS EQU CYREG_BLE_BLELL_CONN_STATUS
ble_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
ble_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
ble_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
ble_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
ble_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
ble_cy_m0s8_ble__CTR1 EQU CYREG_BLE_BLERD_CTR1
ble_cy_m0s8_ble__DATA_CHANNELS_H0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H0
ble_cy_m0s8_ble__DATA_CHANNELS_H1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H1
ble_cy_m0s8_ble__DATA_CHANNELS_L0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L0
ble_cy_m0s8_ble__DATA_CHANNELS_L1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L1
ble_cy_m0s8_ble__DATA_CHANNELS_M0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M0
ble_cy_m0s8_ble__DATA_CHANNELS_M1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M1
ble_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
ble_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
ble_cy_m0s8_ble__DATA0 EQU CYREG_BLE_BLELL_DATA0
ble_cy_m0s8_ble__DATA1 EQU CYREG_BLE_BLELL_DATA1
ble_cy_m0s8_ble__DATA10 EQU CYREG_BLE_BLELL_DATA10
ble_cy_m0s8_ble__DATA11 EQU CYREG_BLE_BLELL_DATA11
ble_cy_m0s8_ble__DATA12 EQU CYREG_BLE_BLELL_DATA12
ble_cy_m0s8_ble__DATA13 EQU CYREG_BLE_BLELL_DATA13
ble_cy_m0s8_ble__DATA2 EQU CYREG_BLE_BLELL_DATA2
ble_cy_m0s8_ble__DATA3 EQU CYREG_BLE_BLELL_DATA3
ble_cy_m0s8_ble__DATA4 EQU CYREG_BLE_BLELL_DATA4
ble_cy_m0s8_ble__DATA5 EQU CYREG_BLE_BLELL_DATA5
ble_cy_m0s8_ble__DATA6 EQU CYREG_BLE_BLELL_DATA6
ble_cy_m0s8_ble__DATA7 EQU CYREG_BLE_BLELL_DATA7
ble_cy_m0s8_ble__DATA8 EQU CYREG_BLE_BLELL_DATA8
ble_cy_m0s8_ble__DATA9 EQU CYREG_BLE_BLELL_DATA9
ble_cy_m0s8_ble__DBG_1 EQU CYREG_BLE_BLERD_DBG_1
ble_cy_m0s8_ble__DBG_2 EQU CYREG_BLE_BLERD_DBG_2
ble_cy_m0s8_ble__DBG_3 EQU CYREG_BLE_BLERD_DBG_3
ble_cy_m0s8_ble__DBG_BB EQU CYREG_BLE_BLERD_DBG_BB
ble_cy_m0s8_ble__DBUS EQU CYREG_BLE_BLERD_DBUS
ble_cy_m0s8_ble__DC EQU CYREG_BLE_BLERD_DC
ble_cy_m0s8_ble__DCCAL EQU CYREG_BLE_BLERD_DCCAL
ble_cy_m0s8_ble__DEV_PUB_ADDR_H EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_H
ble_cy_m0s8_ble__DEV_PUB_ADDR_L EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_L
ble_cy_m0s8_ble__DEV_PUB_ADDR_M EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_M
ble_cy_m0s8_ble__DEVICE_RAND_ADDR_H EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
ble_cy_m0s8_ble__DEVICE_RAND_ADDR_L EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
ble_cy_m0s8_ble__DEVICE_RAND_ADDR_M EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
ble_cy_m0s8_ble__DIAG1 EQU CYREG_BLE_BLERD_DIAG1
ble_cy_m0s8_ble__DPLL_CONFIG EQU CYREG_BLE_BLELL_DPLL_CONFIG
ble_cy_m0s8_ble__DSM1 EQU CYREG_BLE_BLERD_DSM1
ble_cy_m0s8_ble__DSM2 EQU CYREG_BLE_BLERD_DSM2
ble_cy_m0s8_ble__DSM3 EQU CYREG_BLE_BLERD_DSM3
ble_cy_m0s8_ble__DSM4 EQU CYREG_BLE_BLERD_DSM4
ble_cy_m0s8_ble__DSM5 EQU CYREG_BLE_BLERD_DSM5
ble_cy_m0s8_ble__DSM6 EQU CYREG_BLE_BLERD_DSM6
ble_cy_m0s8_ble__DTM_RX_PKT_COUNT EQU CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
ble_cy_m0s8_ble__ENC_CONFIG EQU CYREG_BLE_BLELL_ENC_CONFIG
ble_cy_m0s8_ble__ENC_INTR EQU CYREG_BLE_BLELL_ENC_INTR
ble_cy_m0s8_ble__ENC_INTR_EN EQU CYREG_BLE_BLELL_ENC_INTR_EN
ble_cy_m0s8_ble__ENC_KEY0 EQU CYREG_BLE_BLELL_ENC_KEY0
ble_cy_m0s8_ble__ENC_KEY1 EQU CYREG_BLE_BLELL_ENC_KEY1
ble_cy_m0s8_ble__ENC_KEY2 EQU CYREG_BLE_BLELL_ENC_KEY2
ble_cy_m0s8_ble__ENC_KEY3 EQU CYREG_BLE_BLELL_ENC_KEY3
ble_cy_m0s8_ble__ENC_KEY4 EQU CYREG_BLE_BLELL_ENC_KEY4
ble_cy_m0s8_ble__ENC_KEY5 EQU CYREG_BLE_BLELL_ENC_KEY5
ble_cy_m0s8_ble__ENC_KEY6 EQU CYREG_BLE_BLELL_ENC_KEY6
ble_cy_m0s8_ble__ENC_KEY7 EQU CYREG_BLE_BLELL_ENC_KEY7
ble_cy_m0s8_ble__ENC_PARAMS EQU CYREG_BLE_BLELL_ENC_PARAMS
ble_cy_m0s8_ble__EVENT_ENABLE EQU CYREG_BLE_BLELL_EVENT_ENABLE
ble_cy_m0s8_ble__EVENT_INTR EQU CYREG_BLE_BLELL_EVENT_INTR
ble_cy_m0s8_ble__FCAL_TEST EQU CYREG_BLE_BLERD_FCAL_TEST
ble_cy_m0s8_ble__FPD_TEST EQU CYREG_BLE_BLERD_FPD_TEST
ble_cy_m0s8_ble__FSM EQU CYREG_BLE_BLERD_FSM
ble_cy_m0s8_ble__IM EQU CYREG_BLE_BLERD_IM
ble_cy_m0s8_ble__INIT_CONFIG EQU CYREG_BLE_BLELL_INIT_CONFIG
ble_cy_m0s8_ble__INIT_INTERVAL EQU CYREG_BLE_BLELL_INIT_INTERVAL
ble_cy_m0s8_ble__INIT_INTR EQU CYREG_BLE_BLELL_INIT_INTR
ble_cy_m0s8_ble__INIT_NEXT_INSTANT EQU CYREG_BLE_BLELL_INIT_NEXT_INSTANT
ble_cy_m0s8_ble__INIT_PARAM EQU CYREG_BLE_BLELL_INIT_PARAM
ble_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO EQU CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
ble_cy_m0s8_ble__INIT_WINDOW EQU CYREG_BLE_BLELL_INIT_WINDOW
ble_cy_m0s8_ble__IQMIS EQU CYREG_BLE_BLERD_IQMIS
ble_cy_m0s8_ble__IV_MASTER0 EQU CYREG_BLE_BLELL_IV_MASTER0
ble_cy_m0s8_ble__IV_MASTER1 EQU CYREG_BLE_BLELL_IV_MASTER1
ble_cy_m0s8_ble__IV_SLAVE0 EQU CYREG_BLE_BLELL_IV_SLAVE0
ble_cy_m0s8_ble__IV_SLAVE1 EQU CYREG_BLE_BLELL_IV_SLAVE1
ble_cy_m0s8_ble__KVCAL EQU CYREG_BLE_BLERD_KVCAL
ble_cy_m0s8_ble__LDO EQU CYREG_BLE_BLERD_LDO
ble_cy_m0s8_ble__LDO_BYPASS EQU CYREG_BLE_BLERD_LDO_BYPASS
ble_cy_m0s8_ble__LE_PING_TIMER_ADDR EQU CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
ble_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP EQU CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
ble_cy_m0s8_ble__LE_PING_TIMER_OFFSET EQU CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
ble_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT EQU CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
ble_cy_m0s8_ble__LE_RF_TEST_MODE EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE
ble_cy_m0s8_ble__LF_CLK_CTRL EQU CYREG_BLE_BLESS_LF_CLK_CTRL
ble_cy_m0s8_ble__LL_CLK_EN EQU CYREG_BLE_BLESS_LL_CLK_EN
ble_cy_m0s8_ble__LL_DSM_CTRL EQU CYREG_BLE_BLESS_LL_DSM_CTRL
ble_cy_m0s8_ble__LL_DSM_INTR_STAT EQU CYREG_BLE_BLESS_LL_DSM_INTR_STAT
ble_cy_m0s8_ble__LLH_FEATURE_CONFIG EQU CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
ble_cy_m0s8_ble__MIC_IN0 EQU CYREG_BLE_BLELL_MIC_IN0
ble_cy_m0s8_ble__MIC_IN1 EQU CYREG_BLE_BLELL_MIC_IN1
ble_cy_m0s8_ble__MIC_OUT0 EQU CYREG_BLE_BLELL_MIC_OUT0
ble_cy_m0s8_ble__MIC_OUT1 EQU CYREG_BLE_BLELL_MIC_OUT1
ble_cy_m0s8_ble__MODEM EQU CYREG_BLE_BLERD_MODEM
ble_cy_m0s8_ble__MONI EQU CYREG_BLE_BLERD_MONI
ble_cy_m0s8_ble__NEXT_CE_INSTANT EQU CYREG_BLE_BLELL_NEXT_CE_INSTANT
ble_cy_m0s8_ble__NEXT_RESP_TIMER_EXP EQU CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
ble_cy_m0s8_ble__NEXT_SUP_TO EQU CYREG_BLE_BLELL_NEXT_SUP_TO
ble_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT EQU CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
ble_cy_m0s8_ble__PACKET_COUNTER0 EQU CYREG_BLE_BLELL_PACKET_COUNTER0
ble_cy_m0s8_ble__PACKET_COUNTER1 EQU CYREG_BLE_BLELL_PACKET_COUNTER1
ble_cy_m0s8_ble__PACKET_COUNTER2 EQU CYREG_BLE_BLELL_PACKET_COUNTER2
ble_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
ble_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
ble_cy_m0s8_ble__PDU_RESP_TIMER EQU CYREG_BLE_BLELL_PDU_RESP_TIMER
ble_cy_m0s8_ble__PEER_ADDR_H EQU CYREG_BLE_BLELL_PEER_ADDR_H
ble_cy_m0s8_ble__PEER_ADDR_L EQU CYREG_BLE_BLELL_PEER_ADDR_L
ble_cy_m0s8_ble__PEER_ADDR_M EQU CYREG_BLE_BLELL_PEER_ADDR_M
ble_cy_m0s8_ble__POC_REG__TIM_CONTROL EQU CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
ble_cy_m0s8_ble__RCCAL EQU CYREG_BLE_BLERD_RCCAL
ble_cy_m0s8_ble__READ_IQ_1 EQU CYREG_BLE_BLERD_READ_IQ_1
ble_cy_m0s8_ble__READ_IQ_2 EQU CYREG_BLE_BLERD_READ_IQ_2
ble_cy_m0s8_ble__READ_IQ_3 EQU CYREG_BLE_BLERD_READ_IQ_3
ble_cy_m0s8_ble__READ_IQ_4 EQU CYREG_BLE_BLERD_READ_IQ_4
ble_cy_m0s8_ble__RECEIVE_TRIG_CTRL EQU CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
ble_cy_m0s8_ble__RF_CONFIG EQU CYREG_BLE_BLESS_RF_CONFIG
ble_cy_m0s8_ble__RMAP EQU CYREG_BLE_BLERD_RMAP
ble_cy_m0s8_ble__RSSI EQU CYREG_BLE_BLERD_RSSI
ble_cy_m0s8_ble__RX EQU CYREG_BLE_BLERD_RX
ble_cy_m0s8_ble__RX_BUMP1 EQU CYREG_BLE_BLERD_RX_BUMP1
ble_cy_m0s8_ble__RX_BUMP2 EQU CYREG_BLE_BLERD_RX_BUMP2
ble_cy_m0s8_ble__SCAN_CONFIG EQU CYREG_BLE_BLELL_SCAN_CONFIG
ble_cy_m0s8_ble__SCAN_INTERVAL EQU CYREG_BLE_BLELL_SCAN_INTERVAL
ble_cy_m0s8_ble__SCAN_INTR EQU CYREG_BLE_BLELL_SCAN_INTR
ble_cy_m0s8_ble__SCAN_NEXT_INSTANT EQU CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
ble_cy_m0s8_ble__SCAN_PARAM EQU CYREG_BLE_BLELL_SCAN_PARAM
ble_cy_m0s8_ble__SCAN_WINDOW EQU CYREG_BLE_BLELL_SCAN_WINDOW
ble_cy_m0s8_ble__SL_CONN_INTERVAL EQU CYREG_BLE_BLELL_SL_CONN_INTERVAL
ble_cy_m0s8_ble__SLAVE_LATENCY EQU CYREG_BLE_BLELL_SLAVE_LATENCY
ble_cy_m0s8_ble__SLAVE_TIMING_CONTROL EQU CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
ble_cy_m0s8_ble__SLV_WIN_ADJ EQU CYREG_BLE_BLELL_SLV_WIN_ADJ
ble_cy_m0s8_ble__SUP_TIMEOUT EQU CYREG_BLE_BLELL_SUP_TIMEOUT
ble_cy_m0s8_ble__SY EQU CYREG_BLE_BLERD_SY
ble_cy_m0s8_ble__SY_BUMP1 EQU CYREG_BLE_BLERD_SY_BUMP1
ble_cy_m0s8_ble__SY_BUMP2 EQU CYREG_BLE_BLERD_SY_BUMP2
ble_cy_m0s8_ble__TEST EQU CYREG_BLE_BLERD_TEST
ble_cy_m0s8_ble__TEST2_SY EQU CYREG_BLE_BLERD_TEST2_SY
ble_cy_m0s8_ble__THRSHD1 EQU CYREG_BLE_BLERD_THRSHD1
ble_cy_m0s8_ble__THRSHD2 EQU CYREG_BLE_BLERD_THRSHD2
ble_cy_m0s8_ble__THRSHD3 EQU CYREG_BLE_BLERD_THRSHD3
ble_cy_m0s8_ble__THRSHD4 EQU CYREG_BLE_BLERD_THRSHD4
ble_cy_m0s8_ble__THRSHD5 EQU CYREG_BLE_BLERD_THRSHD5
ble_cy_m0s8_ble__TIM_COUNTER_L EQU CYREG_BLE_BLELL_TIM_COUNTER_L
ble_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
ble_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
ble_cy_m0s8_ble__TX EQU CYREG_BLE_BLERD_TX
ble_cy_m0s8_ble__TX_BUMP1 EQU CYREG_BLE_BLERD_TX_BUMP1
ble_cy_m0s8_ble__TX_BUMP2 EQU CYREG_BLE_BLERD_TX_BUMP2
ble_cy_m0s8_ble__TX_EN_EXT_DELAY EQU CYREG_BLE_BLELL_TX_EN_EXT_DELAY
ble_cy_m0s8_ble__TX_RX_ON_DELAY EQU CYREG_BLE_BLELL_TX_RX_ON_DELAY
ble_cy_m0s8_ble__TX_RX_SYNTH_DELAY EQU CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
ble_cy_m0s8_ble__TXRX_HOP EQU CYREG_BLE_BLELL_TXRX_HOP
ble_cy_m0s8_ble__WAKEUP_CONFIG EQU CYREG_BLE_BLELL_WAKEUP_CONFIG
ble_cy_m0s8_ble__WAKEUP_CONTROL EQU CYREG_BLE_BLELL_WAKEUP_CONTROL
ble_cy_m0s8_ble__WCO_CONFIG EQU CYREG_BLE_BLESS_WCO_CONFIG
ble_cy_m0s8_ble__WCO_STATUS EQU CYREG_BLE_BLESS_WCO_STATUS
ble_cy_m0s8_ble__WCO_TRIM EQU CYREG_BLE_BLESS_WCO_TRIM
ble_cy_m0s8_ble__WHITELIST_BASE_ADDR EQU CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
ble_cy_m0s8_ble__WIN_MIN_STEP_SIZE EQU CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
ble_cy_m0s8_ble__WINDOW_WIDEN_INTVL EQU CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
ble_cy_m0s8_ble__WINDOW_WIDEN_WINOFF EQU CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
ble_cy_m0s8_ble__WL_ADDR_TYPE EQU CYREG_BLE_BLELL_WL_ADDR_TYPE
ble_cy_m0s8_ble__WL_ENABLE EQU CYREG_BLE_BLELL_WL_ENABLE
ble_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG EQU CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

; uart_rx
uart_rx__0__DR EQU CYREG_GPIO_PRT1_DR
uart_rx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
uart_rx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
uart_rx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
uart_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
uart_rx__0__HSIOM_GPIO EQU 0
uart_rx__0__HSIOM_I2C EQU 14
uart_rx__0__HSIOM_I2C_SDA EQU 14
uart_rx__0__HSIOM_MASK EQU 0x000F0000
uart_rx__0__HSIOM_SHIFT EQU 16
uart_rx__0__HSIOM_SPI EQU 15
uart_rx__0__HSIOM_SPI_MOSI EQU 15
uart_rx__0__HSIOM_UART EQU 9
uart_rx__0__HSIOM_UART_RX EQU 9
uart_rx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
uart_rx__0__INTR EQU CYREG_GPIO_PRT1_INTR
uart_rx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
uart_rx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
uart_rx__0__MASK EQU 0x10
uart_rx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
uart_rx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
uart_rx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
uart_rx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
uart_rx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
uart_rx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
uart_rx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
uart_rx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
uart_rx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
uart_rx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
uart_rx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
uart_rx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
uart_rx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
uart_rx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
uart_rx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
uart_rx__0__PC EQU CYREG_GPIO_PRT1_PC
uart_rx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
uart_rx__0__PORT EQU 1
uart_rx__0__PS EQU CYREG_GPIO_PRT1_PS
uart_rx__0__SHIFT EQU 4
uart_rx__DR EQU CYREG_GPIO_PRT1_DR
uart_rx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
uart_rx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
uart_rx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
uart_rx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
uart_rx__INTR EQU CYREG_GPIO_PRT1_INTR
uart_rx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
uart_rx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
uart_rx__MASK EQU 0x10
uart_rx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
uart_rx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
uart_rx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
uart_rx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
uart_rx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
uart_rx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
uart_rx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
uart_rx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
uart_rx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
uart_rx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
uart_rx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
uart_rx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
uart_rx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
uart_rx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
uart_rx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
uart_rx__PC EQU CYREG_GPIO_PRT1_PC
uart_rx__PC2 EQU CYREG_GPIO_PRT1_PC2
uart_rx__PORT EQU 1
uart_rx__PS EQU CYREG_GPIO_PRT1_PS
uart_rx__SHIFT EQU 4

; uart_SCB
uart_SCB__CTRL EQU CYREG_SCB0_CTRL
uart_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
uart_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
uart_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
uart_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
uart_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
uart_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
uart_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
uart_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
uart_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
uart_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
uart_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
uart_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
uart_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
uart_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
uart_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
uart_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
uart_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
uart_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
uart_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
uart_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
uart_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
uart_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
uart_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
uart_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
uart_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
uart_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
uart_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
uart_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
uart_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
uart_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
uart_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
uart_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
uart_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
uart_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
uart_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
uart_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
uart_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
uart_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
uart_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
uart_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
uart_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
uart_SCB__INTR_M EQU CYREG_SCB0_INTR_M
uart_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
uart_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
uart_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
uart_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
uart_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
uart_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
uart_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
uart_SCB__INTR_S EQU CYREG_SCB0_INTR_S
uart_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
uart_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
uart_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
uart_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
uart_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
uart_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
uart_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
uart_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
uart_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
uart_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
uart_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
uart_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
uart_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
uart_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
uart_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
uart_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
uart_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
uart_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
uart_SCB__SS0_POSISTION EQU 0
uart_SCB__SS1_POSISTION EQU 1
uart_SCB__SS2_POSISTION EQU 2
uart_SCB__SS3_POSISTION EQU 3
uart_SCB__STATUS EQU CYREG_SCB0_STATUS
uart_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
uart_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
uart_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
uart_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
uart_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
uart_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
uart_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
uart_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
uart_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; uart_SCBCLK
uart_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
uart_SCBCLK__DIV_ID EQU 0x00000040
uart_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
uart_SCBCLK__PA_DIV_ID EQU 0x000000FF

; uart_tx
uart_tx__0__DR EQU CYREG_GPIO_PRT1_DR
uart_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
uart_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
uart_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
uart_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
uart_tx__0__HSIOM_GPIO EQU 0
uart_tx__0__HSIOM_I2C EQU 14
uart_tx__0__HSIOM_I2C_SCL EQU 14
uart_tx__0__HSIOM_MASK EQU 0x00F00000
uart_tx__0__HSIOM_SHIFT EQU 20
uart_tx__0__HSIOM_SPI EQU 15
uart_tx__0__HSIOM_SPI_MISO EQU 15
uart_tx__0__HSIOM_UART EQU 9
uart_tx__0__HSIOM_UART_TX EQU 9
uart_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
uart_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
uart_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
uart_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
uart_tx__0__MASK EQU 0x20
uart_tx__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
uart_tx__0__OUT_SEL_SHIFT EQU 10
uart_tx__0__OUT_SEL_VAL EQU -1
uart_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
uart_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
uart_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
uart_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
uart_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
uart_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
uart_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
uart_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
uart_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
uart_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
uart_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
uart_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
uart_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
uart_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
uart_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
uart_tx__0__PC EQU CYREG_GPIO_PRT1_PC
uart_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
uart_tx__0__PORT EQU 1
uart_tx__0__PS EQU CYREG_GPIO_PRT1_PS
uart_tx__0__SHIFT EQU 5
uart_tx__DR EQU CYREG_GPIO_PRT1_DR
uart_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
uart_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
uart_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
uart_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
uart_tx__INTR EQU CYREG_GPIO_PRT1_INTR
uart_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
uart_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
uart_tx__MASK EQU 0x20
uart_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
uart_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
uart_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
uart_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
uart_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
uart_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
uart_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
uart_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
uart_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
uart_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
uart_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
uart_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
uart_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
uart_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
uart_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
uart_tx__PC EQU CYREG_GPIO_PRT1_PC
uart_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
uart_tx__PORT EQU 1
uart_tx__PS EQU CYREG_GPIO_PRT1_PS
uart_tx__SHIFT EQU 5

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E50119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
