
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000122  00800100  00002744  000027d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002744  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000029  00800222  00800222  000028fa  2**0
                  ALLOC
  3 .debug_aranges 00000120  00000000  00000000  000028fa  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000044a  00000000  00000000  00002a1a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000d48  00000000  00000000  00002e64  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000006bd  00000000  00000000  00003bac  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000fc6  00000000  00000000  00004269  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000380  00000000  00000000  00005230  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000004d1  00000000  00000000  000055b0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 db 03 	jmp	0x7b6	; 0x7b6 <__vector_5>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      28:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      2c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      30:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      34:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      38:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      3c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      40:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      54:	0c 94 0b 04 	jmp	0x816	; 0x816 <__vector_21>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      64:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      68:	0c 94 3b 04 	jmp	0x876	; 0x876 <__vector_26>
      6c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      70:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      74:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 6b 04 	jmp	0x8d6	; 0x8d6 <__vector_33>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	12 e0       	ldi	r17, 0x02	; 2
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	e4 e4       	ldi	r30, 0x44	; 68
      a0:	f7 e2       	ldi	r31, 0x27	; 39
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a2 32       	cpi	r26, 0x22	; 34
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	12 e0       	ldi	r17, 0x02	; 2
      b4:	a2 e2       	ldi	r26, 0x22	; 34
      b6:	b2 e0       	ldi	r27, 0x02	; 2
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	ab 34       	cpi	r26, 0x4B	; 75
      be:	b1 07       	cpc	r27, r17
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 c9 03 	call	0x792	; 0x792 <main>
      c6:	0c 94 a0 13 	jmp	0x2740	; 0x2740 <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <CAN_init>:
#include <util/delay.h>
#include <avr/interrupt.h>
#include <avr/io.h>

//Initialize the CAN bus
void CAN_init(void){
      ce:	df 93       	push	r29
      d0:	cf 93       	push	r28
      d2:	00 d0       	rcall	.+0      	; 0xd4 <CAN_init+0x6>
      d4:	cd b7       	in	r28, 0x3d	; 61
      d6:	de b7       	in	r29, 0x3e	; 62

	CAN_reset();
      d8:	0e 94 0d 02 	call	0x41a	; 0x41a <CAN_reset>

	uint8_t data[2];

	//Acceptance mask for RXB0 (all 11 bits counts)
	//dette filteret blokkerer alt?!?
	data[0] = 0b11111111;
      dc:	8f ef       	ldi	r24, 0xFF	; 255
      de:	89 83       	std	Y+1, r24	; 0x01
	data[1] = 0b11100000;
      e0:	80 ee       	ldi	r24, 0xE0	; 224
      e2:	8a 83       	std	Y+2, r24	; 0x02
	CAN_write(data[0], MASK_RXF0);
      e4:	89 81       	ldd	r24, Y+1	; 0x01
      e6:	60 e2       	ldi	r22, 0x20	; 32
      e8:	0e 94 a8 02 	call	0x550	; 0x550 <CAN_write>
	CAN_write(data[1], MASK_RXF0+1);
      ec:	8a 81       	ldd	r24, Y+2	; 0x02
      ee:	61 e2       	ldi	r22, 0x21	; 33
      f0:	0e 94 a8 02 	call	0x550	; 0x550 <CAN_write>


	//RXF0
	//Receive filter 0 hits when id = 0x1F (exactly)	
	data[0] = 0b00000011;
      f4:	83 e0       	ldi	r24, 0x03	; 3
      f6:	89 83       	std	Y+1, r24	; 0x01
	data[1] = 0b11100000;
      f8:	80 ee       	ldi	r24, 0xE0	; 224
      fa:	8a 83       	std	Y+2, r24	; 0x02
	CAN_write(data[0], RXF0);
      fc:	89 81       	ldd	r24, Y+1	; 0x01
      fe:	60 e0       	ldi	r22, 0x00	; 0
     100:	0e 94 a8 02 	call	0x550	; 0x550 <CAN_write>
	CAN_write(data[1], RXF0+1);
     104:	8a 81       	ldd	r24, Y+2	; 0x02
     106:	61 e0       	ldi	r22, 0x01	; 1
     108:	0e 94 a8 02 	call	0x550	; 0x550 <CAN_write>
	data[1] = 0b01100000;
	CAN_write(data[0], RXF5);
	CAN_write(data[1], RXF5+1);*/


	CAN_bit_modify(CANCTRL, MASK_MODE, MODE_NORMAL); //set loopback mode
     10c:	8f e0       	ldi	r24, 0x0F	; 15
     10e:	60 ee       	ldi	r22, 0xE0	; 224
     110:	40 e0       	ldi	r20, 0x00	; 0
     112:	0e 94 54 03 	call	0x6a8	; 0x6a8 <CAN_bit_modify>
	CAN_bit_modify(RXB0CTRL, MASK_RECEIVE_ID_TYPE, ID_TYPE_STANDARD); // set no filter, set to 01 to accept only standard, 00 to accept accordig to filters
     116:	80 e6       	ldi	r24, 0x60	; 96
     118:	60 e6       	ldi	r22, 0x60	; 96
     11a:	40 e2       	ldi	r20, 0x20	; 32
     11c:	0e 94 54 03 	call	0x6a8	; 0x6a8 <CAN_bit_modify>
	CAN_bit_modify(CANINTE, 0x01, 0xff); //enable interrupt on receive
     120:	8b e2       	ldi	r24, 0x2B	; 43
     122:	61 e0       	ldi	r22, 0x01	; 1
     124:	4f ef       	ldi	r20, 0xFF	; 255
     126:	0e 94 54 03 	call	0x6a8	; 0x6a8 <CAN_bit_modify>
	CAN_init_interrupt();
     12a:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <CAN_init_interrupt>
}
     12e:	0f 90       	pop	r0
     130:	0f 90       	pop	r0
     132:	cf 91       	pop	r28
     134:	df 91       	pop	r29
     136:	08 95       	ret

00000138 <CAN_test>:

// Test send and recieve in loopback mode, verify result from UART
int CAN_test(void){
     138:	df 93       	push	r29
     13a:	cf 93       	push	r28
     13c:	cd b7       	in	r28, 0x3d	; 61
     13e:	de b7       	in	r29, 0x3e	; 62
     140:	27 97       	sbiw	r28, 0x07	; 7
     142:	0f b6       	in	r0, 0x3f	; 63
     144:	f8 94       	cli
     146:	de bf       	out	0x3e, r29	; 62
     148:	0f be       	out	0x3f, r0	; 63
     14a:	cd bf       	out	0x3d, r28	; 61
//	printf("CAN_test started\n");
	int i;
	

	CAN_message message;
	message.id = 0;
     14c:	1c 82       	std	Y+4, r1	; 0x04
     14e:	1b 82       	std	Y+3, r1	; 0x03
	message.length = 8;
     150:	88 e0       	ldi	r24, 0x08	; 8
     152:	8d 83       	std	Y+5, r24	; 0x05
	message.data = " ";
     154:	80 e0       	ldi	r24, 0x00	; 0
     156:	91 e0       	ldi	r25, 0x01	; 1
     158:	9f 83       	std	Y+7, r25	; 0x07
     15a:	8e 83       	std	Y+6, r24	; 0x06
			return -1;
		}

		_delay_ms(800);
	}*/ 
	return 0;
     15c:	80 e0       	ldi	r24, 0x00	; 0
     15e:	90 e0       	ldi	r25, 0x00	; 0
}
     160:	27 96       	adiw	r28, 0x07	; 7
     162:	0f b6       	in	r0, 0x3f	; 63
     164:	f8 94       	cli
     166:	de bf       	out	0x3e, r29	; 62
     168:	0f be       	out	0x3f, r0	; 63
     16a:	cd bf       	out	0x3d, r28	; 61
     16c:	cf 91       	pop	r28
     16e:	df 91       	pop	r29
     170:	08 95       	ret

00000172 <CAN_send>:

// Send string using CAN bus
int CAN_send(char* str, int id){
     172:	df 93       	push	r29
     174:	cf 93       	push	r28
     176:	cd b7       	in	r28, 0x3d	; 61
     178:	de b7       	in	r29, 0x3e	; 62
     17a:	2e 97       	sbiw	r28, 0x0e	; 14
     17c:	0f b6       	in	r0, 0x3f	; 63
     17e:	f8 94       	cli
     180:	de bf       	out	0x3e, r29	; 62
     182:	0f be       	out	0x3f, r0	; 63
     184:	cd bf       	out	0x3d, r28	; 61
     186:	9a 87       	std	Y+10, r25	; 0x0a
     188:	89 87       	std	Y+9, r24	; 0x09
     18a:	7c 87       	std	Y+12, r23	; 0x0c
     18c:	6b 87       	std	Y+11, r22	; 0x0b
	
	unsigned int part, i;
	int done = 0;
     18e:	1c 82       	std	Y+4, r1	; 0x04
     190:	1b 82       	std	Y+3, r1	; 0x03

	char *messg = "\0\0\0\0\0\0\0";
     192:	82 e0       	ldi	r24, 0x02	; 2
     194:	91 e0       	ldi	r25, 0x01	; 1
     196:	9a 83       	std	Y+2, r25	; 0x02
     198:	89 83       	std	Y+1, r24	; 0x01
	for(i = 0; i < 8; i++){
     19a:	1e 82       	std	Y+6, r1	; 0x06
     19c:	1d 82       	std	Y+5, r1	; 0x05
     19e:	15 c0       	rjmp	.+42     	; 0x1ca <CAN_send+0x58>
		messg[i] = str[i];
     1a0:	29 81       	ldd	r18, Y+1	; 0x01
     1a2:	3a 81       	ldd	r19, Y+2	; 0x02
     1a4:	8d 81       	ldd	r24, Y+5	; 0x05
     1a6:	9e 81       	ldd	r25, Y+6	; 0x06
     1a8:	d9 01       	movw	r26, r18
     1aa:	a8 0f       	add	r26, r24
     1ac:	b9 1f       	adc	r27, r25
     1ae:	29 85       	ldd	r18, Y+9	; 0x09
     1b0:	3a 85       	ldd	r19, Y+10	; 0x0a
     1b2:	8d 81       	ldd	r24, Y+5	; 0x05
     1b4:	9e 81       	ldd	r25, Y+6	; 0x06
     1b6:	f9 01       	movw	r30, r18
     1b8:	e8 0f       	add	r30, r24
     1ba:	f9 1f       	adc	r31, r25
     1bc:	80 81       	ld	r24, Z
     1be:	8c 93       	st	X, r24
	
	unsigned int part, i;
	int done = 0;

	char *messg = "\0\0\0\0\0\0\0";
	for(i = 0; i < 8; i++){
     1c0:	8d 81       	ldd	r24, Y+5	; 0x05
     1c2:	9e 81       	ldd	r25, Y+6	; 0x06
     1c4:	01 96       	adiw	r24, 0x01	; 1
     1c6:	9e 83       	std	Y+6, r25	; 0x06
     1c8:	8d 83       	std	Y+5, r24	; 0x05
     1ca:	8d 81       	ldd	r24, Y+5	; 0x05
     1cc:	9e 81       	ldd	r25, Y+6	; 0x06
     1ce:	88 30       	cpi	r24, 0x08	; 8
     1d0:	91 05       	cpc	r25, r1
     1d2:	30 f3       	brcs	.-52     	; 0x1a0 <CAN_send+0x2e>
		/*if (messg[i] == '\0') {
			break;
		}*/
	}

	cli(); // disable interrupts, to protect SPI-communication 
     1d4:	f8 94       	cli

	CAN_bit_modify(TXB0SIDH, 0xFF, (id>>3)); //transmit buffer 0 id high
     1d6:	8b 85       	ldd	r24, Y+11	; 0x0b
     1d8:	9c 85       	ldd	r25, Y+12	; 0x0c
     1da:	95 95       	asr	r25
     1dc:	87 95       	ror	r24
     1de:	95 95       	asr	r25
     1e0:	87 95       	ror	r24
     1e2:	95 95       	asr	r25
     1e4:	87 95       	ror	r24
     1e6:	98 2f       	mov	r25, r24
     1e8:	81 e3       	ldi	r24, 0x31	; 49
     1ea:	6f ef       	ldi	r22, 0xFF	; 255
     1ec:	49 2f       	mov	r20, r25
     1ee:	0e 94 54 03 	call	0x6a8	; 0x6a8 <CAN_bit_modify>
	CAN_bit_modify(TXB0SIDL, MASK_SIDL, (id<<5));//transmit buffer 0 id low
     1f2:	8b 85       	ldd	r24, Y+11	; 0x0b
     1f4:	98 2f       	mov	r25, r24
     1f6:	92 95       	swap	r25
     1f8:	99 0f       	add	r25, r25
     1fa:	90 7e       	andi	r25, 0xE0	; 224
     1fc:	82 e3       	ldi	r24, 0x32	; 50
     1fe:	60 ee       	ldi	r22, 0xE0	; 224
     200:	49 2f       	mov	r20, r25
     202:	0e 94 54 03 	call	0x6a8	; 0x6a8 <CAN_bit_modify>
	//CAN_write((char)messg.length, TXB0DLC);	// data length
	CAN_write((char)8, TXB0DLC);	// data length
     206:	88 e0       	ldi	r24, 0x08	; 8
     208:	65 e3       	ldi	r22, 0x35	; 53
     20a:	0e 94 a8 02 	call	0x550	; 0x550 <CAN_write>
	CAN_load_tx(messg, 0); //load transmit buffer from channel 0
     20e:	89 81       	ldd	r24, Y+1	; 0x01
     210:	9a 81       	ldd	r25, Y+2	; 0x02
     212:	60 e0       	ldi	r22, 0x00	; 0
     214:	0e 94 c5 02 	call	0x58a	; 0x58a <CAN_load_tx>
	//printf("\n\n%s\n\n", messg.data);
	//_delay_ms(1);
	CAN_rts(0); //request to send
     218:	80 e0       	ldi	r24, 0x00	; 0
     21a:	0e 94 06 03 	call	0x60c	; 0x60c <CAN_rts>

	//wait for send OK ()
	for(i = 0; i < 0xffff; i++){
     21e:	1e 82       	std	Y+6, r1	; 0x06
     220:	1d 82       	std	Y+5, r1	; 0x05
     222:	0d c0       	rjmp	.+26     	; 0x23e <CAN_send+0xcc>
		if((CAN_read_status() & MASK_TXREQ0) == 0) break;
     224:	0e 94 2a 03 	call	0x654	; 0x654 <CAN_read_status>
     228:	88 2f       	mov	r24, r24
     22a:	90 e0       	ldi	r25, 0x00	; 0
     22c:	84 70       	andi	r24, 0x04	; 4
     22e:	90 70       	andi	r25, 0x00	; 0
     230:	00 97       	sbiw	r24, 0x00	; 0
     232:	59 f0       	breq	.+22     	; 0x24a <CAN_send+0xd8>
	//printf("\n\n%s\n\n", messg.data);
	//_delay_ms(1);
	CAN_rts(0); //request to send

	//wait for send OK ()
	for(i = 0; i < 0xffff; i++){
     234:	8d 81       	ldd	r24, Y+5	; 0x05
     236:	9e 81       	ldd	r25, Y+6	; 0x06
     238:	01 96       	adiw	r24, 0x01	; 1
     23a:	9e 83       	std	Y+6, r25	; 0x06
     23c:	8d 83       	std	Y+5, r24	; 0x05
     23e:	8d 81       	ldd	r24, Y+5	; 0x05
     240:	9e 81       	ldd	r25, Y+6	; 0x06
     242:	2f ef       	ldi	r18, 0xFF	; 255
     244:	8f 3f       	cpi	r24, 0xFF	; 255
     246:	92 07       	cpc	r25, r18
     248:	69 f7       	brne	.-38     	; 0x224 <CAN_send+0xb2>
		if((CAN_read_status() & MASK_TXREQ0) == 0) break;
	}
	sei(); // enable interrupts again
     24a:	78 94       	sei
	if(i == 0xffff) return -1;
     24c:	8d 81       	ldd	r24, Y+5	; 0x05
     24e:	9e 81       	ldd	r25, Y+6	; 0x06
     250:	2f ef       	ldi	r18, 0xFF	; 255
     252:	8f 3f       	cpi	r24, 0xFF	; 255
     254:	92 07       	cpc	r25, r18
     256:	29 f4       	brne	.+10     	; 0x262 <CAN_send+0xf0>
     258:	8f ef       	ldi	r24, 0xFF	; 255
     25a:	9f ef       	ldi	r25, 0xFF	; 255
     25c:	9e 87       	std	Y+14, r25	; 0x0e
     25e:	8d 87       	std	Y+13, r24	; 0x0d
     260:	02 c0       	rjmp	.+4      	; 0x266 <CAN_send+0xf4>
			if(i == 0xffff) return -1;
		}

		if(str[i] == '\0') break;
*/
	return 0;
     262:	1e 86       	std	Y+14, r1	; 0x0e
     264:	1d 86       	std	Y+13, r1	; 0x0d
     266:	8d 85       	ldd	r24, Y+13	; 0x0d
     268:	9e 85       	ldd	r25, Y+14	; 0x0e
}
     26a:	2e 96       	adiw	r28, 0x0e	; 14
     26c:	0f b6       	in	r0, 0x3f	; 63
     26e:	f8 94       	cli
     270:	de bf       	out	0x3e, r29	; 62
     272:	0f be       	out	0x3f, r0	; 63
     274:	cd bf       	out	0x3d, r28	; 61
     276:	cf 91       	pop	r28
     278:	df 91       	pop	r29
     27a:	08 95       	ret

0000027c <CAN_receive>:

// Recieve string from CAN recieve buffer
int CAN_receive(CAN_message* msg, int rx){
     27c:	df 93       	push	r29
     27e:	cf 93       	push	r28
     280:	00 d0       	rcall	.+0      	; 0x282 <CAN_receive+0x6>
     282:	00 d0       	rcall	.+0      	; 0x284 <CAN_receive+0x8>
     284:	cd b7       	in	r28, 0x3d	; 61
     286:	de b7       	in	r29, 0x3e	; 62
     288:	9a 83       	std	Y+2, r25	; 0x02
     28a:	89 83       	std	Y+1, r24	; 0x01
     28c:	7c 83       	std	Y+4, r23	; 0x04
     28e:	6b 83       	std	Y+3, r22	; 0x03
	//FILHIT to check message type
	
	while((CAN_read_status() & MASK_CANINTF_RX0IF+2*rx) == 0); // loop until data received
     290:	0e 94 2a 03 	call	0x654	; 0x654 <CAN_read_status>
     294:	28 2f       	mov	r18, r24
     296:	30 e0       	ldi	r19, 0x00	; 0
     298:	8b 81       	ldd	r24, Y+3	; 0x03
     29a:	9c 81       	ldd	r25, Y+4	; 0x04
     29c:	88 0f       	add	r24, r24
     29e:	99 1f       	adc	r25, r25
     2a0:	01 96       	adiw	r24, 0x01	; 1
     2a2:	82 23       	and	r24, r18
     2a4:	93 23       	and	r25, r19
     2a6:	00 97       	sbiw	r24, 0x00	; 0
     2a8:	99 f3       	breq	.-26     	; 0x290 <CAN_receive+0x14>
	CAN_read_rx(msg, rx);
     2aa:	2b 81       	ldd	r18, Y+3	; 0x03
     2ac:	89 81       	ldd	r24, Y+1	; 0x01
     2ae:	9a 81       	ldd	r25, Y+2	; 0x02
     2b0:	62 2f       	mov	r22, r18
     2b2:	0e 94 5d 02 	call	0x4ba	; 0x4ba <CAN_read_rx>

	msg->id = 0x1F; //only id allowed
     2b6:	e9 81       	ldd	r30, Y+1	; 0x01
     2b8:	fa 81       	ldd	r31, Y+2	; 0x02
     2ba:	8f e1       	ldi	r24, 0x1F	; 31
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	91 83       	std	Z+1, r25	; 0x01
     2c0:	80 83       	st	Z, r24
	
	return 0;
     2c2:	80 e0       	ldi	r24, 0x00	; 0
     2c4:	90 e0       	ldi	r25, 0x00	; 0

}
     2c6:	0f 90       	pop	r0
     2c8:	0f 90       	pop	r0
     2ca:	0f 90       	pop	r0
     2cc:	0f 90       	pop	r0
     2ce:	cf 91       	pop	r28
     2d0:	df 91       	pop	r29
     2d2:	08 95       	ret

000002d4 <CAN_init_interrupt>:





void CAN_init_interrupt(){
     2d4:	df 93       	push	r29
     2d6:	cf 93       	push	r28
     2d8:	cd b7       	in	r28, 0x3d	; 61
     2da:	de b7       	in	r29, 0x3e	; 62
	//interrupt init
	DDRE = DDRE & 	0b11101111;
     2dc:	a2 e2       	ldi	r26, 0x22	; 34
     2de:	b0 e0       	ldi	r27, 0x00	; 0
     2e0:	e2 e2       	ldi	r30, 0x22	; 34
     2e2:	f0 e0       	ldi	r31, 0x00	; 0
     2e4:	80 81       	ld	r24, Z
     2e6:	8f 7e       	andi	r24, 0xEF	; 239
     2e8:	8c 93       	st	X, r24
	PORTE = PORTE | 0b00010000;
     2ea:	a3 e2       	ldi	r26, 0x23	; 35
     2ec:	b0 e0       	ldi	r27, 0x00	; 0
     2ee:	e3 e2       	ldi	r30, 0x23	; 35
     2f0:	f0 e0       	ldi	r31, 0x00	; 0
     2f2:	80 81       	ld	r24, Z
     2f4:	80 61       	ori	r24, 0x10	; 16
     2f6:	8c 93       	st	X, r24
	EICRB = 0;// | (0<<ISC41) | (0<<ISC40); ////////////////fix: ikke or med 0
     2f8:	ea e5       	ldi	r30, 0x5A	; 90
     2fa:	f0 e0       	ldi	r31, 0x00	; 0
     2fc:	10 82       	st	Z, r1
	EIMSK = EIMSK | (1<<INT4);
     2fe:	a9 e5       	ldi	r26, 0x59	; 89
     300:	b0 e0       	ldi	r27, 0x00	; 0
     302:	e9 e5       	ldi	r30, 0x59	; 89
     304:	f0 e0       	ldi	r31, 0x00	; 0
     306:	80 81       	ld	r24, Z
     308:	80 61       	ori	r24, 0x10	; 16
     30a:	8c 93       	st	X, r24
	sei();
     30c:	78 94       	sei
}
     30e:	cf 91       	pop	r28
     310:	df 91       	pop	r29
     312:	08 95       	ret

00000314 <sig_interrupt4>:


void sig_interrupt4() {
     314:	0f 93       	push	r16
     316:	1f 93       	push	r17
     318:	df 93       	push	r29
     31a:	cf 93       	push	r28
     31c:	cd b7       	in	r28, 0x3d	; 61
     31e:	de b7       	in	r29, 0x3e	; 62
     320:	2f 97       	sbiw	r28, 0x0f	; 15
     322:	0f b6       	in	r0, 0x3f	; 63
     324:	f8 94       	cli
     326:	de bf       	out	0x3e, r29	; 62
     328:	0f be       	out	0x3f, r0	; 63
     32a:	cd bf       	out	0x3d, r28	; 61
char str[8];//////


	CAN_message received;
	received.data = "\0\0\0\0\0\0\0\0";
     32c:	8a e0       	ldi	r24, 0x0A	; 10
     32e:	91 e0       	ldi	r25, 0x01	; 1
     330:	9d 87       	std	Y+13, r25	; 0x0d
     332:	8c 87       	std	Y+12, r24	; 0x0c

    CAN_receive(&received, 0);
     334:	ce 01       	movw	r24, r28
     336:	09 96       	adiw	r24, 0x09	; 9
     338:	60 e0       	ldi	r22, 0x00	; 0
     33a:	70 e0       	ldi	r23, 0x00	; 0
     33c:	0e 94 3e 01 	call	0x27c	; 0x27c <CAN_receive>
//debug
	//CAN_send(received.data, 0x1F);


//feiler av en eller annen grunn :S
	if (received.data[0] == (unsigned char)15) { //receive packet starting with 15 (our group number)
     340:	ec 85       	ldd	r30, Y+12	; 0x0c
     342:	fd 85       	ldd	r31, Y+13	; 0x0d
     344:	80 81       	ld	r24, Z
     346:	8f 30       	cpi	r24, 0x0F	; 15
     348:	09 f0       	breq	.+2      	; 0x34c <sig_interrupt4+0x38>
     34a:	5c c0       	rjmp	.+184    	; 0x404 <sig_interrupt4+0xf0>
	
		switch (received.data[1]) {
     34c:	8c 85       	ldd	r24, Y+12	; 0x0c
     34e:	9d 85       	ldd	r25, Y+13	; 0x0d
     350:	fc 01       	movw	r30, r24
     352:	31 96       	adiw	r30, 0x01	; 1
     354:	80 81       	ld	r24, Z
     356:	28 2f       	mov	r18, r24
     358:	30 e0       	ldi	r19, 0x00	; 0
     35a:	3f 87       	std	Y+15, r19	; 0x0f
     35c:	2e 87       	std	Y+14, r18	; 0x0e
     35e:	8e 85       	ldd	r24, Y+14	; 0x0e
     360:	9f 85       	ldd	r25, Y+15	; 0x0f
     362:	82 36       	cpi	r24, 0x62	; 98
     364:	91 05       	cpc	r25, r1
     366:	09 f4       	brne	.+2      	; 0x36a <sig_interrupt4+0x56>
     368:	4b c0       	rjmp	.+150    	; 0x400 <sig_interrupt4+0xec>
     36a:	2e 85       	ldd	r18, Y+14	; 0x0e
     36c:	3f 85       	ldd	r19, Y+15	; 0x0f
     36e:	23 36       	cpi	r18, 0x63	; 99
     370:	31 05       	cpc	r19, r1
     372:	34 f4       	brge	.+12     	; 0x380 <sig_interrupt4+0x6c>
     374:	8e 85       	ldd	r24, Y+14	; 0x0e
     376:	9f 85       	ldd	r25, Y+15	; 0x0f
     378:	81 36       	cpi	r24, 0x61	; 97
     37a:	91 05       	cpc	r25, r1
     37c:	e1 f0       	breq	.+56     	; 0x3b6 <sig_interrupt4+0xa2>
     37e:	42 c0       	rjmp	.+132    	; 0x404 <sig_interrupt4+0xf0>
     380:	2e 85       	ldd	r18, Y+14	; 0x0e
     382:	3f 85       	ldd	r19, Y+15	; 0x0f
     384:	28 37       	cpi	r18, 0x78	; 120
     386:	31 05       	cpc	r19, r1
     388:	31 f0       	breq	.+12     	; 0x396 <sig_interrupt4+0x82>
     38a:	8e 85       	ldd	r24, Y+14	; 0x0e
     38c:	9f 85       	ldd	r25, Y+15	; 0x0f
     38e:	89 37       	cpi	r24, 0x79	; 121
     390:	91 05       	cpc	r25, r1
     392:	49 f0       	breq	.+18     	; 0x3a6 <sig_interrupt4+0x92>
     394:	37 c0       	rjmp	.+110    	; 0x404 <sig_interrupt4+0xf0>
			case 'x': //receive joystic x-axis data
				set_position((int8_t) received.data[2]);
     396:	8c 85       	ldd	r24, Y+12	; 0x0c
     398:	9d 85       	ldd	r25, Y+13	; 0x0d
     39a:	fc 01       	movw	r30, r24
     39c:	32 96       	adiw	r30, 0x02	; 2
     39e:	80 81       	ld	r24, Z
     3a0:	0e 94 b6 04 	call	0x96c	; 0x96c <set_position>
     3a4:	2f c0       	rjmp	.+94     	; 0x404 <sig_interrupt4+0xf0>
				break;
			case 'y': //receive joystic y-axis data
				motor_set_reference((int8_t) received.data[2]);
     3a6:	8c 85       	ldd	r24, Y+12	; 0x0c
     3a8:	9d 85       	ldd	r25, Y+13	; 0x0d
     3aa:	fc 01       	movw	r30, r24
     3ac:	32 96       	adiw	r30, 0x02	; 2
     3ae:	80 81       	ld	r24, Z
     3b0:	0e 94 a3 07 	call	0xf46	; 0xf46 <motor_set_reference>
     3b4:	27 c0       	rjmp	.+78     	; 0x404 <sig_interrupt4+0xf0>
				break;
			case 'a': //read score
				sprintf(received.data, "%d", get_score());
     3b6:	0c 85       	ldd	r16, Y+12	; 0x0c
     3b8:	1d 85       	ldd	r17, Y+13	; 0x0d
     3ba:	0e 94 91 05 	call	0xb22	; 0xb22 <get_score>
     3be:	9c 01       	movw	r18, r24
     3c0:	00 d0       	rcall	.+0      	; 0x3c2 <sig_interrupt4+0xae>
     3c2:	00 d0       	rcall	.+0      	; 0x3c4 <sig_interrupt4+0xb0>
     3c4:	00 d0       	rcall	.+0      	; 0x3c6 <sig_interrupt4+0xb2>
     3c6:	ed b7       	in	r30, 0x3d	; 61
     3c8:	fe b7       	in	r31, 0x3e	; 62
     3ca:	31 96       	adiw	r30, 0x01	; 1
     3cc:	11 83       	std	Z+1, r17	; 0x01
     3ce:	00 83       	st	Z, r16
     3d0:	83 e1       	ldi	r24, 0x13	; 19
     3d2:	91 e0       	ldi	r25, 0x01	; 1
     3d4:	93 83       	std	Z+3, r25	; 0x03
     3d6:	82 83       	std	Z+2, r24	; 0x02
     3d8:	35 83       	std	Z+5, r19	; 0x05
     3da:	24 83       	std	Z+4, r18	; 0x04
     3dc:	0e 94 c8 10 	call	0x2190	; 0x2190 <sprintf>
     3e0:	2d b7       	in	r18, 0x3d	; 61
     3e2:	3e b7       	in	r19, 0x3e	; 62
     3e4:	2a 5f       	subi	r18, 0xFA	; 250
     3e6:	3f 4f       	sbci	r19, 0xFF	; 255
     3e8:	0f b6       	in	r0, 0x3f	; 63
     3ea:	f8 94       	cli
     3ec:	3e bf       	out	0x3e, r19	; 62
     3ee:	0f be       	out	0x3f, r0	; 63
     3f0:	2d bf       	out	0x3d, r18	; 61
				CAN_send(received.data, 0x1F);
     3f2:	8c 85       	ldd	r24, Y+12	; 0x0c
     3f4:	9d 85       	ldd	r25, Y+13	; 0x0d
     3f6:	6f e1       	ldi	r22, 0x1F	; 31
     3f8:	70 e0       	ldi	r23, 0x00	; 0
     3fa:	0e 94 b9 00 	call	0x172	; 0x172 <CAN_send>
     3fe:	02 c0       	rjmp	.+4      	; 0x404 <sig_interrupt4+0xf0>
				
				//sprintf(str, "%d", (int)motor_get_position());
				//CAN_send(str, 0);
				
				
				trig_solenoid();
     400:	0e 94 31 06 	call	0xc62	; 0xc62 <trig_solenoid>
		}
	
	}


}
     404:	2f 96       	adiw	r28, 0x0f	; 15
     406:	0f b6       	in	r0, 0x3f	; 63
     408:	f8 94       	cli
     40a:	de bf       	out	0x3e, r29	; 62
     40c:	0f be       	out	0x3f, r0	; 63
     40e:	cd bf       	out	0x3d, r28	; 61
     410:	cf 91       	pop	r28
     412:	df 91       	pop	r29
     414:	1f 91       	pop	r17
     416:	0f 91       	pop	r16
     418:	08 95       	ret

0000041a <CAN_reset>:
#include "mcp2515.h"
#include "spi.h"

// Reset the CAN chip
void CAN_reset(void){
     41a:	df 93       	push	r29
     41c:	cf 93       	push	r28
     41e:	cd b7       	in	r28, 0x3d	; 61
     420:	de b7       	in	r29, 0x3e	; 62
	SPI_SelectSlave(SPI_CAN);
     422:	83 e7       	ldi	r24, 0x73	; 115
     424:	0e 94 aa 03 	call	0x754	; 0x754 <SPI_SelectSlave>
	SPI_MasterTransmit(INS_RESET);
     428:	80 ec       	ldi	r24, 0xC0	; 192
     42a:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	SPI_NoSlave();
     42e:	0e 94 bb 03 	call	0x776	; 0x776 <SPI_NoSlave>
}
     432:	cf 91       	pop	r28
     434:	df 91       	pop	r29
     436:	08 95       	ret

00000438 <CAN_read>:

// Read
void CAN_read(char* data, uint8_t address , int data_count){
     438:	0f 93       	push	r16
     43a:	1f 93       	push	r17
     43c:	df 93       	push	r29
     43e:	cf 93       	push	r28
     440:	cd b7       	in	r28, 0x3d	; 61
     442:	de b7       	in	r29, 0x3e	; 62
     444:	27 97       	sbiw	r28, 0x07	; 7
     446:	0f b6       	in	r0, 0x3f	; 63
     448:	f8 94       	cli
     44a:	de bf       	out	0x3e, r29	; 62
     44c:	0f be       	out	0x3f, r0	; 63
     44e:	cd bf       	out	0x3d, r28	; 61
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	8b 83       	std	Y+3, r24	; 0x03
     454:	6d 83       	std	Y+5, r22	; 0x05
     456:	5f 83       	std	Y+7, r21	; 0x07
     458:	4e 83       	std	Y+6, r20	; 0x06
	int i;
	SPI_SelectSlave(SPI_CAN);	
     45a:	83 e7       	ldi	r24, 0x73	; 115
     45c:	0e 94 aa 03 	call	0x754	; 0x754 <SPI_SelectSlave>

	SPI_MasterTransmit(INS_READ);
     460:	83 e0       	ldi	r24, 0x03	; 3
     462:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	SPI_MasterTransmit((char)address);
     466:	8d 81       	ldd	r24, Y+5	; 0x05
     468:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	for(i = 0; i < data_count; i++){
     46c:	1a 82       	std	Y+2, r1	; 0x02
     46e:	19 82       	std	Y+1, r1	; 0x01
     470:	10 c0       	rjmp	.+32     	; 0x492 <CAN_read+0x5a>
		data[i] = SPI_MasterReceive();
     472:	29 81       	ldd	r18, Y+1	; 0x01
     474:	3a 81       	ldd	r19, Y+2	; 0x02
     476:	8b 81       	ldd	r24, Y+3	; 0x03
     478:	9c 81       	ldd	r25, Y+4	; 0x04
     47a:	8c 01       	movw	r16, r24
     47c:	02 0f       	add	r16, r18
     47e:	13 1f       	adc	r17, r19
     480:	0e 94 98 03 	call	0x730	; 0x730 <SPI_MasterReceive>
     484:	f8 01       	movw	r30, r16
     486:	80 83       	st	Z, r24
	int i;
	SPI_SelectSlave(SPI_CAN);	

	SPI_MasterTransmit(INS_READ);
	SPI_MasterTransmit((char)address);
	for(i = 0; i < data_count; i++){
     488:	89 81       	ldd	r24, Y+1	; 0x01
     48a:	9a 81       	ldd	r25, Y+2	; 0x02
     48c:	01 96       	adiw	r24, 0x01	; 1
     48e:	9a 83       	std	Y+2, r25	; 0x02
     490:	89 83       	std	Y+1, r24	; 0x01
     492:	29 81       	ldd	r18, Y+1	; 0x01
     494:	3a 81       	ldd	r19, Y+2	; 0x02
     496:	8e 81       	ldd	r24, Y+6	; 0x06
     498:	9f 81       	ldd	r25, Y+7	; 0x07
     49a:	28 17       	cp	r18, r24
     49c:	39 07       	cpc	r19, r25
     49e:	4c f3       	brlt	.-46     	; 0x472 <CAN_read+0x3a>
		data[i] = SPI_MasterReceive();
	}

	SPI_NoSlave();
     4a0:	0e 94 bb 03 	call	0x776	; 0x776 <SPI_NoSlave>

}
     4a4:	27 96       	adiw	r28, 0x07	; 7
     4a6:	0f b6       	in	r0, 0x3f	; 63
     4a8:	f8 94       	cli
     4aa:	de bf       	out	0x3e, r29	; 62
     4ac:	0f be       	out	0x3f, r0	; 63
     4ae:	cd bf       	out	0x3d, r28	; 61
     4b0:	cf 91       	pop	r28
     4b2:	df 91       	pop	r29
     4b4:	1f 91       	pop	r17
     4b6:	0f 91       	pop	r16
     4b8:	08 95       	ret

000004ba <CAN_read_rx>:

void CAN_read_rx(CAN_message* msg, uint8_t rx){
     4ba:	0f 93       	push	r16
     4bc:	1f 93       	push	r17
     4be:	df 93       	push	r29
     4c0:	cf 93       	push	r28
     4c2:	00 d0       	rcall	.+0      	; 0x4c4 <CAN_read_rx+0xa>
     4c4:	00 d0       	rcall	.+0      	; 0x4c6 <CAN_read_rx+0xc>
     4c6:	0f 92       	push	r0
     4c8:	cd b7       	in	r28, 0x3d	; 61
     4ca:	de b7       	in	r29, 0x3e	; 62
     4cc:	9c 83       	std	Y+4, r25	; 0x04
     4ce:	8b 83       	std	Y+3, r24	; 0x03
     4d0:	6d 83       	std	Y+5, r22	; 0x05
	int i;
	if (rx>1)
     4d2:	8d 81       	ldd	r24, Y+5	; 0x05
     4d4:	82 30       	cpi	r24, 0x02	; 2
     4d6:	90 f5       	brcc	.+100    	; 0x53c <CAN_read_rx+0x82>
		return;
	if(rx == 0) rx = 1; //decode rx0 to word for "read from rxb0", standard frame
     4d8:	8d 81       	ldd	r24, Y+5	; 0x05
     4da:	88 23       	and	r24, r24
     4dc:	19 f4       	brne	.+6      	; 0x4e4 <CAN_read_rx+0x2a>
     4de:	81 e0       	ldi	r24, 0x01	; 1
     4e0:	8d 83       	std	Y+5, r24	; 0x05
     4e2:	05 c0       	rjmp	.+10     	; 0x4ee <CAN_read_rx+0x34>
	else if(rx == 1) rx = 3; //decode rx1 to intruction for "read from rxb1", standard frame
     4e4:	8d 81       	ldd	r24, Y+5	; 0x05
     4e6:	81 30       	cpi	r24, 0x01	; 1
     4e8:	11 f4       	brne	.+4      	; 0x4ee <CAN_read_rx+0x34>
     4ea:	83 e0       	ldi	r24, 0x03	; 3
     4ec:	8d 83       	std	Y+5, r24	; 0x05
	
	SPI_SelectSlave(SPI_CAN);	
     4ee:	83 e7       	ldi	r24, 0x73	; 115
     4f0:	0e 94 aa 03 	call	0x754	; 0x754 <SPI_SelectSlave>
	SPI_MasterTransmit(INS_READ_RX | (rx<<1));
     4f4:	8d 81       	ldd	r24, Y+5	; 0x05
     4f6:	88 2f       	mov	r24, r24
     4f8:	90 e0       	ldi	r25, 0x00	; 0
     4fa:	88 0f       	add	r24, r24
     4fc:	99 1f       	adc	r25, r25
     4fe:	80 69       	ori	r24, 0x90	; 144
     500:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	for (i = 0; i < 8; i++){
     504:	1a 82       	std	Y+2, r1	; 0x02
     506:	19 82       	std	Y+1, r1	; 0x01
     508:	12 c0       	rjmp	.+36     	; 0x52e <CAN_read_rx+0x74>
		msg->data[i] = SPI_MasterReceive();
     50a:	eb 81       	ldd	r30, Y+3	; 0x03
     50c:	fc 81       	ldd	r31, Y+4	; 0x04
     50e:	23 81       	ldd	r18, Z+3	; 0x03
     510:	34 81       	ldd	r19, Z+4	; 0x04
     512:	89 81       	ldd	r24, Y+1	; 0x01
     514:	9a 81       	ldd	r25, Y+2	; 0x02
     516:	89 01       	movw	r16, r18
     518:	08 0f       	add	r16, r24
     51a:	19 1f       	adc	r17, r25
     51c:	0e 94 98 03 	call	0x730	; 0x730 <SPI_MasterReceive>
     520:	f8 01       	movw	r30, r16
     522:	80 83       	st	Z, r24
	if(rx == 0) rx = 1; //decode rx0 to word for "read from rxb0", standard frame
	else if(rx == 1) rx = 3; //decode rx1 to intruction for "read from rxb1", standard frame
	
	SPI_SelectSlave(SPI_CAN);	
	SPI_MasterTransmit(INS_READ_RX | (rx<<1));
	for (i = 0; i < 8; i++){
     524:	89 81       	ldd	r24, Y+1	; 0x01
     526:	9a 81       	ldd	r25, Y+2	; 0x02
     528:	01 96       	adiw	r24, 0x01	; 1
     52a:	9a 83       	std	Y+2, r25	; 0x02
     52c:	89 83       	std	Y+1, r24	; 0x01
     52e:	89 81       	ldd	r24, Y+1	; 0x01
     530:	9a 81       	ldd	r25, Y+2	; 0x02
     532:	88 30       	cpi	r24, 0x08	; 8
     534:	91 05       	cpc	r25, r1
     536:	4c f3       	brlt	.-46     	; 0x50a <CAN_read_rx+0x50>
		msg->data[i] = SPI_MasterReceive();
	}
	
	SPI_NoSlave();
     538:	0e 94 bb 03 	call	0x776	; 0x776 <SPI_NoSlave>
}
     53c:	0f 90       	pop	r0
     53e:	0f 90       	pop	r0
     540:	0f 90       	pop	r0
     542:	0f 90       	pop	r0
     544:	0f 90       	pop	r0
     546:	cf 91       	pop	r28
     548:	df 91       	pop	r29
     54a:	1f 91       	pop	r17
     54c:	0f 91       	pop	r16
     54e:	08 95       	ret

00000550 <CAN_write>:

void CAN_write(char data, uint8_t address){
     550:	df 93       	push	r29
     552:	cf 93       	push	r28
     554:	00 d0       	rcall	.+0      	; 0x556 <CAN_write+0x6>
     556:	00 d0       	rcall	.+0      	; 0x558 <CAN_write+0x8>
     558:	cd b7       	in	r28, 0x3d	; 61
     55a:	de b7       	in	r29, 0x3e	; 62
     55c:	8b 83       	std	Y+3, r24	; 0x03
     55e:	6c 83       	std	Y+4, r22	; 0x04
	int i;
	SPI_SelectSlave(SPI_CAN);	
     560:	83 e7       	ldi	r24, 0x73	; 115
     562:	0e 94 aa 03 	call	0x754	; 0x754 <SPI_SelectSlave>

	SPI_MasterTransmit(INS_WRITE);
     566:	82 e0       	ldi	r24, 0x02	; 2
     568:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	SPI_MasterTransmit((char)address);
     56c:	8c 81       	ldd	r24, Y+4	; 0x04
     56e:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
		SPI_MasterTransmit(data);
     572:	8b 81       	ldd	r24, Y+3	; 0x03
     574:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>

	SPI_NoSlave();
     578:	0e 94 bb 03 	call	0x776	; 0x776 <SPI_NoSlave>

}
     57c:	0f 90       	pop	r0
     57e:	0f 90       	pop	r0
     580:	0f 90       	pop	r0
     582:	0f 90       	pop	r0
     584:	cf 91       	pop	r28
     586:	df 91       	pop	r29
     588:	08 95       	ret

0000058a <CAN_load_tx>:
//tx = "modul" (3 output "kanaler")
void CAN_load_tx(char* msg, uint8_t tx){
     58a:	df 93       	push	r29
     58c:	cf 93       	push	r28
     58e:	00 d0       	rcall	.+0      	; 0x590 <CAN_load_tx+0x6>
     590:	00 d0       	rcall	.+0      	; 0x592 <CAN_load_tx+0x8>
     592:	0f 92       	push	r0
     594:	cd b7       	in	r28, 0x3d	; 61
     596:	de b7       	in	r29, 0x3e	; 62
     598:	9c 83       	std	Y+4, r25	; 0x04
     59a:	8b 83       	std	Y+3, r24	; 0x03
     59c:	6d 83       	std	Y+5, r22	; 0x05
	int i;
	if (tx>2)
     59e:	8d 81       	ldd	r24, Y+5	; 0x05
     5a0:	83 30       	cpi	r24, 0x03	; 3
     5a2:	60 f5       	brcc	.+88     	; 0x5fc <CAN_load_tx+0x72>
		return;
	tx = (tx+1)*2 - 1; //convert to abc-format as explained in table 12-5
     5a4:	8d 81       	ldd	r24, Y+5	; 0x05
     5a6:	88 2f       	mov	r24, r24
     5a8:	90 e0       	ldi	r25, 0x00	; 0
     5aa:	01 96       	adiw	r24, 0x01	; 1
     5ac:	88 0f       	add	r24, r24
     5ae:	99 1f       	adc	r25, r25
     5b0:	81 50       	subi	r24, 0x01	; 1
     5b2:	8d 83       	std	Y+5, r24	; 0x05
	SPI_SelectSlave(SPI_CAN);
     5b4:	83 e7       	ldi	r24, 0x73	; 115
     5b6:	0e 94 aa 03 	call	0x754	; 0x754 <SPI_SelectSlave>
	
	SPI_MasterTransmit(INS_LOAD_TX | tx);
     5ba:	8d 81       	ldd	r24, Y+5	; 0x05
     5bc:	80 64       	ori	r24, 0x40	; 64
     5be:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	for(i = 0; i < 8; i++){
     5c2:	1a 82       	std	Y+2, r1	; 0x02
     5c4:	19 82       	std	Y+1, r1	; 0x01
     5c6:	0f c0       	rjmp	.+30     	; 0x5e6 <CAN_load_tx+0x5c>
		//printf("%c", data[i]);
		SPI_MasterTransmit(msg[i]);
     5c8:	29 81       	ldd	r18, Y+1	; 0x01
     5ca:	3a 81       	ldd	r19, Y+2	; 0x02
     5cc:	8b 81       	ldd	r24, Y+3	; 0x03
     5ce:	9c 81       	ldd	r25, Y+4	; 0x04
     5d0:	fc 01       	movw	r30, r24
     5d2:	e2 0f       	add	r30, r18
     5d4:	f3 1f       	adc	r31, r19
     5d6:	80 81       	ld	r24, Z
     5d8:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
		return;
	tx = (tx+1)*2 - 1; //convert to abc-format as explained in table 12-5
	SPI_SelectSlave(SPI_CAN);
	
	SPI_MasterTransmit(INS_LOAD_TX | tx);
	for(i = 0; i < 8; i++){
     5dc:	89 81       	ldd	r24, Y+1	; 0x01
     5de:	9a 81       	ldd	r25, Y+2	; 0x02
     5e0:	01 96       	adiw	r24, 0x01	; 1
     5e2:	9a 83       	std	Y+2, r25	; 0x02
     5e4:	89 83       	std	Y+1, r24	; 0x01
     5e6:	89 81       	ldd	r24, Y+1	; 0x01
     5e8:	9a 81       	ldd	r25, Y+2	; 0x02
     5ea:	88 30       	cpi	r24, 0x08	; 8
     5ec:	91 05       	cpc	r25, r1
     5ee:	64 f3       	brlt	.-40     	; 0x5c8 <CAN_load_tx+0x3e>
		//printf("%c", data[i]);
		SPI_MasterTransmit(msg[i]);
	}

	SPI_NoSlave();
     5f0:	0e 94 bb 03 	call	0x776	; 0x776 <SPI_NoSlave>
	printf("\n");
     5f4:	8a e0       	ldi	r24, 0x0A	; 10
     5f6:	90 e0       	ldi	r25, 0x00	; 0
     5f8:	0e 94 c1 10 	call	0x2182	; 0x2182 <putchar>
}
     5fc:	0f 90       	pop	r0
     5fe:	0f 90       	pop	r0
     600:	0f 90       	pop	r0
     602:	0f 90       	pop	r0
     604:	0f 90       	pop	r0
     606:	cf 91       	pop	r28
     608:	df 91       	pop	r29
     60a:	08 95       	ret

0000060c <CAN_rts>:

void CAN_rts(uint8_t tx){
     60c:	df 93       	push	r29
     60e:	cf 93       	push	r28
     610:	0f 92       	push	r0
     612:	cd b7       	in	r28, 0x3d	; 61
     614:	de b7       	in	r29, 0x3e	; 62
     616:	89 83       	std	Y+1, r24	; 0x01
	if (tx == 0) tx = 1;
     618:	89 81       	ldd	r24, Y+1	; 0x01
     61a:	88 23       	and	r24, r24
     61c:	19 f4       	brne	.+6      	; 0x624 <CAN_rts+0x18>
     61e:	81 e0       	ldi	r24, 0x01	; 1
     620:	89 83       	std	Y+1, r24	; 0x01
     622:	0b c0       	rjmp	.+22     	; 0x63a <CAN_rts+0x2e>
	else if (tx == 1) tx = 2;
     624:	89 81       	ldd	r24, Y+1	; 0x01
     626:	81 30       	cpi	r24, 0x01	; 1
     628:	19 f4       	brne	.+6      	; 0x630 <CAN_rts+0x24>
     62a:	82 e0       	ldi	r24, 0x02	; 2
     62c:	89 83       	std	Y+1, r24	; 0x01
     62e:	05 c0       	rjmp	.+10     	; 0x63a <CAN_rts+0x2e>
	else if (tx == 2) tx = 4;
     630:	89 81       	ldd	r24, Y+1	; 0x01
     632:	82 30       	cpi	r24, 0x02	; 2
     634:	59 f4       	brne	.+22     	; 0x64c <CAN_rts+0x40>
     636:	84 e0       	ldi	r24, 0x04	; 4
     638:	89 83       	std	Y+1, r24	; 0x01
	else return;
	
	SPI_SelectSlave(SPI_CAN);
     63a:	83 e7       	ldi	r24, 0x73	; 115
     63c:	0e 94 aa 03 	call	0x754	; 0x754 <SPI_SelectSlave>
	//printf("Rts: 0x%x\n", (INS_RTS | tx));
	SPI_MasterTransmit(INS_RTS | tx);
     640:	89 81       	ldd	r24, Y+1	; 0x01
     642:	80 68       	ori	r24, 0x80	; 128
     644:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>

	SPI_NoSlave();
     648:	0e 94 bb 03 	call	0x776	; 0x776 <SPI_NoSlave>
}
     64c:	0f 90       	pop	r0
     64e:	cf 91       	pop	r28
     650:	df 91       	pop	r29
     652:	08 95       	ret

00000654 <CAN_read_status>:

uint8_t CAN_read_status(void){
     654:	df 93       	push	r29
     656:	cf 93       	push	r28
     658:	0f 92       	push	r0
     65a:	cd b7       	in	r28, 0x3d	; 61
     65c:	de b7       	in	r29, 0x3e	; 62
	char status;
	SPI_SelectSlave(SPI_CAN);
     65e:	83 e7       	ldi	r24, 0x73	; 115
     660:	0e 94 aa 03 	call	0x754	; 0x754 <SPI_SelectSlave>

	SPI_MasterTransmit(INS_READ_STATUS);
     664:	80 ea       	ldi	r24, 0xA0	; 160
     666:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	status = SPI_MasterReceive();
     66a:	0e 94 98 03 	call	0x730	; 0x730 <SPI_MasterReceive>
     66e:	89 83       	std	Y+1, r24	; 0x01

	SPI_NoSlave();
     670:	0e 94 bb 03 	call	0x776	; 0x776 <SPI_NoSlave>
	
	return (uint8_t) status;
     674:	89 81       	ldd	r24, Y+1	; 0x01

}
     676:	0f 90       	pop	r0
     678:	cf 91       	pop	r28
     67a:	df 91       	pop	r29
     67c:	08 95       	ret

0000067e <CAN_rx_status>:

uint8_t CAN_rx_status(void){
     67e:	df 93       	push	r29
     680:	cf 93       	push	r28
     682:	0f 92       	push	r0
     684:	cd b7       	in	r28, 0x3d	; 61
     686:	de b7       	in	r29, 0x3e	; 62

	char status;
	SPI_SelectSlave(SPI_CAN);
     688:	83 e7       	ldi	r24, 0x73	; 115
     68a:	0e 94 aa 03 	call	0x754	; 0x754 <SPI_SelectSlave>

	SPI_MasterTransmit(INS_RX_STATUS);
     68e:	80 eb       	ldi	r24, 0xB0	; 176
     690:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	status = SPI_MasterReceive();
     694:	0e 94 98 03 	call	0x730	; 0x730 <SPI_MasterReceive>
     698:	89 83       	std	Y+1, r24	; 0x01

	SPI_NoSlave();
     69a:	0e 94 bb 03 	call	0x776	; 0x776 <SPI_NoSlave>
	
	return (uint8_t) status;
     69e:	89 81       	ldd	r24, Y+1	; 0x01

}
     6a0:	0f 90       	pop	r0
     6a2:	cf 91       	pop	r28
     6a4:	df 91       	pop	r29
     6a6:	08 95       	ret

000006a8 <CAN_bit_modify>:

void CAN_bit_modify(uint8_t address, uint8_t mask, uint8_t data){
     6a8:	df 93       	push	r29
     6aa:	cf 93       	push	r28
     6ac:	00 d0       	rcall	.+0      	; 0x6ae <CAN_bit_modify+0x6>
     6ae:	0f 92       	push	r0
     6b0:	cd b7       	in	r28, 0x3d	; 61
     6b2:	de b7       	in	r29, 0x3e	; 62
     6b4:	89 83       	std	Y+1, r24	; 0x01
     6b6:	6a 83       	std	Y+2, r22	; 0x02
     6b8:	4b 83       	std	Y+3, r20	; 0x03
	SPI_SelectSlave(SPI_CAN);
     6ba:	83 e7       	ldi	r24, 0x73	; 115
     6bc:	0e 94 aa 03 	call	0x754	; 0x754 <SPI_SelectSlave>


	SPI_MasterTransmit((char)INS_BIT_MODIFY);	
     6c0:	85 e0       	ldi	r24, 0x05	; 5
     6c2:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	SPI_MasterTransmit((char)address);
     6c6:	89 81       	ldd	r24, Y+1	; 0x01
     6c8:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	SPI_MasterTransmit((char)mask);
     6cc:	8a 81       	ldd	r24, Y+2	; 0x02
     6ce:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	SPI_MasterTransmit((char)data);
     6d2:	8b 81       	ldd	r24, Y+3	; 0x03
     6d4:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>

	SPI_NoSlave();
     6d8:	0e 94 bb 03 	call	0x776	; 0x776 <SPI_NoSlave>
}
     6dc:	0f 90       	pop	r0
     6de:	0f 90       	pop	r0
     6e0:	0f 90       	pop	r0
     6e2:	cf 91       	pop	r28
     6e4:	df 91       	pop	r29
     6e6:	08 95       	ret

000006e8 <SPI_MasterInit>:
#include <avr/interrupt.h>
#include "spi.h"

// Initialize the SPI Master interface
void SPI_MasterInit(void)
{
     6e8:	df 93       	push	r29
     6ea:	cf 93       	push	r28
     6ec:	cd b7       	in	r28, 0x3d	; 61
     6ee:	de b7       	in	r29, 0x3e	; 62
	/* Set MISO input, other pins output */
	DDRB = (0b11110111);;
     6f0:	e7 e3       	ldi	r30, 0x37	; 55
     6f2:	f0 e0       	ldi	r31, 0x00	; 0
     6f4:	87 ef       	ldi	r24, 0xF7	; 247
     6f6:	80 83       	st	Z, r24
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0);
     6f8:	ed e2       	ldi	r30, 0x2D	; 45
     6fa:	f0 e0       	ldi	r31, 0x00	; 0
     6fc:	81 e5       	ldi	r24, 0x51	; 81
     6fe:	80 83       	st	Z, r24
	SPI_NoSlave();
     700:	0e 94 bb 03 	call	0x776	; 0x776 <SPI_NoSlave>
}
     704:	cf 91       	pop	r28
     706:	df 91       	pop	r29
     708:	08 95       	ret

0000070a <SPI_MasterTransmit>:

// Transmit char over SPI
void SPI_MasterTransmit(char cData)
{
     70a:	df 93       	push	r29
     70c:	cf 93       	push	r28
     70e:	0f 92       	push	r0
     710:	cd b7       	in	r28, 0x3d	; 61
     712:	de b7       	in	r29, 0x3e	; 62
     714:	89 83       	std	Y+1, r24	; 0x01
	/* Start transmission */
	SPDR = cData;
     716:	ef e2       	ldi	r30, 0x2F	; 47
     718:	f0 e0       	ldi	r31, 0x00	; 0
     71a:	89 81       	ldd	r24, Y+1	; 0x01
     71c:	80 83       	st	Z, r24
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
     71e:	ee e2       	ldi	r30, 0x2E	; 46
     720:	f0 e0       	ldi	r31, 0x00	; 0
     722:	80 81       	ld	r24, Z
     724:	88 23       	and	r24, r24
     726:	dc f7       	brge	.-10     	; 0x71e <SPI_MasterTransmit+0x14>
}
     728:	0f 90       	pop	r0
     72a:	cf 91       	pop	r28
     72c:	df 91       	pop	r29
     72e:	08 95       	ret

00000730 <SPI_MasterReceive>:

// Recieve char over SPI
char SPI_MasterReceive(void)
{
     730:	df 93       	push	r29
     732:	cf 93       	push	r28
     734:	cd b7       	in	r28, 0x3d	; 61
     736:	de b7       	in	r29, 0x3e	; 62
	//send dummy char, to shift the SPDR
	SPI_MasterTransmit('@');
     738:	80 e4       	ldi	r24, 0x40	; 64
     73a:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	
	/* Wait for reception complete */
	while(!(SPSR & (1<<SPIF)));
     73e:	ee e2       	ldi	r30, 0x2E	; 46
     740:	f0 e0       	ldi	r31, 0x00	; 0
     742:	80 81       	ld	r24, Z
     744:	88 23       	and	r24, r24
     746:	dc f7       	brge	.-10     	; 0x73e <SPI_MasterReceive+0xe>
	
	

	/* Return data register */
	return SPDR;
     748:	ef e2       	ldi	r30, 0x2F	; 47
     74a:	f0 e0       	ldi	r31, 0x00	; 0
     74c:	80 81       	ld	r24, Z
}
     74e:	cf 91       	pop	r28
     750:	df 91       	pop	r29
     752:	08 95       	ret

00000754 <SPI_SelectSlave>:

// Select SPI slave to send data to
void SPI_SelectSlave(char slave){ //remove argument!!
     754:	df 93       	push	r29
     756:	cf 93       	push	r28
     758:	0f 92       	push	r0
     75a:	cd b7       	in	r28, 0x3d	; 61
     75c:	de b7       	in	r29, 0x3e	; 62
     75e:	89 83       	std	Y+1, r24	; 0x01
		PORTB = PORTB & ~(1<<DDB0) ; // set SS for CAN low 
     760:	a8 e3       	ldi	r26, 0x38	; 56
     762:	b0 e0       	ldi	r27, 0x00	; 0
     764:	e8 e3       	ldi	r30, 0x38	; 56
     766:	f0 e0       	ldi	r31, 0x00	; 0
     768:	80 81       	ld	r24, Z
     76a:	8e 7f       	andi	r24, 0xFE	; 254
     76c:	8c 93       	st	X, r24
}
     76e:	0f 90       	pop	r0
     770:	cf 91       	pop	r28
     772:	df 91       	pop	r29
     774:	08 95       	ret

00000776 <SPI_NoSlave>:

// Disable chipselect on all SPI slaves (select no slave)
void SPI_NoSlave(void){
     776:	df 93       	push	r29
     778:	cf 93       	push	r28
     77a:	cd b7       	in	r28, 0x3d	; 61
     77c:	de b7       	in	r29, 0x3e	; 62
	/* Set SS high */	
	PORTB = PORTB | (1<<DDB0);
     77e:	a8 e3       	ldi	r26, 0x38	; 56
     780:	b0 e0       	ldi	r27, 0x00	; 0
     782:	e8 e3       	ldi	r30, 0x38	; 56
     784:	f0 e0       	ldi	r31, 0x00	; 0
     786:	80 81       	ld	r24, Z
     788:	81 60       	ori	r24, 0x01	; 1
     78a:	8c 93       	st	X, r24
}
     78c:	cf 91       	pop	r28
     78e:	df 91       	pop	r29
     790:	08 95       	ret

00000792 <main>:
#include "motor.h"
#include "TWI_master.h"



int main(void) {
     792:	df 93       	push	r29
     794:	cf 93       	push	r28
     796:	cd b7       	in	r28, 0x3d	; 61
     798:	de b7       	in	r29, 0x3e	; 62
	SPI_NoSlave();
     79a:	0e 94 bb 03 	call	0x776	; 0x776 <SPI_NoSlave>
	SPI_MasterInit();	
     79e:	0e 94 74 03 	call	0x6e8	; 0x6e8 <SPI_MasterInit>
	CAN_init();
     7a2:	0e 94 67 00 	call	0xce	; 0xce <CAN_init>
	servo_init();
     7a6:	0e 94 9b 04 	call	0x936	; 0x936 <servo_init>
	ir_init();
     7aa:	0e 94 6e 05 	call	0xadc	; 0xadc <ir_init>
	solenoid_init();
     7ae:	0e 94 1c 06 	call	0xc38	; 0xc38 <solenoid_init>
	//motor_init(); //Henger uten motor tilkoblet

	sei();
     7b2:	78 94       	sei
     7b4:	ff cf       	rjmp	.-2      	; 0x7b4 <main+0x22>

000007b6 <__vector_5>:

	return 0;	
	
}

SIGNAL(SIG_INTERRUPT4) {
     7b6:	1f 92       	push	r1
     7b8:	0f 92       	push	r0
     7ba:	0f b6       	in	r0, 0x3f	; 63
     7bc:	0f 92       	push	r0
     7be:	00 90 5b 00 	lds	r0, 0x005B
     7c2:	0f 92       	push	r0
     7c4:	11 24       	eor	r1, r1
     7c6:	2f 93       	push	r18
     7c8:	3f 93       	push	r19
     7ca:	4f 93       	push	r20
     7cc:	5f 93       	push	r21
     7ce:	6f 93       	push	r22
     7d0:	7f 93       	push	r23
     7d2:	8f 93       	push	r24
     7d4:	9f 93       	push	r25
     7d6:	af 93       	push	r26
     7d8:	bf 93       	push	r27
     7da:	ef 93       	push	r30
     7dc:	ff 93       	push	r31
     7de:	df 93       	push	r29
     7e0:	cf 93       	push	r28
     7e2:	cd b7       	in	r28, 0x3d	; 61
     7e4:	de b7       	in	r29, 0x3e	; 62
	sig_interrupt4();
     7e6:	0e 94 8a 01 	call	0x314	; 0x314 <sig_interrupt4>

}
     7ea:	cf 91       	pop	r28
     7ec:	df 91       	pop	r29
     7ee:	ff 91       	pop	r31
     7f0:	ef 91       	pop	r30
     7f2:	bf 91       	pop	r27
     7f4:	af 91       	pop	r26
     7f6:	9f 91       	pop	r25
     7f8:	8f 91       	pop	r24
     7fa:	7f 91       	pop	r23
     7fc:	6f 91       	pop	r22
     7fe:	5f 91       	pop	r21
     800:	4f 91       	pop	r20
     802:	3f 91       	pop	r19
     804:	2f 91       	pop	r18
     806:	0f 90       	pop	r0
     808:	00 92 5b 00 	sts	0x005B, r0
     80c:	0f 90       	pop	r0
     80e:	0f be       	out	0x3f, r0	; 63
     810:	0f 90       	pop	r0
     812:	1f 90       	pop	r1
     814:	18 95       	reti

00000816 <__vector_21>:


SIGNAL(SIG_ADC) {	//diode for ml
     816:	1f 92       	push	r1
     818:	0f 92       	push	r0
     81a:	0f b6       	in	r0, 0x3f	; 63
     81c:	0f 92       	push	r0
     81e:	00 90 5b 00 	lds	r0, 0x005B
     822:	0f 92       	push	r0
     824:	11 24       	eor	r1, r1
     826:	2f 93       	push	r18
     828:	3f 93       	push	r19
     82a:	4f 93       	push	r20
     82c:	5f 93       	push	r21
     82e:	6f 93       	push	r22
     830:	7f 93       	push	r23
     832:	8f 93       	push	r24
     834:	9f 93       	push	r25
     836:	af 93       	push	r26
     838:	bf 93       	push	r27
     83a:	ef 93       	push	r30
     83c:	ff 93       	push	r31
     83e:	df 93       	push	r29
     840:	cf 93       	push	r28
     842:	cd b7       	in	r28, 0x3d	; 61
     844:	de b7       	in	r29, 0x3e	; 62
	adc_interrupt();
     846:	0e 94 a7 05 	call	0xb4e	; 0xb4e <adc_interrupt>
}
     84a:	cf 91       	pop	r28
     84c:	df 91       	pop	r29
     84e:	ff 91       	pop	r31
     850:	ef 91       	pop	r30
     852:	bf 91       	pop	r27
     854:	af 91       	pop	r26
     856:	9f 91       	pop	r25
     858:	8f 91       	pop	r24
     85a:	7f 91       	pop	r23
     85c:	6f 91       	pop	r22
     85e:	5f 91       	pop	r21
     860:	4f 91       	pop	r20
     862:	3f 91       	pop	r19
     864:	2f 91       	pop	r18
     866:	0f 90       	pop	r0
     868:	00 92 5b 00 	sts	0x005B, r0
     86c:	0f 90       	pop	r0
     86e:	0f be       	out	0x3f, r0	; 63
     870:	0f 90       	pop	r0
     872:	1f 90       	pop	r1
     874:	18 95       	reti

00000876 <__vector_26>:


SIGNAL(SIG_OUTPUT_COMPARE3A) {
     876:	1f 92       	push	r1
     878:	0f 92       	push	r0
     87a:	0f b6       	in	r0, 0x3f	; 63
     87c:	0f 92       	push	r0
     87e:	00 90 5b 00 	lds	r0, 0x005B
     882:	0f 92       	push	r0
     884:	11 24       	eor	r1, r1
     886:	2f 93       	push	r18
     888:	3f 93       	push	r19
     88a:	4f 93       	push	r20
     88c:	5f 93       	push	r21
     88e:	6f 93       	push	r22
     890:	7f 93       	push	r23
     892:	8f 93       	push	r24
     894:	9f 93       	push	r25
     896:	af 93       	push	r26
     898:	bf 93       	push	r27
     89a:	ef 93       	push	r30
     89c:	ff 93       	push	r31
     89e:	df 93       	push	r29
     8a0:	cf 93       	push	r28
     8a2:	cd b7       	in	r28, 0x3d	; 61
     8a4:	de b7       	in	r29, 0x3e	; 62
	motor_regulator();
     8a6:	0e 94 b5 07 	call	0xf6a	; 0xf6a <motor_regulator>
}
     8aa:	cf 91       	pop	r28
     8ac:	df 91       	pop	r29
     8ae:	ff 91       	pop	r31
     8b0:	ef 91       	pop	r30
     8b2:	bf 91       	pop	r27
     8b4:	af 91       	pop	r26
     8b6:	9f 91       	pop	r25
     8b8:	8f 91       	pop	r24
     8ba:	7f 91       	pop	r23
     8bc:	6f 91       	pop	r22
     8be:	5f 91       	pop	r21
     8c0:	4f 91       	pop	r20
     8c2:	3f 91       	pop	r19
     8c4:	2f 91       	pop	r18
     8c6:	0f 90       	pop	r0
     8c8:	00 92 5b 00 	sts	0x005B, r0
     8cc:	0f 90       	pop	r0
     8ce:	0f be       	out	0x3f, r0	; 63
     8d0:	0f 90       	pop	r0
     8d2:	1f 90       	pop	r1
     8d4:	18 95       	reti

000008d6 <__vector_33>:

SIGNAL(SIG_2WIRE_SERIAL){ //////////////////////////////flytt tilbake hvis det virker
     8d6:	1f 92       	push	r1
     8d8:	0f 92       	push	r0
     8da:	0f b6       	in	r0, 0x3f	; 63
     8dc:	0f 92       	push	r0
     8de:	00 90 5b 00 	lds	r0, 0x005B
     8e2:	0f 92       	push	r0
     8e4:	11 24       	eor	r1, r1
     8e6:	2f 93       	push	r18
     8e8:	3f 93       	push	r19
     8ea:	4f 93       	push	r20
     8ec:	5f 93       	push	r21
     8ee:	6f 93       	push	r22
     8f0:	7f 93       	push	r23
     8f2:	8f 93       	push	r24
     8f4:	9f 93       	push	r25
     8f6:	af 93       	push	r26
     8f8:	bf 93       	push	r27
     8fa:	ef 93       	push	r30
     8fc:	ff 93       	push	r31
     8fe:	df 93       	push	r29
     900:	cf 93       	push	r28
     902:	cd b7       	in	r28, 0x3d	; 61
     904:	de b7       	in	r29, 0x3e	; 62
	TWI_interrupt();
     906:	0e 94 57 09 	call	0x12ae	; 0x12ae <TWI_interrupt>
}
     90a:	cf 91       	pop	r28
     90c:	df 91       	pop	r29
     90e:	ff 91       	pop	r31
     910:	ef 91       	pop	r30
     912:	bf 91       	pop	r27
     914:	af 91       	pop	r26
     916:	9f 91       	pop	r25
     918:	8f 91       	pop	r24
     91a:	7f 91       	pop	r23
     91c:	6f 91       	pop	r22
     91e:	5f 91       	pop	r21
     920:	4f 91       	pop	r20
     922:	3f 91       	pop	r19
     924:	2f 91       	pop	r18
     926:	0f 90       	pop	r0
     928:	00 92 5b 00 	sts	0x005B, r0
     92c:	0f 90       	pop	r0
     92e:	0f be       	out	0x3f, r0	; 63
     930:	0f 90       	pop	r0
     932:	1f 90       	pop	r1
     934:	18 95       	reti

00000936 <servo_init>:
#include "servo.h"
#include "can.h"
#include "ir.h"
#include "solenoid.h"

void servo_init(){
     936:	df 93       	push	r29
     938:	cf 93       	push	r28
     93a:	cd b7       	in	r28, 0x3d	; 61
     93c:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0b00100010; //clear output on compare match, fast PWM - count to OCR
     93e:	ef e4       	ldi	r30, 0x4F	; 79
     940:	f0 e0       	ldi	r31, 0x00	; 0
     942:	82 e2       	ldi	r24, 0x22	; 34
     944:	80 83       	st	Z, r24
	TCCR1B = 0b00011010; //fast PWM - count to OCR, prescaler: divide FCLK by 8 (counter 1 MHz)
     946:	ee e4       	ldi	r30, 0x4E	; 78
     948:	f0 e0       	ldi	r31, 0x00	; 0
     94a:	8a e1       	ldi	r24, 0x1A	; 26
     94c:	80 83       	st	Z, r24
	
	OCR1B = 1500+55; //start in mid position (+ tuning)
     94e:	e8 e4       	ldi	r30, 0x48	; 72
     950:	f0 e0       	ldi	r31, 0x00	; 0
     952:	83 e1       	ldi	r24, 0x13	; 19
     954:	96 e0       	ldi	r25, 0x06	; 6
     956:	91 83       	std	Z+1, r25	; 0x01
     958:	80 83       	st	Z, r24
	ICR1 = 20000+700; //count to 20000 (20 ms) (+ tuning)
     95a:	e6 e4       	ldi	r30, 0x46	; 70
     95c:	f0 e0       	ldi	r31, 0x00	; 0
     95e:	8c ed       	ldi	r24, 0xDC	; 220
     960:	90 e5       	ldi	r25, 0x50	; 80
     962:	91 83       	std	Z+1, r25	; 0x01
     964:	80 83       	st	Z, r24
}
     966:	cf 91       	pop	r28
     968:	df 91       	pop	r29
     96a:	08 95       	ret

0000096c <set_position>:

void set_position(int8_t position) {
     96c:	ef 92       	push	r14
     96e:	ff 92       	push	r15
     970:	0f 93       	push	r16
     972:	1f 93       	push	r17
     974:	df 93       	push	r29
     976:	cf 93       	push	r28
     978:	00 d0       	rcall	.+0      	; 0x97a <set_position+0xe>
     97a:	00 d0       	rcall	.+0      	; 0x97c <set_position+0x10>
     97c:	0f 92       	push	r0
     97e:	cd b7       	in	r28, 0x3d	; 61
     980:	de b7       	in	r29, 0x3e	; 62
     982:	8d 83       	std	Y+5, r24	; 0x05
	static float value = 0;
	float temp = (630.*position)/128;
     984:	8d 81       	ldd	r24, Y+5	; 0x05
     986:	99 27       	eor	r25, r25
     988:	87 fd       	sbrc	r24, 7
     98a:	90 95       	com	r25
     98c:	a9 2f       	mov	r26, r25
     98e:	b9 2f       	mov	r27, r25
     990:	bc 01       	movw	r22, r24
     992:	cd 01       	movw	r24, r26
     994:	0e 94 1a 0e 	call	0x1c34	; 0x1c34 <__floatsisf>
     998:	dc 01       	movw	r26, r24
     99a:	cb 01       	movw	r24, r22
     99c:	bc 01       	movw	r22, r24
     99e:	cd 01       	movw	r24, r26
     9a0:	20 e0       	ldi	r18, 0x00	; 0
     9a2:	30 e8       	ldi	r19, 0x80	; 128
     9a4:	4d e1       	ldi	r20, 0x1D	; 29
     9a6:	54 e4       	ldi	r21, 0x44	; 68
     9a8:	0e 94 e4 0b 	call	0x17c8	; 0x17c8 <__mulsf3>
     9ac:	dc 01       	movw	r26, r24
     9ae:	cb 01       	movw	r24, r22
     9b0:	bc 01       	movw	r22, r24
     9b2:	cd 01       	movw	r24, r26
     9b4:	20 e0       	ldi	r18, 0x00	; 0
     9b6:	30 e0       	ldi	r19, 0x00	; 0
     9b8:	40 e0       	ldi	r20, 0x00	; 0
     9ba:	53 e4       	ldi	r21, 0x43	; 67
     9bc:	0e 94 de 0c 	call	0x19bc	; 0x19bc <__divsf3>
     9c0:	dc 01       	movw	r26, r24
     9c2:	cb 01       	movw	r24, r22
     9c4:	89 83       	std	Y+1, r24	; 0x01
     9c6:	9a 83       	std	Y+2, r25	; 0x02
     9c8:	ab 83       	std	Y+3, r26	; 0x03
     9ca:	bc 83       	std	Y+4, r27	; 0x04
	temp += 1500+55;
     9cc:	69 81       	ldd	r22, Y+1	; 0x01
     9ce:	7a 81       	ldd	r23, Y+2	; 0x02
     9d0:	8b 81       	ldd	r24, Y+3	; 0x03
     9d2:	9c 81       	ldd	r25, Y+4	; 0x04
     9d4:	20 e0       	ldi	r18, 0x00	; 0
     9d6:	30 e6       	ldi	r19, 0x60	; 96
     9d8:	42 ec       	ldi	r20, 0xC2	; 194
     9da:	54 e4       	ldi	r21, 0x44	; 68
     9dc:	0e 94 b7 0b 	call	0x176e	; 0x176e <__addsf3>
     9e0:	dc 01       	movw	r26, r24
     9e2:	cb 01       	movw	r24, r22
     9e4:	89 83       	std	Y+1, r24	; 0x01
     9e6:	9a 83       	std	Y+2, r25	; 0x02
     9e8:	ab 83       	std	Y+3, r26	; 0x03
     9ea:	bc 83       	std	Y+4, r27	; 0x04
	if(temp < 935)
     9ec:	69 81       	ldd	r22, Y+1	; 0x01
     9ee:	7a 81       	ldd	r23, Y+2	; 0x02
     9f0:	8b 81       	ldd	r24, Y+3	; 0x03
     9f2:	9c 81       	ldd	r25, Y+4	; 0x04
     9f4:	20 e0       	ldi	r18, 0x00	; 0
     9f6:	30 ec       	ldi	r19, 0xC0	; 192
     9f8:	49 e6       	ldi	r20, 0x69	; 105
     9fa:	54 e4       	ldi	r21, 0x44	; 68
     9fc:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <__ltsf2>
     a00:	88 23       	and	r24, r24
     a02:	4c f4       	brge	.+18     	; 0xa16 <set_position+0xaa>
		temp = 935;
     a04:	80 e0       	ldi	r24, 0x00	; 0
     a06:	90 ec       	ldi	r25, 0xC0	; 192
     a08:	a9 e6       	ldi	r26, 0x69	; 105
     a0a:	b4 e4       	ldi	r27, 0x44	; 68
     a0c:	89 83       	std	Y+1, r24	; 0x01
     a0e:	9a 83       	std	Y+2, r25	; 0x02
     a10:	ab 83       	std	Y+3, r26	; 0x03
     a12:	bc 83       	std	Y+4, r27	; 0x04
     a14:	14 c0       	rjmp	.+40     	; 0xa3e <set_position+0xd2>
	else if (temp > 2180)
     a16:	69 81       	ldd	r22, Y+1	; 0x01
     a18:	7a 81       	ldd	r23, Y+2	; 0x02
     a1a:	8b 81       	ldd	r24, Y+3	; 0x03
     a1c:	9c 81       	ldd	r25, Y+4	; 0x04
     a1e:	20 e0       	ldi	r18, 0x00	; 0
     a20:	30 e4       	ldi	r19, 0x40	; 64
     a22:	48 e0       	ldi	r20, 0x08	; 8
     a24:	55 e4       	ldi	r21, 0x45	; 69
     a26:	0e 94 8a 0d 	call	0x1b14	; 0x1b14 <__gtsf2>
     a2a:	18 16       	cp	r1, r24
     a2c:	44 f4       	brge	.+16     	; 0xa3e <set_position+0xd2>
		temp = 2180;
     a2e:	80 e0       	ldi	r24, 0x00	; 0
     a30:	90 e4       	ldi	r25, 0x40	; 64
     a32:	a8 e0       	ldi	r26, 0x08	; 8
     a34:	b5 e4       	ldi	r27, 0x45	; 69
     a36:	89 83       	std	Y+1, r24	; 0x01
     a38:	9a 83       	std	Y+2, r25	; 0x02
     a3a:	ab 83       	std	Y+3, r26	; 0x03
     a3c:	bc 83       	std	Y+4, r27	; 0x04

	value = value*A_SERVO_LP + temp*(1-A_SERVO_LP);
     a3e:	80 91 22 02 	lds	r24, 0x0222
     a42:	90 91 23 02 	lds	r25, 0x0223
     a46:	a0 91 24 02 	lds	r26, 0x0224
     a4a:	b0 91 25 02 	lds	r27, 0x0225
     a4e:	bc 01       	movw	r22, r24
     a50:	cd 01       	movw	r24, r26
     a52:	2a e9       	ldi	r18, 0x9A	; 154
     a54:	39 e9       	ldi	r19, 0x99	; 153
     a56:	49 e1       	ldi	r20, 0x19	; 25
     a58:	5f e3       	ldi	r21, 0x3F	; 63
     a5a:	0e 94 e4 0b 	call	0x17c8	; 0x17c8 <__mulsf3>
     a5e:	dc 01       	movw	r26, r24
     a60:	cb 01       	movw	r24, r22
     a62:	7c 01       	movw	r14, r24
     a64:	8d 01       	movw	r16, r26
     a66:	69 81       	ldd	r22, Y+1	; 0x01
     a68:	7a 81       	ldd	r23, Y+2	; 0x02
     a6a:	8b 81       	ldd	r24, Y+3	; 0x03
     a6c:	9c 81       	ldd	r25, Y+4	; 0x04
     a6e:	2c ec       	ldi	r18, 0xCC	; 204
     a70:	3c ec       	ldi	r19, 0xCC	; 204
     a72:	4c ec       	ldi	r20, 0xCC	; 204
     a74:	5e e3       	ldi	r21, 0x3E	; 62
     a76:	0e 94 e4 0b 	call	0x17c8	; 0x17c8 <__mulsf3>
     a7a:	dc 01       	movw	r26, r24
     a7c:	cb 01       	movw	r24, r22
     a7e:	9c 01       	movw	r18, r24
     a80:	ad 01       	movw	r20, r26
     a82:	c8 01       	movw	r24, r16
     a84:	b7 01       	movw	r22, r14
     a86:	0e 94 b7 0b 	call	0x176e	; 0x176e <__addsf3>
     a8a:	dc 01       	movw	r26, r24
     a8c:	cb 01       	movw	r24, r22
     a8e:	80 93 22 02 	sts	0x0222, r24
     a92:	90 93 23 02 	sts	0x0223, r25
     a96:	a0 93 24 02 	sts	0x0224, r26
     a9a:	b0 93 25 02 	sts	0x0225, r27
	
	OCR1B = (int)value;
     a9e:	08 e4       	ldi	r16, 0x48	; 72
     aa0:	10 e0       	ldi	r17, 0x00	; 0
     aa2:	80 91 22 02 	lds	r24, 0x0222
     aa6:	90 91 23 02 	lds	r25, 0x0223
     aaa:	a0 91 24 02 	lds	r26, 0x0224
     aae:	b0 91 25 02 	lds	r27, 0x0225
     ab2:	bc 01       	movw	r22, r24
     ab4:	cd 01       	movw	r24, r26
     ab6:	0e 94 78 0e 	call	0x1cf0	; 0x1cf0 <__fixsfsi>
     aba:	dc 01       	movw	r26, r24
     abc:	cb 01       	movw	r24, r22
     abe:	f8 01       	movw	r30, r16
     ac0:	91 83       	std	Z+1, r25	; 0x01
     ac2:	80 83       	st	Z, r24

}
     ac4:	0f 90       	pop	r0
     ac6:	0f 90       	pop	r0
     ac8:	0f 90       	pop	r0
     aca:	0f 90       	pop	r0
     acc:	0f 90       	pop	r0
     ace:	cf 91       	pop	r28
     ad0:	df 91       	pop	r29
     ad2:	1f 91       	pop	r17
     ad4:	0f 91       	pop	r16
     ad6:	ff 90       	pop	r15
     ad8:	ef 90       	pop	r14
     ada:	08 95       	ret

00000adc <ir_init>:

int ir_blocked = 0;
int score = 0;
int scoring_enabled = 0;

void ir_init(){
     adc:	df 93       	push	r29
     ade:	cf 93       	push	r28
     ae0:	cd b7       	in	r28, 0x3d	; 61
     ae2:	de b7       	in	r29, 0x3e	; 62
	ADMUX = 0b11100000; //internal vref, left adjust, ADC0 single ended
     ae4:	e7 e2       	ldi	r30, 0x27	; 39
     ae6:	f0 e0       	ldi	r31, 0x00	; 0
     ae8:	80 ee       	ldi	r24, 0xE0	; 224
     aea:	80 83       	st	Z, r24
	ADCSRA = 0b11101111;//ACD enable, start conversion, free running, Interrupt flag, interrupt enable, prescaler 128
     aec:	e6 e2       	ldi	r30, 0x26	; 38
     aee:	f0 e0       	ldi	r31, 0x00	; 0
     af0:	8f ee       	ldi	r24, 0xEF	; 239
     af2:	80 83       	st	Z, r24
}
     af4:	cf 91       	pop	r28
     af6:	df 91       	pop	r29
     af8:	08 95       	ret

00000afa <get_ir>:

uint8_t get_ir(){
     afa:	df 93       	push	r29
     afc:	cf 93       	push	r28
     afe:	0f 92       	push	r0
     b00:	cd b7       	in	r28, 0x3d	; 61
     b02:	de b7       	in	r29, 0x3e	; 62
	if (ir_blocked)
     b04:	80 91 26 02 	lds	r24, 0x0226
     b08:	90 91 27 02 	lds	r25, 0x0227
     b0c:	00 97       	sbiw	r24, 0x00	; 0
     b0e:	11 f0       	breq	.+4      	; 0xb14 <get_ir+0x1a>
		return 0;
     b10:	19 82       	std	Y+1, r1	; 0x01
     b12:	02 c0       	rjmp	.+4      	; 0xb18 <get_ir+0x1e>
	else 
		return 1;
     b14:	81 e0       	ldi	r24, 0x01	; 1
     b16:	89 83       	std	Y+1, r24	; 0x01
     b18:	89 81       	ldd	r24, Y+1	; 0x01
}
     b1a:	0f 90       	pop	r0
     b1c:	cf 91       	pop	r28
     b1e:	df 91       	pop	r29
     b20:	08 95       	ret

00000b22 <get_score>:

//returns score as counted by ir-module
int get_score(){
     b22:	df 93       	push	r29
     b24:	cf 93       	push	r28
     b26:	cd b7       	in	r28, 0x3d	; 61
     b28:	de b7       	in	r29, 0x3e	; 62
	return score;
     b2a:	80 91 28 02 	lds	r24, 0x0228
     b2e:	90 91 29 02 	lds	r25, 0x0229
}
     b32:	cf 91       	pop	r28
     b34:	df 91       	pop	r29
     b36:	08 95       	ret

00000b38 <reset_score>:

void reset_score(){
     b38:	df 93       	push	r29
     b3a:	cf 93       	push	r28
     b3c:	cd b7       	in	r28, 0x3d	; 61
     b3e:	de b7       	in	r29, 0x3e	; 62
	score = 0;
     b40:	10 92 29 02 	sts	0x0229, r1
     b44:	10 92 28 02 	sts	0x0228, r1
}
     b48:	cf 91       	pop	r28
     b4a:	df 91       	pop	r29
     b4c:	08 95       	ret

00000b4e <adc_interrupt>:
/*void enable_scoring(){
	scoring_enabled = 1;
}*/

//method called from interrupt routine whenever an ADC-sample is ready
void adc_interrupt(){
     b4e:	df 93       	push	r29
     b50:	cf 93       	push	r28
     b52:	cd b7       	in	r28, 0x3d	; 61
     b54:	de b7       	in	r29, 0x3e	; 62
	
	static int i = 0; //average counter
	static int mean = 4; //number of samples for adc
	static int value = 0;
	
	value += ADCH;
     b56:	e5 e2       	ldi	r30, 0x25	; 37
     b58:	f0 e0       	ldi	r31, 0x00	; 0
     b5a:	80 81       	ld	r24, Z
     b5c:	28 2f       	mov	r18, r24
     b5e:	30 e0       	ldi	r19, 0x00	; 0
     b60:	80 91 2c 02 	lds	r24, 0x022C
     b64:	90 91 2d 02 	lds	r25, 0x022D
     b68:	82 0f       	add	r24, r18
     b6a:	93 1f       	adc	r25, r19
     b6c:	90 93 2d 02 	sts	0x022D, r25
     b70:	80 93 2c 02 	sts	0x022C, r24

	i++;
     b74:	80 91 2e 02 	lds	r24, 0x022E
     b78:	90 91 2f 02 	lds	r25, 0x022F
     b7c:	01 96       	adiw	r24, 0x01	; 1
     b7e:	90 93 2f 02 	sts	0x022F, r25
     b82:	80 93 2e 02 	sts	0x022E, r24
	if (i >= mean){		
     b86:	20 91 2e 02 	lds	r18, 0x022E
     b8a:	30 91 2f 02 	lds	r19, 0x022F
     b8e:	80 91 16 01 	lds	r24, 0x0116
     b92:	90 91 17 01 	lds	r25, 0x0117
     b96:	28 17       	cp	r18, r24
     b98:	39 07       	cpc	r19, r25
     b9a:	0c f4       	brge	.+2      	; 0xb9e <adc_interrupt+0x50>
     b9c:	4a c0       	rjmp	.+148    	; 0xc32 <adc_interrupt+0xe4>

		if ((ir_blocked == 1) && (value > 6*mean)){
     b9e:	80 91 26 02 	lds	r24, 0x0226
     ba2:	90 91 27 02 	lds	r25, 0x0227
     ba6:	81 30       	cpi	r24, 0x01	; 1
     ba8:	91 05       	cpc	r25, r1
     baa:	c1 f4       	brne	.+48     	; 0xbdc <adc_interrupt+0x8e>
     bac:	20 91 16 01 	lds	r18, 0x0116
     bb0:	30 91 17 01 	lds	r19, 0x0117
     bb4:	c9 01       	movw	r24, r18
     bb6:	88 0f       	add	r24, r24
     bb8:	99 1f       	adc	r25, r25
     bba:	82 0f       	add	r24, r18
     bbc:	93 1f       	adc	r25, r19
     bbe:	88 0f       	add	r24, r24
     bc0:	99 1f       	adc	r25, r25
     bc2:	9c 01       	movw	r18, r24
     bc4:	80 91 2c 02 	lds	r24, 0x022C
     bc8:	90 91 2d 02 	lds	r25, 0x022D
     bcc:	28 17       	cp	r18, r24
     bce:	39 07       	cpc	r19, r25
     bd0:	2c f4       	brge	.+10     	; 0xbdc <adc_interrupt+0x8e>
			ir_blocked = 0;			
     bd2:	10 92 27 02 	sts	0x0227, r1
     bd6:	10 92 26 02 	sts	0x0226, r1
     bda:	23 c0       	rjmp	.+70     	; 0xc22 <adc_interrupt+0xd4>
		}
		else if ((ir_blocked == 0) && (value < 2*mean)){
     bdc:	80 91 26 02 	lds	r24, 0x0226
     be0:	90 91 27 02 	lds	r25, 0x0227
     be4:	00 97       	sbiw	r24, 0x00	; 0
     be6:	e9 f4       	brne	.+58     	; 0xc22 <adc_interrupt+0xd4>
     be8:	80 91 16 01 	lds	r24, 0x0116
     bec:	90 91 17 01 	lds	r25, 0x0117
     bf0:	9c 01       	movw	r18, r24
     bf2:	22 0f       	add	r18, r18
     bf4:	33 1f       	adc	r19, r19
     bf6:	80 91 2c 02 	lds	r24, 0x022C
     bfa:	90 91 2d 02 	lds	r25, 0x022D
     bfe:	82 17       	cp	r24, r18
     c00:	93 07       	cpc	r25, r19
     c02:	7c f4       	brge	.+30     	; 0xc22 <adc_interrupt+0xd4>
			ir_blocked = 1;
     c04:	81 e0       	ldi	r24, 0x01	; 1
     c06:	90 e0       	ldi	r25, 0x00	; 0
     c08:	90 93 27 02 	sts	0x0227, r25
     c0c:	80 93 26 02 	sts	0x0226, r24
			//if (scoring_enabled)
				score++;
     c10:	80 91 28 02 	lds	r24, 0x0228
     c14:	90 91 29 02 	lds	r25, 0x0229
     c18:	01 96       	adiw	r24, 0x01	; 1
     c1a:	90 93 29 02 	sts	0x0229, r25
     c1e:	80 93 28 02 	sts	0x0228, r24
			//scoring_enabled = 0;
		}

		value = 0;
     c22:	10 92 2d 02 	sts	0x022D, r1
     c26:	10 92 2c 02 	sts	0x022C, r1
		i = 0;
     c2a:	10 92 2f 02 	sts	0x022F, r1
     c2e:	10 92 2e 02 	sts	0x022E, r1
	}
}
     c32:	cf 91       	pop	r28
     c34:	df 91       	pop	r29
     c36:	08 95       	ret

00000c38 <solenoid_init>:
#include "solenoid.h"
#include "settings.h"
#include <util/delay.h>
#include <avr/io.h>

void solenoid_init(){
     c38:	df 93       	push	r29
     c3a:	cf 93       	push	r28
     c3c:	cd b7       	in	r28, 0x3d	; 61
     c3e:	de b7       	in	r29, 0x3e	; 62
	//PF1 out
	PORTF |= 0b00000010;
     c40:	a2 e6       	ldi	r26, 0x62	; 98
     c42:	b0 e0       	ldi	r27, 0x00	; 0
     c44:	e2 e6       	ldi	r30, 0x62	; 98
     c46:	f0 e0       	ldi	r31, 0x00	; 0
     c48:	80 81       	ld	r24, Z
     c4a:	82 60       	ori	r24, 0x02	; 2
     c4c:	8c 93       	st	X, r24
	DDRF |= 0b00000010;	
     c4e:	a1 e6       	ldi	r26, 0x61	; 97
     c50:	b0 e0       	ldi	r27, 0x00	; 0
     c52:	e1 e6       	ldi	r30, 0x61	; 97
     c54:	f0 e0       	ldi	r31, 0x00	; 0
     c56:	80 81       	ld	r24, Z
     c58:	82 60       	ori	r24, 0x02	; 2
     c5a:	8c 93       	st	X, r24
}
     c5c:	cf 91       	pop	r28
     c5e:	df 91       	pop	r29
     c60:	08 95       	ret

00000c62 <trig_solenoid>:

void trig_solenoid(){
     c62:	df 93       	push	r29
     c64:	cf 93       	push	r28
     c66:	cd b7       	in	r28, 0x3d	; 61
     c68:	de b7       	in	r29, 0x3e	; 62
     c6a:	2e 97       	sbiw	r28, 0x0e	; 14
     c6c:	0f b6       	in	r0, 0x3f	; 63
     c6e:	f8 94       	cli
     c70:	de bf       	out	0x3e, r29	; 62
     c72:	0f be       	out	0x3f, r0	; 63
     c74:	cd bf       	out	0x3d, r28	; 61
	PORTF &= 0b11111101;
     c76:	a2 e6       	ldi	r26, 0x62	; 98
     c78:	b0 e0       	ldi	r27, 0x00	; 0
     c7a:	e2 e6       	ldi	r30, 0x62	; 98
     c7c:	f0 e0       	ldi	r31, 0x00	; 0
     c7e:	80 81       	ld	r24, Z
     c80:	8d 7f       	andi	r24, 0xFD	; 253
     c82:	8c 93       	st	X, r24
     c84:	80 e0       	ldi	r24, 0x00	; 0
     c86:	90 e0       	ldi	r25, 0x00	; 0
     c88:	a0 e7       	ldi	r26, 0x70	; 112
     c8a:	b1 e4       	ldi	r27, 0x41	; 65
     c8c:	8b 87       	std	Y+11, r24	; 0x0b
     c8e:	9c 87       	std	Y+12, r25	; 0x0c
     c90:	ad 87       	std	Y+13, r26	; 0x0d
     c92:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     c94:	6b 85       	ldd	r22, Y+11	; 0x0b
     c96:	7c 85       	ldd	r23, Y+12	; 0x0c
     c98:	8d 85       	ldd	r24, Y+13	; 0x0d
     c9a:	9e 85       	ldd	r25, Y+14	; 0x0e
     c9c:	20 e0       	ldi	r18, 0x00	; 0
     c9e:	30 e0       	ldi	r19, 0x00	; 0
     ca0:	4a ef       	ldi	r20, 0xFA	; 250
     ca2:	54 e4       	ldi	r21, 0x44	; 68
     ca4:	0e 94 e4 0b 	call	0x17c8	; 0x17c8 <__mulsf3>
     ca8:	dc 01       	movw	r26, r24
     caa:	cb 01       	movw	r24, r22
     cac:	8f 83       	std	Y+7, r24	; 0x07
     cae:	98 87       	std	Y+8, r25	; 0x08
     cb0:	a9 87       	std	Y+9, r26	; 0x09
     cb2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     cb4:	6f 81       	ldd	r22, Y+7	; 0x07
     cb6:	78 85       	ldd	r23, Y+8	; 0x08
     cb8:	89 85       	ldd	r24, Y+9	; 0x09
     cba:	9a 85       	ldd	r25, Y+10	; 0x0a
     cbc:	20 e0       	ldi	r18, 0x00	; 0
     cbe:	30 e0       	ldi	r19, 0x00	; 0
     cc0:	40 e8       	ldi	r20, 0x80	; 128
     cc2:	5f e3       	ldi	r21, 0x3F	; 63
     cc4:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <__ltsf2>
     cc8:	88 23       	and	r24, r24
     cca:	2c f4       	brge	.+10     	; 0xcd6 <trig_solenoid+0x74>
		__ticks = 1;
     ccc:	81 e0       	ldi	r24, 0x01	; 1
     cce:	90 e0       	ldi	r25, 0x00	; 0
     cd0:	9e 83       	std	Y+6, r25	; 0x06
     cd2:	8d 83       	std	Y+5, r24	; 0x05
     cd4:	3f c0       	rjmp	.+126    	; 0xd54 <trig_solenoid+0xf2>
	else if (__tmp > 65535)
     cd6:	6f 81       	ldd	r22, Y+7	; 0x07
     cd8:	78 85       	ldd	r23, Y+8	; 0x08
     cda:	89 85       	ldd	r24, Y+9	; 0x09
     cdc:	9a 85       	ldd	r25, Y+10	; 0x0a
     cde:	20 e0       	ldi	r18, 0x00	; 0
     ce0:	3f ef       	ldi	r19, 0xFF	; 255
     ce2:	4f e7       	ldi	r20, 0x7F	; 127
     ce4:	57 e4       	ldi	r21, 0x47	; 71
     ce6:	0e 94 8a 0d 	call	0x1b14	; 0x1b14 <__gtsf2>
     cea:	18 16       	cp	r1, r24
     cec:	4c f5       	brge	.+82     	; 0xd40 <trig_solenoid+0xde>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     cee:	6b 85       	ldd	r22, Y+11	; 0x0b
     cf0:	7c 85       	ldd	r23, Y+12	; 0x0c
     cf2:	8d 85       	ldd	r24, Y+13	; 0x0d
     cf4:	9e 85       	ldd	r25, Y+14	; 0x0e
     cf6:	20 e0       	ldi	r18, 0x00	; 0
     cf8:	30 e0       	ldi	r19, 0x00	; 0
     cfa:	40 e2       	ldi	r20, 0x20	; 32
     cfc:	51 e4       	ldi	r21, 0x41	; 65
     cfe:	0e 94 e4 0b 	call	0x17c8	; 0x17c8 <__mulsf3>
     d02:	dc 01       	movw	r26, r24
     d04:	cb 01       	movw	r24, r22
     d06:	bc 01       	movw	r22, r24
     d08:	cd 01       	movw	r24, r26
     d0a:	0e 94 0e 0a 	call	0x141c	; 0x141c <__fixunssfsi>
     d0e:	dc 01       	movw	r26, r24
     d10:	cb 01       	movw	r24, r22
     d12:	9e 83       	std	Y+6, r25	; 0x06
     d14:	8d 83       	std	Y+5, r24	; 0x05
     d16:	0f c0       	rjmp	.+30     	; 0xd36 <trig_solenoid+0xd4>
     d18:	88 ec       	ldi	r24, 0xC8	; 200
     d1a:	90 e0       	ldi	r25, 0x00	; 0
     d1c:	9c 83       	std	Y+4, r25	; 0x04
     d1e:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     d20:	8b 81       	ldd	r24, Y+3	; 0x03
     d22:	9c 81       	ldd	r25, Y+4	; 0x04
     d24:	01 97       	sbiw	r24, 0x01	; 1
     d26:	f1 f7       	brne	.-4      	; 0xd24 <trig_solenoid+0xc2>
     d28:	9c 83       	std	Y+4, r25	; 0x04
     d2a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     d2c:	8d 81       	ldd	r24, Y+5	; 0x05
     d2e:	9e 81       	ldd	r25, Y+6	; 0x06
     d30:	01 97       	sbiw	r24, 0x01	; 1
     d32:	9e 83       	std	Y+6, r25	; 0x06
     d34:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     d36:	8d 81       	ldd	r24, Y+5	; 0x05
     d38:	9e 81       	ldd	r25, Y+6	; 0x06
     d3a:	00 97       	sbiw	r24, 0x00	; 0
     d3c:	69 f7       	brne	.-38     	; 0xd18 <trig_solenoid+0xb6>
     d3e:	14 c0       	rjmp	.+40     	; 0xd68 <trig_solenoid+0x106>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     d40:	6f 81       	ldd	r22, Y+7	; 0x07
     d42:	78 85       	ldd	r23, Y+8	; 0x08
     d44:	89 85       	ldd	r24, Y+9	; 0x09
     d46:	9a 85       	ldd	r25, Y+10	; 0x0a
     d48:	0e 94 0e 0a 	call	0x141c	; 0x141c <__fixunssfsi>
     d4c:	dc 01       	movw	r26, r24
     d4e:	cb 01       	movw	r24, r22
     d50:	9e 83       	std	Y+6, r25	; 0x06
     d52:	8d 83       	std	Y+5, r24	; 0x05
     d54:	8d 81       	ldd	r24, Y+5	; 0x05
     d56:	9e 81       	ldd	r25, Y+6	; 0x06
     d58:	9a 83       	std	Y+2, r25	; 0x02
     d5a:	89 83       	std	Y+1, r24	; 0x01
     d5c:	89 81       	ldd	r24, Y+1	; 0x01
     d5e:	9a 81       	ldd	r25, Y+2	; 0x02
     d60:	01 97       	sbiw	r24, 0x01	; 1
     d62:	f1 f7       	brne	.-4      	; 0xd60 <trig_solenoid+0xfe>
     d64:	9a 83       	std	Y+2, r25	; 0x02
     d66:	89 83       	std	Y+1, r24	; 0x01
	//_delay_ms(3);
	_delay_ms(15);
	PORTF |= 0b00000010;
     d68:	a2 e6       	ldi	r26, 0x62	; 98
     d6a:	b0 e0       	ldi	r27, 0x00	; 0
     d6c:	e2 e6       	ldi	r30, 0x62	; 98
     d6e:	f0 e0       	ldi	r31, 0x00	; 0
     d70:	80 81       	ld	r24, Z
     d72:	82 60       	ori	r24, 0x02	; 2
     d74:	8c 93       	st	X, r24
}
     d76:	2e 96       	adiw	r28, 0x0e	; 14
     d78:	0f b6       	in	r0, 0x3f	; 63
     d7a:	f8 94       	cli
     d7c:	de bf       	out	0x3e, r29	; 62
     d7e:	0f be       	out	0x3f, r0	; 63
     d80:	cd bf       	out	0x3d, r28	; 61
     d82:	cf 91       	pop	r28
     d84:	df 91       	pop	r29
     d86:	08 95       	ret

00000d88 <motor_init>:
#define I 0.1
#define ANTI_WIND_UP 127.

int position_ref = 0;

void motor_init(){
     d88:	df 93       	push	r29
     d8a:	cf 93       	push	r28
     d8c:	cd b7       	in	r28, 0x3d	; 61
     d8e:	de b7       	in	r29, 0x3e	; 62
     d90:	28 97       	sbiw	r28, 0x08	; 8
     d92:	0f b6       	in	r0, 0x3f	; 63
     d94:	f8 94       	cli
     d96:	de bf       	out	0x3e, r29	; 62
     d98:	0f be       	out	0x3f, r0	; 63
     d9a:	cd bf       	out	0x3d, r28	; 61
	position_ref = 0;
     d9c:	10 92 31 02 	sts	0x0231, r1
     da0:	10 92 30 02 	sts	0x0230, r1

	//initialize timer for motor regulator
	//no output, Fast PWN, top in OCR3A
	TCCR3A = 0b00000011;
     da4:	eb e8       	ldi	r30, 0x8B	; 139
     da6:	f0 e0       	ldi	r31, 0x00	; 0
     da8:	83 e0       	ldi	r24, 0x03	; 3
     daa:	80 83       	st	Z, r24
	//no noise reduction or capturing, Fast PWN, top in OCR3A, FOSC/1024
	TCCR3B = 0b00011101;
     dac:	ea e8       	ldi	r30, 0x8A	; 138
     dae:	f0 e0       	ldi	r31, 0x00	; 0
     db0:	8d e1       	ldi	r24, 0x1D	; 29
     db2:	80 83       	st	Z, r24

	//Number to count to (here 40 ms, max 40-something)
	long long int count = 40*FOSC/(1000*1024);
     db4:	84 e2       	ldi	r24, 0x24	; 36
     db6:	89 83       	std	Y+1, r24	; 0x01
     db8:	8d ec       	ldi	r24, 0xCD	; 205
     dba:	8a 83       	std	Y+2, r24	; 0x02
     dbc:	8f ef       	ldi	r24, 0xFF	; 255
     dbe:	8b 83       	std	Y+3, r24	; 0x03
     dc0:	8f ef       	ldi	r24, 0xFF	; 255
     dc2:	8c 83       	std	Y+4, r24	; 0x04
     dc4:	8f ef       	ldi	r24, 0xFF	; 255
     dc6:	8d 83       	std	Y+5, r24	; 0x05
     dc8:	8f ef       	ldi	r24, 0xFF	; 255
     dca:	8e 83       	std	Y+6, r24	; 0x06
     dcc:	8f ef       	ldi	r24, 0xFF	; 255
     dce:	8f 83       	std	Y+7, r24	; 0x07
     dd0:	8f ef       	ldi	r24, 0xFF	; 255
     dd2:	88 87       	std	Y+8, r24	; 0x08

	OCR3A = (uint8_t) count;
     dd4:	e6 e8       	ldi	r30, 0x86	; 134
     dd6:	f0 e0       	ldi	r31, 0x00	; 0
     dd8:	89 81       	ldd	r24, Y+1	; 0x01
     dda:	88 2f       	mov	r24, r24
     ddc:	90 e0       	ldi	r25, 0x00	; 0
     dde:	91 83       	std	Z+1, r25	; 0x01
     de0:	80 83       	st	Z, r24
	
	//Enable interrupt on timer
	ETIMSK |= (1<<OCIE3A);
     de2:	ad e7       	ldi	r26, 0x7D	; 125
     de4:	b0 e0       	ldi	r27, 0x00	; 0
     de6:	ed e7       	ldi	r30, 0x7D	; 125
     de8:	f0 e0       	ldi	r31, 0x00	; 0
     dea:	80 81       	ld	r24, Z
     dec:	80 61       	ori	r24, 0x10	; 16
     dee:	8c 93       	st	X, r24

	//set up TWI
	TWI_Master_Initialise();
     df0:	0e 94 9b 08 	call	0x1136	; 0x1136 <TWI_Master_Initialise>

	//set up PortA/MJ1

	
	DDRA = 0xff;//output
     df4:	ea e3       	ldi	r30, 0x3A	; 58
     df6:	f0 e0       	ldi	r31, 0x00	; 0
     df8:	8f ef       	ldi	r24, 0xFF	; 255
     dfa:	80 83       	st	Z, r24
	PORTA |= (1<<KVAD_OE) | (1<<KVAD_RST); //active low variables set high
     dfc:	ab e3       	ldi	r26, 0x3B	; 59
     dfe:	b0 e0       	ldi	r27, 0x00	; 0
     e00:	eb e3       	ldi	r30, 0x3B	; 59
     e02:	f0 e0       	ldi	r31, 0x00	; 0
     e04:	80 81       	ld	r24, Z
     e06:	8c 60       	ori	r24, 0x0C	; 12
     e08:	8c 93       	st	X, r24
	
	//set up PortC/MJ2

	DDRC = 0x0;//input
     e0a:	e4 e3       	ldi	r30, 0x34	; 52
     e0c:	f0 e0       	ldi	r31, 0x00	; 0
     e0e:	10 82       	st	Z, r1
	PORTC = 0x00;
     e10:	e5 e3       	ldi	r30, 0x35	; 53
     e12:	f0 e0       	ldi	r31, 0x00	; 0
     e14:	10 82       	st	Z, r1


	//reset kvadraturteller
	PORTA &= ~(1<<KVAD_RST); 
     e16:	ab e3       	ldi	r26, 0x3B	; 59
     e18:	b0 e0       	ldi	r27, 0x00	; 0
     e1a:	eb e3       	ldi	r30, 0x3B	; 59
     e1c:	f0 e0       	ldi	r31, 0x00	; 0
     e1e:	80 81       	ld	r24, Z
     e20:	87 7f       	andi	r24, 0xF7	; 247
     e22:	8c 93       	st	X, r24
	PORTA |= (1<<KVAD_RST);	
     e24:	ab e3       	ldi	r26, 0x3B	; 59
     e26:	b0 e0       	ldi	r27, 0x00	; 0
     e28:	eb e3       	ldi	r30, 0x3B	; 59
     e2a:	f0 e0       	ldi	r31, 0x00	; 0
     e2c:	80 81       	ld	r24, Z
     e2e:	88 60       	ori	r24, 0x08	; 8
     e30:	8c 93       	st	X, r24

}
     e32:	28 96       	adiw	r28, 0x08	; 8
     e34:	0f b6       	in	r0, 0x3f	; 63
     e36:	f8 94       	cli
     e38:	de bf       	out	0x3e, r29	; 62
     e3a:	0f be       	out	0x3f, r0	; 63
     e3c:	cd bf       	out	0x3d, r28	; 61
     e3e:	cf 91       	pop	r28
     e40:	df 91       	pop	r29
     e42:	08 95       	ret

00000e44 <motor_reset>:

void motor_reset(){
     e44:	df 93       	push	r29
     e46:	cf 93       	push	r28
     e48:	cd b7       	in	r28, 0x3d	; 61
     e4a:	de b7       	in	r29, 0x3e	; 62

}
     e4c:	cf 91       	pop	r28
     e4e:	df 91       	pop	r29
     e50:	08 95       	ret

00000e52 <motor_set_input>:

void motor_set_input(int8_t output){
     e52:	df 93       	push	r29
     e54:	cf 93       	push	r28
     e56:	0f 92       	push	r0
     e58:	cd b7       	in	r28, 0x3d	; 61
     e5a:	de b7       	in	r29, 0x3e	; 62
     e5c:	89 83       	std	Y+1, r24	; 0x01
		msg[2] = (char)(-output*2)-1;
		PORTA |= (1<<MOTOR_DIR);
		}

	TWI_Start_Transceiver_With_Data(msg, (unsigned char)3 );*/
}
     e5e:	0f 90       	pop	r0
     e60:	cf 91       	pop	r28
     e62:	df 91       	pop	r29
     e64:	08 95       	ret

00000e66 <motor_get_position>:

int8_t motor_get_position(){
     e66:	df 93       	push	r29
     e68:	cf 93       	push	r28
     e6a:	00 d0       	rcall	.+0      	; 0xe6c <motor_get_position+0x6>
     e6c:	cd b7       	in	r28, 0x3d	; 61
     e6e:	de b7       	in	r29, 0x3e	; 62
	static long long int position_12_bits = 0;
	int value_read;

	PORTA &= ~(1<<KVAD_OE);
     e70:	ab e3       	ldi	r26, 0x3B	; 59
     e72:	b0 e0       	ldi	r27, 0x00	; 0
     e74:	eb e3       	ldi	r30, 0x3B	; 59
     e76:	f0 e0       	ldi	r31, 0x00	; 0
     e78:	80 81       	ld	r24, Z
     e7a:	8b 7f       	andi	r24, 0xFB	; 251
     e7c:	8c 93       	st	X, r24
	PORTA &= ~(1<<KVAD_SEL); //!OE and SEL set low
     e7e:	ab e3       	ldi	r26, 0x3B	; 59
     e80:	b0 e0       	ldi	r27, 0x00	; 0
     e82:	eb e3       	ldi	r30, 0x3B	; 59
     e84:	f0 e0       	ldi	r31, 0x00	; 0
     e86:	80 81       	ld	r24, Z
     e88:	8f 7e       	andi	r24, 0xEF	; 239
     e8a:	8c 93       	st	X, r24
	...
	asm("nop");
	asm("nop");
	asm("nop");
	asm("nop");

	value_read = ((int)PINC<<8); //read highest byte
     e94:	e3 e3       	ldi	r30, 0x33	; 51
     e96:	f0 e0       	ldi	r31, 0x00	; 0
     e98:	80 81       	ld	r24, Z
     e9a:	88 2f       	mov	r24, r24
     e9c:	90 e0       	ldi	r25, 0x00	; 0
     e9e:	98 2f       	mov	r25, r24
     ea0:	88 27       	eor	r24, r24
     ea2:	9a 83       	std	Y+2, r25	; 0x02
     ea4:	89 83       	std	Y+1, r24	; 0x01

	PORTA |= (1<<KVAD_SEL); //SEL high
     ea6:	ab e3       	ldi	r26, 0x3B	; 59
     ea8:	b0 e0       	ldi	r27, 0x00	; 0
     eaa:	eb e3       	ldi	r30, 0x3B	; 59
     eac:	f0 e0       	ldi	r31, 0x00	; 0
     eae:	80 81       	ld	r24, Z
     eb0:	80 61       	ori	r24, 0x10	; 16
     eb2:	8c 93       	st	X, r24
	...
	asm("nop");
	asm("nop");
	asm("nop");

	//sign-extend value_read with the MSB of the 12-bit value
	if ((value_read>>11) && 1){
     ebc:	89 81       	ldd	r24, Y+1	; 0x01
     ebe:	9a 81       	ldd	r25, Y+2	; 0x02
     ec0:	80 e2       	ldi	r24, 0x20	; 32
     ec2:	98 02       	muls	r25, r24
     ec4:	81 2d       	mov	r24, r1
     ec6:	99 0b       	sbc	r25, r25
     ec8:	11 24       	eor	r1, r1
     eca:	00 97       	sbiw	r24, 0x00	; 0
     ecc:	89 f0       	breq	.+34     	; 0xef0 <motor_get_position+0x8a>
		value_read |= 0xF000; //negative value, fill with 1's
     ece:	89 81       	ldd	r24, Y+1	; 0x01
     ed0:	9a 81       	ldd	r25, Y+2	; 0x02
     ed2:	90 6f       	ori	r25, 0xF0	; 240
     ed4:	9a 83       	std	Y+2, r25	; 0x02
     ed6:	89 83       	std	Y+1, r24	; 0x01
		value_read -= (unsigned char)PINC; //read and add lowest byte
     ed8:	e3 e3       	ldi	r30, 0x33	; 51
     eda:	f0 e0       	ldi	r31, 0x00	; 0
     edc:	80 81       	ld	r24, Z
     ede:	28 2f       	mov	r18, r24
     ee0:	30 e0       	ldi	r19, 0x00	; 0
     ee2:	89 81       	ldd	r24, Y+1	; 0x01
     ee4:	9a 81       	ldd	r25, Y+2	; 0x02
     ee6:	82 1b       	sub	r24, r18
     ee8:	93 0b       	sbc	r25, r19
     eea:	9a 83       	std	Y+2, r25	; 0x02
     eec:	89 83       	std	Y+1, r24	; 0x01
     eee:	10 c0       	rjmp	.+32     	; 0xf10 <motor_get_position+0xaa>
	}else{
		value_read &= 0x0FFF; //positive value, fill with 0's
     ef0:	89 81       	ldd	r24, Y+1	; 0x01
     ef2:	9a 81       	ldd	r25, Y+2	; 0x02
     ef4:	9f 70       	andi	r25, 0x0F	; 15
     ef6:	9a 83       	std	Y+2, r25	; 0x02
     ef8:	89 83       	std	Y+1, r24	; 0x01
		value_read += (unsigned char)PINC; //read and add lowest byte
     efa:	e3 e3       	ldi	r30, 0x33	; 51
     efc:	f0 e0       	ldi	r31, 0x00	; 0
     efe:	80 81       	ld	r24, Z
     f00:	28 2f       	mov	r18, r24
     f02:	30 e0       	ldi	r19, 0x00	; 0
     f04:	89 81       	ldd	r24, Y+1	; 0x01
     f06:	9a 81       	ldd	r25, Y+2	; 0x02
     f08:	82 0f       	add	r24, r18
     f0a:	93 1f       	adc	r25, r19
     f0c:	9a 83       	std	Y+2, r25	; 0x02
     f0e:	89 83       	std	Y+1, r24	; 0x01
	}	

	//reset
	PORTA &= ~(1<<KVAD_RST); 
     f10:	ab e3       	ldi	r26, 0x3B	; 59
     f12:	b0 e0       	ldi	r27, 0x00	; 0
     f14:	eb e3       	ldi	r30, 0x3B	; 59
     f16:	f0 e0       	ldi	r31, 0x00	; 0
     f18:	80 81       	ld	r24, Z
     f1a:	87 7f       	andi	r24, 0xF7	; 247
     f1c:	8c 93       	st	X, r24
	PORTA |= (1<<KVAD_RST);		
     f1e:	ab e3       	ldi	r26, 0x3B	; 59
     f20:	b0 e0       	ldi	r27, 0x00	; 0
     f22:	eb e3       	ldi	r30, 0x3B	; 59
     f24:	f0 e0       	ldi	r31, 0x00	; 0
     f26:	80 81       	ld	r24, Z
     f28:	88 60       	ori	r24, 0x08	; 8
     f2a:	8c 93       	st	X, r24

	PORTA |= (1<<KVAD_OE); //output disable
     f2c:	ab e3       	ldi	r26, 0x3B	; 59
     f2e:	b0 e0       	ldi	r27, 0x00	; 0
     f30:	eb e3       	ldi	r30, 0x3B	; 59
     f32:	f0 e0       	ldi	r31, 0x00	; 0
     f34:	80 81       	ld	r24, Z
     f36:	84 60       	ori	r24, 0x04	; 4
     f38:	8c 93       	st	X, r24
	
	//return (int)((position_12_bits += value_read)>>8);
	return 0;		
     f3a:	80 e0       	ldi	r24, 0x00	; 0
}
     f3c:	0f 90       	pop	r0
     f3e:	0f 90       	pop	r0
     f40:	cf 91       	pop	r28
     f42:	df 91       	pop	r29
     f44:	08 95       	ret

00000f46 <motor_set_reference>:

void motor_set_reference(int8_t ref){
     f46:	df 93       	push	r29
     f48:	cf 93       	push	r28
     f4a:	0f 92       	push	r0
     f4c:	cd b7       	in	r28, 0x3d	; 61
     f4e:	de b7       	in	r29, 0x3e	; 62
     f50:	89 83       	std	Y+1, r24	; 0x01
	position_ref = (int)ref; ////sign-extension?
     f52:	89 81       	ldd	r24, Y+1	; 0x01
     f54:	99 27       	eor	r25, r25
     f56:	87 fd       	sbrc	r24, 7
     f58:	90 95       	com	r25
     f5a:	90 93 31 02 	sts	0x0231, r25
     f5e:	80 93 30 02 	sts	0x0230, r24
}
     f62:	0f 90       	pop	r0
     f64:	cf 91       	pop	r28
     f66:	df 91       	pop	r29
     f68:	08 95       	ret

00000f6a <motor_regulator>:

void motor_regulator() {
     f6a:	0f 93       	push	r16
     f6c:	1f 93       	push	r17
     f6e:	df 93       	push	r29
     f70:	cf 93       	push	r28
     f72:	00 d0       	rcall	.+0      	; 0xf74 <motor_regulator+0xa>
     f74:	00 d0       	rcall	.+0      	; 0xf76 <motor_regulator+0xc>
     f76:	cd b7       	in	r28, 0x3d	; 61
     f78:	de b7       	in	r29, 0x3e	; 62
	float p = 0;
     f7a:	80 e0       	ldi	r24, 0x00	; 0
     f7c:	90 e0       	ldi	r25, 0x00	; 0
     f7e:	a0 e0       	ldi	r26, 0x00	; 0
     f80:	b0 e0       	ldi	r27, 0x00	; 0
     f82:	89 83       	std	Y+1, r24	; 0x01
     f84:	9a 83       	std	Y+2, r25	; 0x02
     f86:	ab 83       	std	Y+3, r26	; 0x03
     f88:	bc 83       	std	Y+4, r27	; 0x04
	static float q = 0;

	//P-part:
	p = (position_ref - motor_get_position())*P;
     f8a:	00 91 30 02 	lds	r16, 0x0230
     f8e:	10 91 31 02 	lds	r17, 0x0231
     f92:	0e 94 33 07 	call	0xe66	; 0xe66 <motor_get_position>
     f96:	99 27       	eor	r25, r25
     f98:	87 fd       	sbrc	r24, 7
     f9a:	90 95       	com	r25
     f9c:	98 01       	movw	r18, r16
     f9e:	28 1b       	sub	r18, r24
     fa0:	39 0b       	sbc	r19, r25
     fa2:	c9 01       	movw	r24, r18
     fa4:	aa 27       	eor	r26, r26
     fa6:	97 fd       	sbrc	r25, 7
     fa8:	a0 95       	com	r26
     faa:	ba 2f       	mov	r27, r26
     fac:	bc 01       	movw	r22, r24
     fae:	cd 01       	movw	r24, r26
     fb0:	0e 94 1a 0e 	call	0x1c34	; 0x1c34 <__floatsisf>
     fb4:	dc 01       	movw	r26, r24
     fb6:	cb 01       	movw	r24, r22
     fb8:	89 83       	std	Y+1, r24	; 0x01
     fba:	9a 83       	std	Y+2, r25	; 0x02
     fbc:	ab 83       	std	Y+3, r26	; 0x03
     fbe:	bc 83       	std	Y+4, r27	; 0x04
	
	//I-part
	q += (position_ref - motor_get_position())*I;
     fc0:	00 91 30 02 	lds	r16, 0x0230
     fc4:	10 91 31 02 	lds	r17, 0x0231
     fc8:	0e 94 33 07 	call	0xe66	; 0xe66 <motor_get_position>
     fcc:	99 27       	eor	r25, r25
     fce:	87 fd       	sbrc	r24, 7
     fd0:	90 95       	com	r25
     fd2:	98 01       	movw	r18, r16
     fd4:	28 1b       	sub	r18, r24
     fd6:	39 0b       	sbc	r19, r25
     fd8:	c9 01       	movw	r24, r18
     fda:	aa 27       	eor	r26, r26
     fdc:	97 fd       	sbrc	r25, 7
     fde:	a0 95       	com	r26
     fe0:	ba 2f       	mov	r27, r26
     fe2:	bc 01       	movw	r22, r24
     fe4:	cd 01       	movw	r24, r26
     fe6:	0e 94 1a 0e 	call	0x1c34	; 0x1c34 <__floatsisf>
     fea:	dc 01       	movw	r26, r24
     fec:	cb 01       	movw	r24, r22
     fee:	bc 01       	movw	r22, r24
     ff0:	cd 01       	movw	r24, r26
     ff2:	2d ec       	ldi	r18, 0xCD	; 205
     ff4:	3c ec       	ldi	r19, 0xCC	; 204
     ff6:	4c ec       	ldi	r20, 0xCC	; 204
     ff8:	5d e3       	ldi	r21, 0x3D	; 61
     ffa:	0e 94 e4 0b 	call	0x17c8	; 0x17c8 <__mulsf3>
     ffe:	dc 01       	movw	r26, r24
    1000:	cb 01       	movw	r24, r22
    1002:	20 91 3a 02 	lds	r18, 0x023A
    1006:	30 91 3b 02 	lds	r19, 0x023B
    100a:	40 91 3c 02 	lds	r20, 0x023C
    100e:	50 91 3d 02 	lds	r21, 0x023D
    1012:	bc 01       	movw	r22, r24
    1014:	cd 01       	movw	r24, r26
    1016:	0e 94 b7 0b 	call	0x176e	; 0x176e <__addsf3>
    101a:	dc 01       	movw	r26, r24
    101c:	cb 01       	movw	r24, r22
    101e:	80 93 3a 02 	sts	0x023A, r24
    1022:	90 93 3b 02 	sts	0x023B, r25
    1026:	a0 93 3c 02 	sts	0x023C, r26
    102a:	b0 93 3d 02 	sts	0x023D, r27
	//	CAN_send(aa, 0x1F);


	if(p+q > ANTI_WIND_UP)
    102e:	80 91 3a 02 	lds	r24, 0x023A
    1032:	90 91 3b 02 	lds	r25, 0x023B
    1036:	a0 91 3c 02 	lds	r26, 0x023C
    103a:	b0 91 3d 02 	lds	r27, 0x023D
    103e:	bc 01       	movw	r22, r24
    1040:	cd 01       	movw	r24, r26
    1042:	29 81       	ldd	r18, Y+1	; 0x01
    1044:	3a 81       	ldd	r19, Y+2	; 0x02
    1046:	4b 81       	ldd	r20, Y+3	; 0x03
    1048:	5c 81       	ldd	r21, Y+4	; 0x04
    104a:	0e 94 b7 0b 	call	0x176e	; 0x176e <__addsf3>
    104e:	dc 01       	movw	r26, r24
    1050:	cb 01       	movw	r24, r22
    1052:	bc 01       	movw	r22, r24
    1054:	cd 01       	movw	r24, r26
    1056:	20 e0       	ldi	r18, 0x00	; 0
    1058:	30 e0       	ldi	r19, 0x00	; 0
    105a:	4e ef       	ldi	r20, 0xFE	; 254
    105c:	52 e4       	ldi	r21, 0x42	; 66
    105e:	0e 94 8a 0d 	call	0x1b14	; 0x1b14 <__gtsf2>
    1062:	18 16       	cp	r1, r24
    1064:	ac f4       	brge	.+42     	; 0x1090 <motor_regulator+0x126>
		q = ANTI_WIND_UP-p;
    1066:	60 e0       	ldi	r22, 0x00	; 0
    1068:	70 e0       	ldi	r23, 0x00	; 0
    106a:	8e ef       	ldi	r24, 0xFE	; 254
    106c:	92 e4       	ldi	r25, 0x42	; 66
    106e:	29 81       	ldd	r18, Y+1	; 0x01
    1070:	3a 81       	ldd	r19, Y+2	; 0x02
    1072:	4b 81       	ldd	r20, Y+3	; 0x03
    1074:	5c 81       	ldd	r21, Y+4	; 0x04
    1076:	0e 94 86 0b 	call	0x170c	; 0x170c <__subsf3>
    107a:	dc 01       	movw	r26, r24
    107c:	cb 01       	movw	r24, r22
    107e:	80 93 3a 02 	sts	0x023A, r24
    1082:	90 93 3b 02 	sts	0x023B, r25
    1086:	a0 93 3c 02 	sts	0x023C, r26
    108a:	b0 93 3d 02 	sts	0x023D, r27
    108e:	30 c0       	rjmp	.+96     	; 0x10f0 <motor_regulator+0x186>
	else if(p+q < -ANTI_WIND_UP-1)
    1090:	80 91 3a 02 	lds	r24, 0x023A
    1094:	90 91 3b 02 	lds	r25, 0x023B
    1098:	a0 91 3c 02 	lds	r26, 0x023C
    109c:	b0 91 3d 02 	lds	r27, 0x023D
    10a0:	bc 01       	movw	r22, r24
    10a2:	cd 01       	movw	r24, r26
    10a4:	29 81       	ldd	r18, Y+1	; 0x01
    10a6:	3a 81       	ldd	r19, Y+2	; 0x02
    10a8:	4b 81       	ldd	r20, Y+3	; 0x03
    10aa:	5c 81       	ldd	r21, Y+4	; 0x04
    10ac:	0e 94 b7 0b 	call	0x176e	; 0x176e <__addsf3>
    10b0:	dc 01       	movw	r26, r24
    10b2:	cb 01       	movw	r24, r22
    10b4:	bc 01       	movw	r22, r24
    10b6:	cd 01       	movw	r24, r26
    10b8:	20 e0       	ldi	r18, 0x00	; 0
    10ba:	30 e0       	ldi	r19, 0x00	; 0
    10bc:	40 e0       	ldi	r20, 0x00	; 0
    10be:	53 ec       	ldi	r21, 0xC3	; 195
    10c0:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <__ltsf2>
    10c4:	88 23       	and	r24, r24
    10c6:	a4 f4       	brge	.+40     	; 0x10f0 <motor_regulator+0x186>
		q = -ANTI_WIND_UP-1-p;
    10c8:	60 e0       	ldi	r22, 0x00	; 0
    10ca:	70 e0       	ldi	r23, 0x00	; 0
    10cc:	80 e0       	ldi	r24, 0x00	; 0
    10ce:	93 ec       	ldi	r25, 0xC3	; 195
    10d0:	29 81       	ldd	r18, Y+1	; 0x01
    10d2:	3a 81       	ldd	r19, Y+2	; 0x02
    10d4:	4b 81       	ldd	r20, Y+3	; 0x03
    10d6:	5c 81       	ldd	r21, Y+4	; 0x04
    10d8:	0e 94 86 0b 	call	0x170c	; 0x170c <__subsf3>
    10dc:	dc 01       	movw	r26, r24
    10de:	cb 01       	movw	r24, r22
    10e0:	80 93 3a 02 	sts	0x023A, r24
    10e4:	90 93 3b 02 	sts	0x023B, r25
    10e8:	a0 93 3c 02 	sts	0x023C, r26
    10ec:	b0 93 3d 02 	sts	0x023D, r27

	motor_set_input((int8_t)(p + q));
    10f0:	80 91 3a 02 	lds	r24, 0x023A
    10f4:	90 91 3b 02 	lds	r25, 0x023B
    10f8:	a0 91 3c 02 	lds	r26, 0x023C
    10fc:	b0 91 3d 02 	lds	r27, 0x023D
    1100:	bc 01       	movw	r22, r24
    1102:	cd 01       	movw	r24, r26
    1104:	29 81       	ldd	r18, Y+1	; 0x01
    1106:	3a 81       	ldd	r19, Y+2	; 0x02
    1108:	4b 81       	ldd	r20, Y+3	; 0x03
    110a:	5c 81       	ldd	r21, Y+4	; 0x04
    110c:	0e 94 b7 0b 	call	0x176e	; 0x176e <__addsf3>
    1110:	dc 01       	movw	r26, r24
    1112:	cb 01       	movw	r24, r22
    1114:	bc 01       	movw	r22, r24
    1116:	cd 01       	movw	r24, r26
    1118:	0e 94 78 0e 	call	0x1cf0	; 0x1cf0 <__fixsfsi>
    111c:	dc 01       	movw	r26, r24
    111e:	cb 01       	movw	r24, r22
    1120:	0e 94 29 07 	call	0xe52	; 0xe52 <motor_set_input>


}
    1124:	0f 90       	pop	r0
    1126:	0f 90       	pop	r0
    1128:	0f 90       	pop	r0
    112a:	0f 90       	pop	r0
    112c:	cf 91       	pop	r28
    112e:	df 91       	pop	r29
    1130:	1f 91       	pop	r17
    1132:	0f 91       	pop	r16
    1134:	08 95       	ret

00001136 <TWI_Master_Initialise>:
/****************************************************************************
Call this function to set up the TWI master to its initial standby state.
Remember to enable interrupts from the main application after initializing the TWI.
****************************************************************************/
void TWI_Master_Initialise(void)
{
    1136:	df 93       	push	r29
    1138:	cf 93       	push	r28
    113a:	cd b7       	in	r28, 0x3d	; 61
    113c:	de b7       	in	r29, 0x3e	; 62
  TWBR = TWI_TWBR;                                  // Set bit rate register (Baudrate). Defined in header file.
    113e:	e0 e7       	ldi	r30, 0x70	; 112
    1140:	f0 e0       	ldi	r31, 0x00	; 0
    1142:	8c e0       	ldi	r24, 0x0C	; 12
    1144:	80 83       	st	Z, r24
// TWSR = TWI_TWPS;                                  // Not used. Driver presumes prescaler to be 00.
  TWDR = 0xFF;                                      // Default content = SDA released.
    1146:	e3 e7       	ldi	r30, 0x73	; 115
    1148:	f0 e0       	ldi	r31, 0x00	; 0
    114a:	8f ef       	ldi	r24, 0xFF	; 255
    114c:	80 83       	st	Z, r24
  TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins.
    114e:	e4 e7       	ldi	r30, 0x74	; 116
    1150:	f0 e0       	ldi	r31, 0x00	; 0
    1152:	84 e0       	ldi	r24, 0x04	; 4
    1154:	80 83       	st	Z, r24
         (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt.
         (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests.
         (0<<TWWC);                                 //
}    
    1156:	cf 91       	pop	r28
    1158:	df 91       	pop	r29
    115a:	08 95       	ret

0000115c <TWI_Transceiver_Busy>:
    
/****************************************************************************
Call this function to test if the TWI_ISR is busy transmitting.
****************************************************************************/
unsigned char TWI_Transceiver_Busy( void )
{
    115c:	df 93       	push	r29
    115e:	cf 93       	push	r28
    1160:	cd b7       	in	r28, 0x3d	; 61
    1162:	de b7       	in	r29, 0x3e	; 62
  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
    1164:	e4 e7       	ldi	r30, 0x74	; 116
    1166:	f0 e0       	ldi	r31, 0x00	; 0
    1168:	80 81       	ld	r24, Z
    116a:	81 70       	andi	r24, 0x01	; 1
}
    116c:	cf 91       	pop	r28
    116e:	df 91       	pop	r29
    1170:	08 95       	ret

00001172 <TWI_Get_State_Info>:
Call this function to fetch the state information of the previous operation. The function will hold execution (loop)
until the TWI_ISR has completed with the previous operation. If there was an error, then the function 
will return the TWI State code. 
****************************************************************************/
unsigned char TWI_Get_State_Info( void )
{
    1172:	df 93       	push	r29
    1174:	cf 93       	push	r28
    1176:	cd b7       	in	r28, 0x3d	; 61
    1178:	de b7       	in	r29, 0x3e	; 62
  while ( TWI_Transceiver_Busy() );             // Wait until TWI has completed the transmission.
    117a:	0e 94 ae 08 	call	0x115c	; 0x115c <TWI_Transceiver_Busy>
    117e:	88 23       	and	r24, r24
    1180:	e1 f7       	brne	.-8      	; 0x117a <TWI_Get_State_Info+0x8>
  return ( TWI_state );                         // Return error state.
    1182:	80 91 18 01 	lds	r24, 0x0118
}
    1186:	cf 91       	pop	r28
    1188:	df 91       	pop	r29
    118a:	08 95       	ret

0000118c <TWI_Start_Transceiver_With_Data>:
from the slave. Also include how many bytes that should be sent/read including the address byte.
The function will hold execution (loop) until the TWI_ISR has completed with the previous operation,
then initialize the next operation and return.
****************************************************************************/
void TWI_Start_Transceiver_With_Data( unsigned char *msg, unsigned char msgSize )
{
    118c:	df 93       	push	r29
    118e:	cf 93       	push	r28
    1190:	00 d0       	rcall	.+0      	; 0x1192 <TWI_Start_Transceiver_With_Data+0x6>
    1192:	00 d0       	rcall	.+0      	; 0x1194 <TWI_Start_Transceiver_With_Data+0x8>
    1194:	cd b7       	in	r28, 0x3d	; 61
    1196:	de b7       	in	r29, 0x3e	; 62
    1198:	9b 83       	std	Y+3, r25	; 0x03
    119a:	8a 83       	std	Y+2, r24	; 0x02
    119c:	6c 83       	std	Y+4, r22	; 0x04
  unsigned char temp;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
    119e:	0e 94 ae 08 	call	0x115c	; 0x115c <TWI_Transceiver_Busy>
    11a2:	88 23       	and	r24, r24
    11a4:	e1 f7       	brne	.-8      	; 0x119e <TWI_Start_Transceiver_With_Data+0x12>

  TWI_msgSize = msgSize;                        // Number of data to transmit.
    11a6:	8c 81       	ldd	r24, Y+4	; 0x04
    11a8:	80 93 44 02 	sts	0x0244, r24
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
    11ac:	ea 81       	ldd	r30, Y+2	; 0x02
    11ae:	fb 81       	ldd	r31, Y+3	; 0x03
    11b0:	80 81       	ld	r24, Z
    11b2:	80 93 40 02 	sts	0x0240, r24
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
    11b6:	ea 81       	ldd	r30, Y+2	; 0x02
    11b8:	fb 81       	ldd	r31, Y+3	; 0x03
    11ba:	80 81       	ld	r24, Z
    11bc:	88 2f       	mov	r24, r24
    11be:	90 e0       	ldi	r25, 0x00	; 0
    11c0:	81 70       	andi	r24, 0x01	; 1
    11c2:	90 70       	andi	r25, 0x00	; 0
    11c4:	00 97       	sbiw	r24, 0x00	; 0
    11c6:	d1 f4       	brne	.+52     	; 0x11fc <TWI_Start_Transceiver_With_Data+0x70>
  {
    for ( temp = 1; temp < msgSize; temp++ )
    11c8:	81 e0       	ldi	r24, 0x01	; 1
    11ca:	89 83       	std	Y+1, r24	; 0x01
    11cc:	13 c0       	rjmp	.+38     	; 0x11f4 <TWI_Start_Transceiver_With_Data+0x68>
      TWI_buf[ temp ] = msg[ temp ];
    11ce:	89 81       	ldd	r24, Y+1	; 0x01
    11d0:	48 2f       	mov	r20, r24
    11d2:	50 e0       	ldi	r21, 0x00	; 0
    11d4:	89 81       	ldd	r24, Y+1	; 0x01
    11d6:	28 2f       	mov	r18, r24
    11d8:	30 e0       	ldi	r19, 0x00	; 0
    11da:	8a 81       	ldd	r24, Y+2	; 0x02
    11dc:	9b 81       	ldd	r25, Y+3	; 0x03
    11de:	fc 01       	movw	r30, r24
    11e0:	e2 0f       	add	r30, r18
    11e2:	f3 1f       	adc	r31, r19
    11e4:	80 81       	ld	r24, Z
    11e6:	fa 01       	movw	r30, r20
    11e8:	e0 5c       	subi	r30, 0xC0	; 192
    11ea:	fd 4f       	sbci	r31, 0xFD	; 253
    11ec:	80 83       	st	Z, r24

  TWI_msgSize = msgSize;                        // Number of data to transmit.
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
  {
    for ( temp = 1; temp < msgSize; temp++ )
    11ee:	89 81       	ldd	r24, Y+1	; 0x01
    11f0:	8f 5f       	subi	r24, 0xFF	; 255
    11f2:	89 83       	std	Y+1, r24	; 0x01
    11f4:	99 81       	ldd	r25, Y+1	; 0x01
    11f6:	8c 81       	ldd	r24, Y+4	; 0x04
    11f8:	98 17       	cp	r25, r24
    11fa:	48 f3       	brcs	.-46     	; 0x11ce <TWI_Start_Transceiver_With_Data+0x42>
      TWI_buf[ temp ] = msg[ temp ];
  }
  TWI_statusReg.all = 0;      
    11fc:	10 92 3e 02 	sts	0x023E, r1
  TWI_state         = TWI_NO_STATE ;
    1200:	88 ef       	ldi	r24, 0xF8	; 248
    1202:	80 93 18 01 	sts	0x0118, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
    1206:	e4 e7       	ldi	r30, 0x74	; 116
    1208:	f0 e0       	ldi	r31, 0x00	; 0
    120a:	85 ea       	ldi	r24, 0xA5	; 165
    120c:	80 83       	st	Z, r24
         (1<<TWIE)|(1<<TWINT)|                  // Enable TWI Interupt and clear the flag.
         (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|       // Initiate a START condition.
         (0<<TWWC);                             //
}
    120e:	0f 90       	pop	r0
    1210:	0f 90       	pop	r0
    1212:	0f 90       	pop	r0
    1214:	0f 90       	pop	r0
    1216:	cf 91       	pop	r28
    1218:	df 91       	pop	r29
    121a:	08 95       	ret

0000121c <TWI_Start_Transceiver>:
Call this function to resend the last message. The driver will reuse the data previously put in the transceiver buffers.
The function will hold execution (loop) until the TWI_ISR has completed with the previous operation,
then initialize the next operation and return.
****************************************************************************/
void TWI_Start_Transceiver( void )
{
    121c:	df 93       	push	r29
    121e:	cf 93       	push	r28
    1220:	cd b7       	in	r28, 0x3d	; 61
    1222:	de b7       	in	r29, 0x3e	; 62
  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
    1224:	0e 94 ae 08 	call	0x115c	; 0x115c <TWI_Transceiver_Busy>
    1228:	88 23       	and	r24, r24
    122a:	e1 f7       	brne	.-8      	; 0x1224 <TWI_Start_Transceiver+0x8>
  TWI_statusReg.all = 0;      
    122c:	10 92 3e 02 	sts	0x023E, r1
  TWI_state         = TWI_NO_STATE ;
    1230:	88 ef       	ldi	r24, 0xF8	; 248
    1232:	80 93 18 01 	sts	0x0118, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
    1236:	e4 e7       	ldi	r30, 0x74	; 116
    1238:	f0 e0       	ldi	r31, 0x00	; 0
    123a:	85 ea       	ldi	r24, 0xA5	; 165
    123c:	80 83       	st	Z, r24
         (1<<TWIE)|(1<<TWINT)|                  // Enable TWI Interupt and clear the flag.
         (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|       // Initiate a START condition.
         (0<<TWWC);                             //
}
    123e:	cf 91       	pop	r28
    1240:	df 91       	pop	r29
    1242:	08 95       	ret

00001244 <TWI_Get_Data_From_Transceiver>:
requested (including the address field) in the function call. The function will hold execution (loop)
until the TWI_ISR has completed with the previous operation, before reading out the data and returning.
If there was an error in the previous transmission the function will return the TWI error code.
****************************************************************************/
unsigned char TWI_Get_Data_From_Transceiver( unsigned char *msg, unsigned char msgSize )
{
    1244:	df 93       	push	r29
    1246:	cf 93       	push	r28
    1248:	00 d0       	rcall	.+0      	; 0x124a <TWI_Get_Data_From_Transceiver+0x6>
    124a:	00 d0       	rcall	.+0      	; 0x124c <TWI_Get_Data_From_Transceiver+0x8>
    124c:	cd b7       	in	r28, 0x3d	; 61
    124e:	de b7       	in	r29, 0x3e	; 62
    1250:	9b 83       	std	Y+3, r25	; 0x03
    1252:	8a 83       	std	Y+2, r24	; 0x02
    1254:	6c 83       	std	Y+4, r22	; 0x04
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
    1256:	0e 94 ae 08 	call	0x115c	; 0x115c <TWI_Transceiver_Busy>
    125a:	88 23       	and	r24, r24
    125c:	e1 f7       	brne	.-8      	; 0x1256 <TWI_Get_Data_From_Transceiver+0x12>

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
    125e:	80 91 3e 02 	lds	r24, 0x023E
    1262:	81 70       	andi	r24, 0x01	; 1
    1264:	88 23       	and	r24, r24
    1266:	c9 f0       	breq	.+50     	; 0x129a <TWI_Get_Data_From_Transceiver+0x56>
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
    1268:	19 82       	std	Y+1, r1	; 0x01
    126a:	13 c0       	rjmp	.+38     	; 0x1292 <TWI_Get_Data_From_Transceiver+0x4e>
    {
      msg[ i ] = TWI_buf[ i ];
    126c:	89 81       	ldd	r24, Y+1	; 0x01
    126e:	28 2f       	mov	r18, r24
    1270:	30 e0       	ldi	r19, 0x00	; 0
    1272:	8a 81       	ldd	r24, Y+2	; 0x02
    1274:	9b 81       	ldd	r25, Y+3	; 0x03
    1276:	dc 01       	movw	r26, r24
    1278:	a2 0f       	add	r26, r18
    127a:	b3 1f       	adc	r27, r19
    127c:	89 81       	ldd	r24, Y+1	; 0x01
    127e:	88 2f       	mov	r24, r24
    1280:	90 e0       	ldi	r25, 0x00	; 0
    1282:	fc 01       	movw	r30, r24
    1284:	e0 5c       	subi	r30, 0xC0	; 192
    1286:	fd 4f       	sbci	r31, 0xFD	; 253
    1288:	80 81       	ld	r24, Z
    128a:	8c 93       	st	X, r24

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
    128c:	89 81       	ldd	r24, Y+1	; 0x01
    128e:	8f 5f       	subi	r24, 0xFF	; 255
    1290:	89 83       	std	Y+1, r24	; 0x01
    1292:	99 81       	ldd	r25, Y+1	; 0x01
    1294:	8c 81       	ldd	r24, Y+4	; 0x04
    1296:	98 17       	cp	r25, r24
    1298:	48 f3       	brcs	.-46     	; 0x126c <TWI_Get_Data_From_Transceiver+0x28>
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
    129a:	80 91 3e 02 	lds	r24, 0x023E
    129e:	81 70       	andi	r24, 0x01	; 1
}
    12a0:	0f 90       	pop	r0
    12a2:	0f 90       	pop	r0
    12a4:	0f 90       	pop	r0
    12a6:	0f 90       	pop	r0
    12a8:	cf 91       	pop	r28
    12aa:	df 91       	pop	r29
    12ac:	08 95       	ret

000012ae <TWI_interrupt>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
/*#pragma vector=TWI_vect
__interrupt void TWI_ISR(void)*/
void TWI_interrupt(){
    12ae:	df 93       	push	r29
    12b0:	cf 93       	push	r28
    12b2:	00 d0       	rcall	.+0      	; 0x12b4 <TWI_interrupt+0x6>
    12b4:	cd b7       	in	r28, 0x3d	; 61
    12b6:	de b7       	in	r29, 0x3e	; 62
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
    12b8:	e1 e7       	ldi	r30, 0x71	; 113
    12ba:	f0 e0       	ldi	r31, 0x00	; 0
    12bc:	80 81       	ld	r24, Z
    12be:	28 2f       	mov	r18, r24
    12c0:	30 e0       	ldi	r19, 0x00	; 0
    12c2:	3a 83       	std	Y+2, r19	; 0x02
    12c4:	29 83       	std	Y+1, r18	; 0x01
    12c6:	89 81       	ldd	r24, Y+1	; 0x01
    12c8:	9a 81       	ldd	r25, Y+2	; 0x02
    12ca:	88 32       	cpi	r24, 0x28	; 40
    12cc:	91 05       	cpc	r25, r1
    12ce:	a9 f1       	breq	.+106    	; 0x133a <TWI_interrupt+0x8c>
    12d0:	29 81       	ldd	r18, Y+1	; 0x01
    12d2:	3a 81       	ldd	r19, Y+2	; 0x02
    12d4:	29 32       	cpi	r18, 0x29	; 41
    12d6:	31 05       	cpc	r19, r1
    12d8:	84 f4       	brge	.+32     	; 0x12fa <TWI_interrupt+0x4c>
    12da:	89 81       	ldd	r24, Y+1	; 0x01
    12dc:	9a 81       	ldd	r25, Y+2	; 0x02
    12de:	80 31       	cpi	r24, 0x10	; 16
    12e0:	91 05       	cpc	r25, r1
    12e2:	49 f1       	breq	.+82     	; 0x1336 <TWI_interrupt+0x88>
    12e4:	29 81       	ldd	r18, Y+1	; 0x01
    12e6:	3a 81       	ldd	r19, Y+2	; 0x02
    12e8:	28 31       	cpi	r18, 0x18	; 24
    12ea:	31 05       	cpc	r19, r1
    12ec:	31 f1       	breq	.+76     	; 0x133a <TWI_interrupt+0x8c>
    12ee:	89 81       	ldd	r24, Y+1	; 0x01
    12f0:	9a 81       	ldd	r25, Y+2	; 0x02
    12f2:	88 30       	cpi	r24, 0x08	; 8
    12f4:	91 05       	cpc	r25, r1
    12f6:	f9 f0       	breq	.+62     	; 0x1336 <TWI_interrupt+0x88>
    12f8:	83 c0       	rjmp	.+262    	; 0x1400 <TWI_interrupt+0x152>
    12fa:	29 81       	ldd	r18, Y+1	; 0x01
    12fc:	3a 81       	ldd	r19, Y+2	; 0x02
    12fe:	20 34       	cpi	r18, 0x40	; 64
    1300:	31 05       	cpc	r19, r1
    1302:	09 f4       	brne	.+2      	; 0x1306 <TWI_interrupt+0x58>
    1304:	4d c0       	rjmp	.+154    	; 0x13a0 <TWI_interrupt+0xf2>
    1306:	89 81       	ldd	r24, Y+1	; 0x01
    1308:	9a 81       	ldd	r25, Y+2	; 0x02
    130a:	81 34       	cpi	r24, 0x41	; 65
    130c:	91 05       	cpc	r25, r1
    130e:	3c f4       	brge	.+14     	; 0x131e <TWI_interrupt+0x70>
    1310:	29 81       	ldd	r18, Y+1	; 0x01
    1312:	3a 81       	ldd	r19, Y+2	; 0x02
    1314:	28 33       	cpi	r18, 0x38	; 56
    1316:	31 05       	cpc	r19, r1
    1318:	09 f4       	brne	.+2      	; 0x131c <TWI_interrupt+0x6e>
    131a:	6d c0       	rjmp	.+218    	; 0x13f6 <TWI_interrupt+0x148>
    131c:	71 c0       	rjmp	.+226    	; 0x1400 <TWI_interrupt+0x152>
    131e:	89 81       	ldd	r24, Y+1	; 0x01
    1320:	9a 81       	ldd	r25, Y+2	; 0x02
    1322:	80 35       	cpi	r24, 0x50	; 80
    1324:	91 05       	cpc	r25, r1
    1326:	69 f1       	breq	.+90     	; 0x1382 <TWI_interrupt+0xd4>
    1328:	29 81       	ldd	r18, Y+1	; 0x01
    132a:	3a 81       	ldd	r19, Y+2	; 0x02
    132c:	28 35       	cpi	r18, 0x58	; 88
    132e:	31 05       	cpc	r19, r1
    1330:	09 f4       	brne	.+2      	; 0x1334 <TWI_interrupt+0x86>
    1332:	4c c0       	rjmp	.+152    	; 0x13cc <TWI_interrupt+0x11e>
    1334:	65 c0       	rjmp	.+202    	; 0x1400 <TWI_interrupt+0x152>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
    1336:	10 92 3f 02 	sts	0x023F, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
    133a:	90 91 3f 02 	lds	r25, 0x023F
    133e:	80 91 44 02 	lds	r24, 0x0244
    1342:	98 17       	cp	r25, r24
    1344:	a0 f4       	brcc	.+40     	; 0x136e <TWI_interrupt+0xc0>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
    1346:	a3 e7       	ldi	r26, 0x73	; 115
    1348:	b0 e0       	ldi	r27, 0x00	; 0
    134a:	20 91 3f 02 	lds	r18, 0x023F
    134e:	82 2f       	mov	r24, r18
    1350:	90 e0       	ldi	r25, 0x00	; 0
    1352:	fc 01       	movw	r30, r24
    1354:	e0 5c       	subi	r30, 0xC0	; 192
    1356:	fd 4f       	sbci	r31, 0xFD	; 253
    1358:	80 81       	ld	r24, Z
    135a:	8c 93       	st	X, r24
    135c:	82 2f       	mov	r24, r18
    135e:	8f 5f       	subi	r24, 0xFF	; 255
    1360:	80 93 3f 02 	sts	0x023F, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1364:	e4 e7       	ldi	r30, 0x74	; 116
    1366:	f0 e0       	ldi	r31, 0x00	; 0
    1368:	85 e8       	ldi	r24, 0x85	; 133
    136a:	80 83       	st	Z, r24
    136c:	52 c0       	rjmp	.+164    	; 0x1412 <TWI_interrupt+0x164>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    136e:	80 91 3e 02 	lds	r24, 0x023E
    1372:	81 60       	ori	r24, 0x01	; 1
    1374:	80 93 3e 02 	sts	0x023E, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1378:	e4 e7       	ldi	r30, 0x74	; 116
    137a:	f0 e0       	ldi	r31, 0x00	; 0
    137c:	84 e9       	ldi	r24, 0x94	; 148
    137e:	80 83       	st	Z, r24
    1380:	48 c0       	rjmp	.+144    	; 0x1412 <TWI_interrupt+0x164>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
    1382:	30 91 3f 02 	lds	r19, 0x023F
    1386:	83 2f       	mov	r24, r19
    1388:	90 e0       	ldi	r25, 0x00	; 0
    138a:	e3 e7       	ldi	r30, 0x73	; 115
    138c:	f0 e0       	ldi	r31, 0x00	; 0
    138e:	20 81       	ld	r18, Z
    1390:	fc 01       	movw	r30, r24
    1392:	e0 5c       	subi	r30, 0xC0	; 192
    1394:	fd 4f       	sbci	r31, 0xFD	; 253
    1396:	20 83       	st	Z, r18
    1398:	83 2f       	mov	r24, r19
    139a:	8f 5f       	subi	r24, 0xFF	; 255
    139c:	80 93 3f 02 	sts	0x023F, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
    13a0:	80 91 3f 02 	lds	r24, 0x023F
    13a4:	28 2f       	mov	r18, r24
    13a6:	30 e0       	ldi	r19, 0x00	; 0
    13a8:	80 91 44 02 	lds	r24, 0x0244
    13ac:	88 2f       	mov	r24, r24
    13ae:	90 e0       	ldi	r25, 0x00	; 0
    13b0:	01 97       	sbiw	r24, 0x01	; 1
    13b2:	28 17       	cp	r18, r24
    13b4:	39 07       	cpc	r19, r25
    13b6:	2c f4       	brge	.+10     	; 0x13c2 <TWI_interrupt+0x114>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    13b8:	e4 e7       	ldi	r30, 0x74	; 116
    13ba:	f0 e0       	ldi	r31, 0x00	; 0
    13bc:	85 ec       	ldi	r24, 0xC5	; 197
    13be:	80 83       	st	Z, r24
    13c0:	28 c0       	rjmp	.+80     	; 0x1412 <TWI_interrupt+0x164>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    13c2:	e4 e7       	ldi	r30, 0x74	; 116
    13c4:	f0 e0       	ldi	r31, 0x00	; 0
    13c6:	85 e8       	ldi	r24, 0x85	; 133
    13c8:	80 83       	st	Z, r24
    13ca:	23 c0       	rjmp	.+70     	; 0x1412 <TWI_interrupt+0x164>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
    13cc:	80 91 3f 02 	lds	r24, 0x023F
    13d0:	88 2f       	mov	r24, r24
    13d2:	90 e0       	ldi	r25, 0x00	; 0
    13d4:	e3 e7       	ldi	r30, 0x73	; 115
    13d6:	f0 e0       	ldi	r31, 0x00	; 0
    13d8:	20 81       	ld	r18, Z
    13da:	fc 01       	movw	r30, r24
    13dc:	e0 5c       	subi	r30, 0xC0	; 192
    13de:	fd 4f       	sbci	r31, 0xFD	; 253
    13e0:	20 83       	st	Z, r18
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    13e2:	80 91 3e 02 	lds	r24, 0x023E
    13e6:	81 60       	ori	r24, 0x01	; 1
    13e8:	80 93 3e 02 	sts	0x023E, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    13ec:	e4 e7       	ldi	r30, 0x74	; 116
    13ee:	f0 e0       	ldi	r31, 0x00	; 0
    13f0:	84 e9       	ldi	r24, 0x94	; 148
    13f2:	80 83       	st	Z, r24
    13f4:	0e c0       	rjmp	.+28     	; 0x1412 <TWI_interrupt+0x164>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    13f6:	e4 e7       	ldi	r30, 0x74	; 116
    13f8:	f0 e0       	ldi	r31, 0x00	; 0
    13fa:	85 ea       	ldi	r24, 0xA5	; 165
    13fc:	80 83       	st	Z, r24
    13fe:	09 c0       	rjmp	.+18     	; 0x1412 <TWI_interrupt+0x164>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    1400:	e1 e7       	ldi	r30, 0x71	; 113
    1402:	f0 e0       	ldi	r31, 0x00	; 0
    1404:	80 81       	ld	r24, Z
    1406:	80 93 18 01 	sts	0x0118, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    140a:	e4 e7       	ldi	r30, 0x74	; 116
    140c:	f0 e0       	ldi	r31, 0x00	; 0
    140e:	84 e0       	ldi	r24, 0x04	; 4
    1410:	80 83       	st	Z, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
    1412:	0f 90       	pop	r0
    1414:	0f 90       	pop	r0
    1416:	cf 91       	pop	r28
    1418:	df 91       	pop	r29
    141a:	08 95       	ret

0000141c <__fixunssfsi>:
    141c:	ef 92       	push	r14
    141e:	ff 92       	push	r15
    1420:	0f 93       	push	r16
    1422:	1f 93       	push	r17
    1424:	7b 01       	movw	r14, r22
    1426:	8c 01       	movw	r16, r24
    1428:	20 e0       	ldi	r18, 0x00	; 0
    142a:	30 e0       	ldi	r19, 0x00	; 0
    142c:	40 e0       	ldi	r20, 0x00	; 0
    142e:	5f e4       	ldi	r21, 0x4F	; 79
    1430:	0e 94 ba 0d 	call	0x1b74	; 0x1b74 <__gesf2>
    1434:	88 23       	and	r24, r24
    1436:	8c f0       	brlt	.+34     	; 0x145a <__fixunssfsi+0x3e>
    1438:	c8 01       	movw	r24, r16
    143a:	b7 01       	movw	r22, r14
    143c:	20 e0       	ldi	r18, 0x00	; 0
    143e:	30 e0       	ldi	r19, 0x00	; 0
    1440:	40 e0       	ldi	r20, 0x00	; 0
    1442:	5f e4       	ldi	r21, 0x4F	; 79
    1444:	0e 94 86 0b 	call	0x170c	; 0x170c <__subsf3>
    1448:	0e 94 78 0e 	call	0x1cf0	; 0x1cf0 <__fixsfsi>
    144c:	9b 01       	movw	r18, r22
    144e:	ac 01       	movw	r20, r24
    1450:	20 50       	subi	r18, 0x00	; 0
    1452:	30 40       	sbci	r19, 0x00	; 0
    1454:	40 40       	sbci	r20, 0x00	; 0
    1456:	50 48       	sbci	r21, 0x80	; 128
    1458:	06 c0       	rjmp	.+12     	; 0x1466 <__fixunssfsi+0x4a>
    145a:	c8 01       	movw	r24, r16
    145c:	b7 01       	movw	r22, r14
    145e:	0e 94 78 0e 	call	0x1cf0	; 0x1cf0 <__fixsfsi>
    1462:	9b 01       	movw	r18, r22
    1464:	ac 01       	movw	r20, r24
    1466:	b9 01       	movw	r22, r18
    1468:	ca 01       	movw	r24, r20
    146a:	1f 91       	pop	r17
    146c:	0f 91       	pop	r16
    146e:	ff 90       	pop	r15
    1470:	ef 90       	pop	r14
    1472:	08 95       	ret

00001474 <_fpadd_parts>:
    1474:	a0 e0       	ldi	r26, 0x00	; 0
    1476:	b0 e0       	ldi	r27, 0x00	; 0
    1478:	e0 e4       	ldi	r30, 0x40	; 64
    147a:	fa e0       	ldi	r31, 0x0A	; 10
    147c:	0c 94 69 13 	jmp	0x26d2	; 0x26d2 <__prologue_saves__>
    1480:	dc 01       	movw	r26, r24
    1482:	2b 01       	movw	r4, r22
    1484:	fa 01       	movw	r30, r20
    1486:	9c 91       	ld	r25, X
    1488:	92 30       	cpi	r25, 0x02	; 2
    148a:	08 f4       	brcc	.+2      	; 0x148e <_fpadd_parts+0x1a>
    148c:	39 c1       	rjmp	.+626    	; 0x1700 <_fpadd_parts+0x28c>
    148e:	eb 01       	movw	r28, r22
    1490:	88 81       	ld	r24, Y
    1492:	82 30       	cpi	r24, 0x02	; 2
    1494:	08 f4       	brcc	.+2      	; 0x1498 <_fpadd_parts+0x24>
    1496:	33 c1       	rjmp	.+614    	; 0x16fe <_fpadd_parts+0x28a>
    1498:	94 30       	cpi	r25, 0x04	; 4
    149a:	69 f4       	brne	.+26     	; 0x14b6 <_fpadd_parts+0x42>
    149c:	84 30       	cpi	r24, 0x04	; 4
    149e:	09 f0       	breq	.+2      	; 0x14a2 <_fpadd_parts+0x2e>
    14a0:	2f c1       	rjmp	.+606    	; 0x1700 <_fpadd_parts+0x28c>
    14a2:	11 96       	adiw	r26, 0x01	; 1
    14a4:	9c 91       	ld	r25, X
    14a6:	11 97       	sbiw	r26, 0x01	; 1
    14a8:	89 81       	ldd	r24, Y+1	; 0x01
    14aa:	98 17       	cp	r25, r24
    14ac:	09 f4       	brne	.+2      	; 0x14b0 <_fpadd_parts+0x3c>
    14ae:	28 c1       	rjmp	.+592    	; 0x1700 <_fpadd_parts+0x28c>
    14b0:	a9 e1       	ldi	r26, 0x19	; 25
    14b2:	b1 e0       	ldi	r27, 0x01	; 1
    14b4:	25 c1       	rjmp	.+586    	; 0x1700 <_fpadd_parts+0x28c>
    14b6:	84 30       	cpi	r24, 0x04	; 4
    14b8:	09 f4       	brne	.+2      	; 0x14bc <_fpadd_parts+0x48>
    14ba:	21 c1       	rjmp	.+578    	; 0x16fe <_fpadd_parts+0x28a>
    14bc:	82 30       	cpi	r24, 0x02	; 2
    14be:	a9 f4       	brne	.+42     	; 0x14ea <_fpadd_parts+0x76>
    14c0:	92 30       	cpi	r25, 0x02	; 2
    14c2:	09 f0       	breq	.+2      	; 0x14c6 <_fpadd_parts+0x52>
    14c4:	1d c1       	rjmp	.+570    	; 0x1700 <_fpadd_parts+0x28c>
    14c6:	9a 01       	movw	r18, r20
    14c8:	ad 01       	movw	r20, r26
    14ca:	88 e0       	ldi	r24, 0x08	; 8
    14cc:	ea 01       	movw	r28, r20
    14ce:	09 90       	ld	r0, Y+
    14d0:	ae 01       	movw	r20, r28
    14d2:	e9 01       	movw	r28, r18
    14d4:	09 92       	st	Y+, r0
    14d6:	9e 01       	movw	r18, r28
    14d8:	81 50       	subi	r24, 0x01	; 1
    14da:	c1 f7       	brne	.-16     	; 0x14cc <_fpadd_parts+0x58>
    14dc:	e2 01       	movw	r28, r4
    14de:	89 81       	ldd	r24, Y+1	; 0x01
    14e0:	11 96       	adiw	r26, 0x01	; 1
    14e2:	9c 91       	ld	r25, X
    14e4:	89 23       	and	r24, r25
    14e6:	81 83       	std	Z+1, r24	; 0x01
    14e8:	08 c1       	rjmp	.+528    	; 0x16fa <_fpadd_parts+0x286>
    14ea:	92 30       	cpi	r25, 0x02	; 2
    14ec:	09 f4       	brne	.+2      	; 0x14f0 <_fpadd_parts+0x7c>
    14ee:	07 c1       	rjmp	.+526    	; 0x16fe <_fpadd_parts+0x28a>
    14f0:	12 96       	adiw	r26, 0x02	; 2
    14f2:	2d 90       	ld	r2, X+
    14f4:	3c 90       	ld	r3, X
    14f6:	13 97       	sbiw	r26, 0x03	; 3
    14f8:	eb 01       	movw	r28, r22
    14fa:	8a 81       	ldd	r24, Y+2	; 0x02
    14fc:	9b 81       	ldd	r25, Y+3	; 0x03
    14fe:	14 96       	adiw	r26, 0x04	; 4
    1500:	ad 90       	ld	r10, X+
    1502:	bd 90       	ld	r11, X+
    1504:	cd 90       	ld	r12, X+
    1506:	dc 90       	ld	r13, X
    1508:	17 97       	sbiw	r26, 0x07	; 7
    150a:	ec 80       	ldd	r14, Y+4	; 0x04
    150c:	fd 80       	ldd	r15, Y+5	; 0x05
    150e:	0e 81       	ldd	r16, Y+6	; 0x06
    1510:	1f 81       	ldd	r17, Y+7	; 0x07
    1512:	91 01       	movw	r18, r2
    1514:	28 1b       	sub	r18, r24
    1516:	39 0b       	sbc	r19, r25
    1518:	b9 01       	movw	r22, r18
    151a:	37 ff       	sbrs	r19, 7
    151c:	04 c0       	rjmp	.+8      	; 0x1526 <_fpadd_parts+0xb2>
    151e:	66 27       	eor	r22, r22
    1520:	77 27       	eor	r23, r23
    1522:	62 1b       	sub	r22, r18
    1524:	73 0b       	sbc	r23, r19
    1526:	60 32       	cpi	r22, 0x20	; 32
    1528:	71 05       	cpc	r23, r1
    152a:	0c f0       	brlt	.+2      	; 0x152e <_fpadd_parts+0xba>
    152c:	61 c0       	rjmp	.+194    	; 0x15f0 <_fpadd_parts+0x17c>
    152e:	12 16       	cp	r1, r18
    1530:	13 06       	cpc	r1, r19
    1532:	6c f5       	brge	.+90     	; 0x158e <_fpadd_parts+0x11a>
    1534:	37 01       	movw	r6, r14
    1536:	48 01       	movw	r8, r16
    1538:	06 2e       	mov	r0, r22
    153a:	04 c0       	rjmp	.+8      	; 0x1544 <_fpadd_parts+0xd0>
    153c:	96 94       	lsr	r9
    153e:	87 94       	ror	r8
    1540:	77 94       	ror	r7
    1542:	67 94       	ror	r6
    1544:	0a 94       	dec	r0
    1546:	d2 f7       	brpl	.-12     	; 0x153c <_fpadd_parts+0xc8>
    1548:	21 e0       	ldi	r18, 0x01	; 1
    154a:	30 e0       	ldi	r19, 0x00	; 0
    154c:	40 e0       	ldi	r20, 0x00	; 0
    154e:	50 e0       	ldi	r21, 0x00	; 0
    1550:	04 c0       	rjmp	.+8      	; 0x155a <_fpadd_parts+0xe6>
    1552:	22 0f       	add	r18, r18
    1554:	33 1f       	adc	r19, r19
    1556:	44 1f       	adc	r20, r20
    1558:	55 1f       	adc	r21, r21
    155a:	6a 95       	dec	r22
    155c:	d2 f7       	brpl	.-12     	; 0x1552 <_fpadd_parts+0xde>
    155e:	21 50       	subi	r18, 0x01	; 1
    1560:	30 40       	sbci	r19, 0x00	; 0
    1562:	40 40       	sbci	r20, 0x00	; 0
    1564:	50 40       	sbci	r21, 0x00	; 0
    1566:	2e 21       	and	r18, r14
    1568:	3f 21       	and	r19, r15
    156a:	40 23       	and	r20, r16
    156c:	51 23       	and	r21, r17
    156e:	21 15       	cp	r18, r1
    1570:	31 05       	cpc	r19, r1
    1572:	41 05       	cpc	r20, r1
    1574:	51 05       	cpc	r21, r1
    1576:	21 f0       	breq	.+8      	; 0x1580 <_fpadd_parts+0x10c>
    1578:	21 e0       	ldi	r18, 0x01	; 1
    157a:	30 e0       	ldi	r19, 0x00	; 0
    157c:	40 e0       	ldi	r20, 0x00	; 0
    157e:	50 e0       	ldi	r21, 0x00	; 0
    1580:	79 01       	movw	r14, r18
    1582:	8a 01       	movw	r16, r20
    1584:	e6 28       	or	r14, r6
    1586:	f7 28       	or	r15, r7
    1588:	08 29       	or	r16, r8
    158a:	19 29       	or	r17, r9
    158c:	3c c0       	rjmp	.+120    	; 0x1606 <_fpadd_parts+0x192>
    158e:	23 2b       	or	r18, r19
    1590:	d1 f1       	breq	.+116    	; 0x1606 <_fpadd_parts+0x192>
    1592:	26 0e       	add	r2, r22
    1594:	37 1e       	adc	r3, r23
    1596:	35 01       	movw	r6, r10
    1598:	46 01       	movw	r8, r12
    159a:	06 2e       	mov	r0, r22
    159c:	04 c0       	rjmp	.+8      	; 0x15a6 <_fpadd_parts+0x132>
    159e:	96 94       	lsr	r9
    15a0:	87 94       	ror	r8
    15a2:	77 94       	ror	r7
    15a4:	67 94       	ror	r6
    15a6:	0a 94       	dec	r0
    15a8:	d2 f7       	brpl	.-12     	; 0x159e <_fpadd_parts+0x12a>
    15aa:	21 e0       	ldi	r18, 0x01	; 1
    15ac:	30 e0       	ldi	r19, 0x00	; 0
    15ae:	40 e0       	ldi	r20, 0x00	; 0
    15b0:	50 e0       	ldi	r21, 0x00	; 0
    15b2:	04 c0       	rjmp	.+8      	; 0x15bc <_fpadd_parts+0x148>
    15b4:	22 0f       	add	r18, r18
    15b6:	33 1f       	adc	r19, r19
    15b8:	44 1f       	adc	r20, r20
    15ba:	55 1f       	adc	r21, r21
    15bc:	6a 95       	dec	r22
    15be:	d2 f7       	brpl	.-12     	; 0x15b4 <_fpadd_parts+0x140>
    15c0:	21 50       	subi	r18, 0x01	; 1
    15c2:	30 40       	sbci	r19, 0x00	; 0
    15c4:	40 40       	sbci	r20, 0x00	; 0
    15c6:	50 40       	sbci	r21, 0x00	; 0
    15c8:	2a 21       	and	r18, r10
    15ca:	3b 21       	and	r19, r11
    15cc:	4c 21       	and	r20, r12
    15ce:	5d 21       	and	r21, r13
    15d0:	21 15       	cp	r18, r1
    15d2:	31 05       	cpc	r19, r1
    15d4:	41 05       	cpc	r20, r1
    15d6:	51 05       	cpc	r21, r1
    15d8:	21 f0       	breq	.+8      	; 0x15e2 <_fpadd_parts+0x16e>
    15da:	21 e0       	ldi	r18, 0x01	; 1
    15dc:	30 e0       	ldi	r19, 0x00	; 0
    15de:	40 e0       	ldi	r20, 0x00	; 0
    15e0:	50 e0       	ldi	r21, 0x00	; 0
    15e2:	59 01       	movw	r10, r18
    15e4:	6a 01       	movw	r12, r20
    15e6:	a6 28       	or	r10, r6
    15e8:	b7 28       	or	r11, r7
    15ea:	c8 28       	or	r12, r8
    15ec:	d9 28       	or	r13, r9
    15ee:	0b c0       	rjmp	.+22     	; 0x1606 <_fpadd_parts+0x192>
    15f0:	82 15       	cp	r24, r2
    15f2:	93 05       	cpc	r25, r3
    15f4:	2c f0       	brlt	.+10     	; 0x1600 <_fpadd_parts+0x18c>
    15f6:	1c 01       	movw	r2, r24
    15f8:	aa 24       	eor	r10, r10
    15fa:	bb 24       	eor	r11, r11
    15fc:	65 01       	movw	r12, r10
    15fe:	03 c0       	rjmp	.+6      	; 0x1606 <_fpadd_parts+0x192>
    1600:	ee 24       	eor	r14, r14
    1602:	ff 24       	eor	r15, r15
    1604:	87 01       	movw	r16, r14
    1606:	11 96       	adiw	r26, 0x01	; 1
    1608:	9c 91       	ld	r25, X
    160a:	d2 01       	movw	r26, r4
    160c:	11 96       	adiw	r26, 0x01	; 1
    160e:	8c 91       	ld	r24, X
    1610:	98 17       	cp	r25, r24
    1612:	09 f4       	brne	.+2      	; 0x1616 <_fpadd_parts+0x1a2>
    1614:	45 c0       	rjmp	.+138    	; 0x16a0 <_fpadd_parts+0x22c>
    1616:	99 23       	and	r25, r25
    1618:	39 f0       	breq	.+14     	; 0x1628 <_fpadd_parts+0x1b4>
    161a:	a8 01       	movw	r20, r16
    161c:	97 01       	movw	r18, r14
    161e:	2a 19       	sub	r18, r10
    1620:	3b 09       	sbc	r19, r11
    1622:	4c 09       	sbc	r20, r12
    1624:	5d 09       	sbc	r21, r13
    1626:	06 c0       	rjmp	.+12     	; 0x1634 <_fpadd_parts+0x1c0>
    1628:	a6 01       	movw	r20, r12
    162a:	95 01       	movw	r18, r10
    162c:	2e 19       	sub	r18, r14
    162e:	3f 09       	sbc	r19, r15
    1630:	40 0b       	sbc	r20, r16
    1632:	51 0b       	sbc	r21, r17
    1634:	57 fd       	sbrc	r21, 7
    1636:	08 c0       	rjmp	.+16     	; 0x1648 <_fpadd_parts+0x1d4>
    1638:	11 82       	std	Z+1, r1	; 0x01
    163a:	33 82       	std	Z+3, r3	; 0x03
    163c:	22 82       	std	Z+2, r2	; 0x02
    163e:	24 83       	std	Z+4, r18	; 0x04
    1640:	35 83       	std	Z+5, r19	; 0x05
    1642:	46 83       	std	Z+6, r20	; 0x06
    1644:	57 83       	std	Z+7, r21	; 0x07
    1646:	1d c0       	rjmp	.+58     	; 0x1682 <_fpadd_parts+0x20e>
    1648:	81 e0       	ldi	r24, 0x01	; 1
    164a:	81 83       	std	Z+1, r24	; 0x01
    164c:	33 82       	std	Z+3, r3	; 0x03
    164e:	22 82       	std	Z+2, r2	; 0x02
    1650:	88 27       	eor	r24, r24
    1652:	99 27       	eor	r25, r25
    1654:	dc 01       	movw	r26, r24
    1656:	82 1b       	sub	r24, r18
    1658:	93 0b       	sbc	r25, r19
    165a:	a4 0b       	sbc	r26, r20
    165c:	b5 0b       	sbc	r27, r21
    165e:	84 83       	std	Z+4, r24	; 0x04
    1660:	95 83       	std	Z+5, r25	; 0x05
    1662:	a6 83       	std	Z+6, r26	; 0x06
    1664:	b7 83       	std	Z+7, r27	; 0x07
    1666:	0d c0       	rjmp	.+26     	; 0x1682 <_fpadd_parts+0x20e>
    1668:	22 0f       	add	r18, r18
    166a:	33 1f       	adc	r19, r19
    166c:	44 1f       	adc	r20, r20
    166e:	55 1f       	adc	r21, r21
    1670:	24 83       	std	Z+4, r18	; 0x04
    1672:	35 83       	std	Z+5, r19	; 0x05
    1674:	46 83       	std	Z+6, r20	; 0x06
    1676:	57 83       	std	Z+7, r21	; 0x07
    1678:	82 81       	ldd	r24, Z+2	; 0x02
    167a:	93 81       	ldd	r25, Z+3	; 0x03
    167c:	01 97       	sbiw	r24, 0x01	; 1
    167e:	93 83       	std	Z+3, r25	; 0x03
    1680:	82 83       	std	Z+2, r24	; 0x02
    1682:	24 81       	ldd	r18, Z+4	; 0x04
    1684:	35 81       	ldd	r19, Z+5	; 0x05
    1686:	46 81       	ldd	r20, Z+6	; 0x06
    1688:	57 81       	ldd	r21, Z+7	; 0x07
    168a:	da 01       	movw	r26, r20
    168c:	c9 01       	movw	r24, r18
    168e:	01 97       	sbiw	r24, 0x01	; 1
    1690:	a1 09       	sbc	r26, r1
    1692:	b1 09       	sbc	r27, r1
    1694:	8f 5f       	subi	r24, 0xFF	; 255
    1696:	9f 4f       	sbci	r25, 0xFF	; 255
    1698:	af 4f       	sbci	r26, 0xFF	; 255
    169a:	bf 43       	sbci	r27, 0x3F	; 63
    169c:	28 f3       	brcs	.-54     	; 0x1668 <_fpadd_parts+0x1f4>
    169e:	0b c0       	rjmp	.+22     	; 0x16b6 <_fpadd_parts+0x242>
    16a0:	91 83       	std	Z+1, r25	; 0x01
    16a2:	33 82       	std	Z+3, r3	; 0x03
    16a4:	22 82       	std	Z+2, r2	; 0x02
    16a6:	ea 0c       	add	r14, r10
    16a8:	fb 1c       	adc	r15, r11
    16aa:	0c 1d       	adc	r16, r12
    16ac:	1d 1d       	adc	r17, r13
    16ae:	e4 82       	std	Z+4, r14	; 0x04
    16b0:	f5 82       	std	Z+5, r15	; 0x05
    16b2:	06 83       	std	Z+6, r16	; 0x06
    16b4:	17 83       	std	Z+7, r17	; 0x07
    16b6:	83 e0       	ldi	r24, 0x03	; 3
    16b8:	80 83       	st	Z, r24
    16ba:	24 81       	ldd	r18, Z+4	; 0x04
    16bc:	35 81       	ldd	r19, Z+5	; 0x05
    16be:	46 81       	ldd	r20, Z+6	; 0x06
    16c0:	57 81       	ldd	r21, Z+7	; 0x07
    16c2:	57 ff       	sbrs	r21, 7
    16c4:	1a c0       	rjmp	.+52     	; 0x16fa <_fpadd_parts+0x286>
    16c6:	c9 01       	movw	r24, r18
    16c8:	aa 27       	eor	r26, r26
    16ca:	97 fd       	sbrc	r25, 7
    16cc:	a0 95       	com	r26
    16ce:	ba 2f       	mov	r27, r26
    16d0:	81 70       	andi	r24, 0x01	; 1
    16d2:	90 70       	andi	r25, 0x00	; 0
    16d4:	a0 70       	andi	r26, 0x00	; 0
    16d6:	b0 70       	andi	r27, 0x00	; 0
    16d8:	56 95       	lsr	r21
    16da:	47 95       	ror	r20
    16dc:	37 95       	ror	r19
    16de:	27 95       	ror	r18
    16e0:	82 2b       	or	r24, r18
    16e2:	93 2b       	or	r25, r19
    16e4:	a4 2b       	or	r26, r20
    16e6:	b5 2b       	or	r27, r21
    16e8:	84 83       	std	Z+4, r24	; 0x04
    16ea:	95 83       	std	Z+5, r25	; 0x05
    16ec:	a6 83       	std	Z+6, r26	; 0x06
    16ee:	b7 83       	std	Z+7, r27	; 0x07
    16f0:	82 81       	ldd	r24, Z+2	; 0x02
    16f2:	93 81       	ldd	r25, Z+3	; 0x03
    16f4:	01 96       	adiw	r24, 0x01	; 1
    16f6:	93 83       	std	Z+3, r25	; 0x03
    16f8:	82 83       	std	Z+2, r24	; 0x02
    16fa:	df 01       	movw	r26, r30
    16fc:	01 c0       	rjmp	.+2      	; 0x1700 <_fpadd_parts+0x28c>
    16fe:	d2 01       	movw	r26, r4
    1700:	cd 01       	movw	r24, r26
    1702:	cd b7       	in	r28, 0x3d	; 61
    1704:	de b7       	in	r29, 0x3e	; 62
    1706:	e2 e1       	ldi	r30, 0x12	; 18
    1708:	0c 94 85 13 	jmp	0x270a	; 0x270a <__epilogue_restores__>

0000170c <__subsf3>:
    170c:	a0 e2       	ldi	r26, 0x20	; 32
    170e:	b0 e0       	ldi	r27, 0x00	; 0
    1710:	ec e8       	ldi	r30, 0x8C	; 140
    1712:	fb e0       	ldi	r31, 0x0B	; 11
    1714:	0c 94 75 13 	jmp	0x26ea	; 0x26ea <__prologue_saves__+0x18>
    1718:	69 83       	std	Y+1, r22	; 0x01
    171a:	7a 83       	std	Y+2, r23	; 0x02
    171c:	8b 83       	std	Y+3, r24	; 0x03
    171e:	9c 83       	std	Y+4, r25	; 0x04
    1720:	2d 83       	std	Y+5, r18	; 0x05
    1722:	3e 83       	std	Y+6, r19	; 0x06
    1724:	4f 83       	std	Y+7, r20	; 0x07
    1726:	58 87       	std	Y+8, r21	; 0x08
    1728:	e9 e0       	ldi	r30, 0x09	; 9
    172a:	ee 2e       	mov	r14, r30
    172c:	f1 2c       	mov	r15, r1
    172e:	ec 0e       	add	r14, r28
    1730:	fd 1e       	adc	r15, r29
    1732:	ce 01       	movw	r24, r28
    1734:	01 96       	adiw	r24, 0x01	; 1
    1736:	b7 01       	movw	r22, r14
    1738:	0e 94 f0 0f 	call	0x1fe0	; 0x1fe0 <__unpack_f>
    173c:	8e 01       	movw	r16, r28
    173e:	0f 5e       	subi	r16, 0xEF	; 239
    1740:	1f 4f       	sbci	r17, 0xFF	; 255
    1742:	ce 01       	movw	r24, r28
    1744:	05 96       	adiw	r24, 0x05	; 5
    1746:	b8 01       	movw	r22, r16
    1748:	0e 94 f0 0f 	call	0x1fe0	; 0x1fe0 <__unpack_f>
    174c:	8a 89       	ldd	r24, Y+18	; 0x12
    174e:	91 e0       	ldi	r25, 0x01	; 1
    1750:	89 27       	eor	r24, r25
    1752:	8a 8b       	std	Y+18, r24	; 0x12
    1754:	c7 01       	movw	r24, r14
    1756:	b8 01       	movw	r22, r16
    1758:	ae 01       	movw	r20, r28
    175a:	47 5e       	subi	r20, 0xE7	; 231
    175c:	5f 4f       	sbci	r21, 0xFF	; 255
    175e:	0e 94 3a 0a 	call	0x1474	; 0x1474 <_fpadd_parts>
    1762:	0e 94 1b 0f 	call	0x1e36	; 0x1e36 <__pack_f>
    1766:	a0 96       	adiw	r28, 0x20	; 32
    1768:	e6 e0       	ldi	r30, 0x06	; 6
    176a:	0c 94 91 13 	jmp	0x2722	; 0x2722 <__epilogue_restores__+0x18>

0000176e <__addsf3>:
    176e:	a0 e2       	ldi	r26, 0x20	; 32
    1770:	b0 e0       	ldi	r27, 0x00	; 0
    1772:	ed eb       	ldi	r30, 0xBD	; 189
    1774:	fb e0       	ldi	r31, 0x0B	; 11
    1776:	0c 94 75 13 	jmp	0x26ea	; 0x26ea <__prologue_saves__+0x18>
    177a:	69 83       	std	Y+1, r22	; 0x01
    177c:	7a 83       	std	Y+2, r23	; 0x02
    177e:	8b 83       	std	Y+3, r24	; 0x03
    1780:	9c 83       	std	Y+4, r25	; 0x04
    1782:	2d 83       	std	Y+5, r18	; 0x05
    1784:	3e 83       	std	Y+6, r19	; 0x06
    1786:	4f 83       	std	Y+7, r20	; 0x07
    1788:	58 87       	std	Y+8, r21	; 0x08
    178a:	f9 e0       	ldi	r31, 0x09	; 9
    178c:	ef 2e       	mov	r14, r31
    178e:	f1 2c       	mov	r15, r1
    1790:	ec 0e       	add	r14, r28
    1792:	fd 1e       	adc	r15, r29
    1794:	ce 01       	movw	r24, r28
    1796:	01 96       	adiw	r24, 0x01	; 1
    1798:	b7 01       	movw	r22, r14
    179a:	0e 94 f0 0f 	call	0x1fe0	; 0x1fe0 <__unpack_f>
    179e:	8e 01       	movw	r16, r28
    17a0:	0f 5e       	subi	r16, 0xEF	; 239
    17a2:	1f 4f       	sbci	r17, 0xFF	; 255
    17a4:	ce 01       	movw	r24, r28
    17a6:	05 96       	adiw	r24, 0x05	; 5
    17a8:	b8 01       	movw	r22, r16
    17aa:	0e 94 f0 0f 	call	0x1fe0	; 0x1fe0 <__unpack_f>
    17ae:	c7 01       	movw	r24, r14
    17b0:	b8 01       	movw	r22, r16
    17b2:	ae 01       	movw	r20, r28
    17b4:	47 5e       	subi	r20, 0xE7	; 231
    17b6:	5f 4f       	sbci	r21, 0xFF	; 255
    17b8:	0e 94 3a 0a 	call	0x1474	; 0x1474 <_fpadd_parts>
    17bc:	0e 94 1b 0f 	call	0x1e36	; 0x1e36 <__pack_f>
    17c0:	a0 96       	adiw	r28, 0x20	; 32
    17c2:	e6 e0       	ldi	r30, 0x06	; 6
    17c4:	0c 94 91 13 	jmp	0x2722	; 0x2722 <__epilogue_restores__+0x18>

000017c8 <__mulsf3>:
    17c8:	a0 e2       	ldi	r26, 0x20	; 32
    17ca:	b0 e0       	ldi	r27, 0x00	; 0
    17cc:	ea ee       	ldi	r30, 0xEA	; 234
    17ce:	fb e0       	ldi	r31, 0x0B	; 11
    17d0:	0c 94 69 13 	jmp	0x26d2	; 0x26d2 <__prologue_saves__>
    17d4:	69 83       	std	Y+1, r22	; 0x01
    17d6:	7a 83       	std	Y+2, r23	; 0x02
    17d8:	8b 83       	std	Y+3, r24	; 0x03
    17da:	9c 83       	std	Y+4, r25	; 0x04
    17dc:	2d 83       	std	Y+5, r18	; 0x05
    17de:	3e 83       	std	Y+6, r19	; 0x06
    17e0:	4f 83       	std	Y+7, r20	; 0x07
    17e2:	58 87       	std	Y+8, r21	; 0x08
    17e4:	ce 01       	movw	r24, r28
    17e6:	01 96       	adiw	r24, 0x01	; 1
    17e8:	be 01       	movw	r22, r28
    17ea:	67 5f       	subi	r22, 0xF7	; 247
    17ec:	7f 4f       	sbci	r23, 0xFF	; 255
    17ee:	0e 94 f0 0f 	call	0x1fe0	; 0x1fe0 <__unpack_f>
    17f2:	ce 01       	movw	r24, r28
    17f4:	05 96       	adiw	r24, 0x05	; 5
    17f6:	be 01       	movw	r22, r28
    17f8:	6f 5e       	subi	r22, 0xEF	; 239
    17fa:	7f 4f       	sbci	r23, 0xFF	; 255
    17fc:	0e 94 f0 0f 	call	0x1fe0	; 0x1fe0 <__unpack_f>
    1800:	99 85       	ldd	r25, Y+9	; 0x09
    1802:	92 30       	cpi	r25, 0x02	; 2
    1804:	88 f0       	brcs	.+34     	; 0x1828 <__mulsf3+0x60>
    1806:	89 89       	ldd	r24, Y+17	; 0x11
    1808:	82 30       	cpi	r24, 0x02	; 2
    180a:	c8 f0       	brcs	.+50     	; 0x183e <__mulsf3+0x76>
    180c:	94 30       	cpi	r25, 0x04	; 4
    180e:	19 f4       	brne	.+6      	; 0x1816 <__mulsf3+0x4e>
    1810:	82 30       	cpi	r24, 0x02	; 2
    1812:	51 f4       	brne	.+20     	; 0x1828 <__mulsf3+0x60>
    1814:	04 c0       	rjmp	.+8      	; 0x181e <__mulsf3+0x56>
    1816:	84 30       	cpi	r24, 0x04	; 4
    1818:	29 f4       	brne	.+10     	; 0x1824 <__mulsf3+0x5c>
    181a:	92 30       	cpi	r25, 0x02	; 2
    181c:	81 f4       	brne	.+32     	; 0x183e <__mulsf3+0x76>
    181e:	89 e1       	ldi	r24, 0x19	; 25
    1820:	91 e0       	ldi	r25, 0x01	; 1
    1822:	c6 c0       	rjmp	.+396    	; 0x19b0 <__mulsf3+0x1e8>
    1824:	92 30       	cpi	r25, 0x02	; 2
    1826:	49 f4       	brne	.+18     	; 0x183a <__mulsf3+0x72>
    1828:	20 e0       	ldi	r18, 0x00	; 0
    182a:	9a 85       	ldd	r25, Y+10	; 0x0a
    182c:	8a 89       	ldd	r24, Y+18	; 0x12
    182e:	98 13       	cpse	r25, r24
    1830:	21 e0       	ldi	r18, 0x01	; 1
    1832:	2a 87       	std	Y+10, r18	; 0x0a
    1834:	ce 01       	movw	r24, r28
    1836:	09 96       	adiw	r24, 0x09	; 9
    1838:	bb c0       	rjmp	.+374    	; 0x19b0 <__mulsf3+0x1e8>
    183a:	82 30       	cpi	r24, 0x02	; 2
    183c:	49 f4       	brne	.+18     	; 0x1850 <__mulsf3+0x88>
    183e:	20 e0       	ldi	r18, 0x00	; 0
    1840:	9a 85       	ldd	r25, Y+10	; 0x0a
    1842:	8a 89       	ldd	r24, Y+18	; 0x12
    1844:	98 13       	cpse	r25, r24
    1846:	21 e0       	ldi	r18, 0x01	; 1
    1848:	2a 8b       	std	Y+18, r18	; 0x12
    184a:	ce 01       	movw	r24, r28
    184c:	41 96       	adiw	r24, 0x11	; 17
    184e:	b0 c0       	rjmp	.+352    	; 0x19b0 <__mulsf3+0x1e8>
    1850:	2d 84       	ldd	r2, Y+13	; 0x0d
    1852:	3e 84       	ldd	r3, Y+14	; 0x0e
    1854:	4f 84       	ldd	r4, Y+15	; 0x0f
    1856:	58 88       	ldd	r5, Y+16	; 0x10
    1858:	6d 88       	ldd	r6, Y+21	; 0x15
    185a:	7e 88       	ldd	r7, Y+22	; 0x16
    185c:	8f 88       	ldd	r8, Y+23	; 0x17
    185e:	98 8c       	ldd	r9, Y+24	; 0x18
    1860:	ee 24       	eor	r14, r14
    1862:	ff 24       	eor	r15, r15
    1864:	87 01       	movw	r16, r14
    1866:	aa 24       	eor	r10, r10
    1868:	bb 24       	eor	r11, r11
    186a:	65 01       	movw	r12, r10
    186c:	40 e0       	ldi	r20, 0x00	; 0
    186e:	50 e0       	ldi	r21, 0x00	; 0
    1870:	60 e0       	ldi	r22, 0x00	; 0
    1872:	70 e0       	ldi	r23, 0x00	; 0
    1874:	e0 e0       	ldi	r30, 0x00	; 0
    1876:	f0 e0       	ldi	r31, 0x00	; 0
    1878:	c1 01       	movw	r24, r2
    187a:	81 70       	andi	r24, 0x01	; 1
    187c:	90 70       	andi	r25, 0x00	; 0
    187e:	89 2b       	or	r24, r25
    1880:	e9 f0       	breq	.+58     	; 0x18bc <__mulsf3+0xf4>
    1882:	e6 0c       	add	r14, r6
    1884:	f7 1c       	adc	r15, r7
    1886:	08 1d       	adc	r16, r8
    1888:	19 1d       	adc	r17, r9
    188a:	9a 01       	movw	r18, r20
    188c:	ab 01       	movw	r20, r22
    188e:	2a 0d       	add	r18, r10
    1890:	3b 1d       	adc	r19, r11
    1892:	4c 1d       	adc	r20, r12
    1894:	5d 1d       	adc	r21, r13
    1896:	80 e0       	ldi	r24, 0x00	; 0
    1898:	90 e0       	ldi	r25, 0x00	; 0
    189a:	a0 e0       	ldi	r26, 0x00	; 0
    189c:	b0 e0       	ldi	r27, 0x00	; 0
    189e:	e6 14       	cp	r14, r6
    18a0:	f7 04       	cpc	r15, r7
    18a2:	08 05       	cpc	r16, r8
    18a4:	19 05       	cpc	r17, r9
    18a6:	20 f4       	brcc	.+8      	; 0x18b0 <__mulsf3+0xe8>
    18a8:	81 e0       	ldi	r24, 0x01	; 1
    18aa:	90 e0       	ldi	r25, 0x00	; 0
    18ac:	a0 e0       	ldi	r26, 0x00	; 0
    18ae:	b0 e0       	ldi	r27, 0x00	; 0
    18b0:	ba 01       	movw	r22, r20
    18b2:	a9 01       	movw	r20, r18
    18b4:	48 0f       	add	r20, r24
    18b6:	59 1f       	adc	r21, r25
    18b8:	6a 1f       	adc	r22, r26
    18ba:	7b 1f       	adc	r23, r27
    18bc:	aa 0c       	add	r10, r10
    18be:	bb 1c       	adc	r11, r11
    18c0:	cc 1c       	adc	r12, r12
    18c2:	dd 1c       	adc	r13, r13
    18c4:	97 fe       	sbrs	r9, 7
    18c6:	08 c0       	rjmp	.+16     	; 0x18d8 <__mulsf3+0x110>
    18c8:	81 e0       	ldi	r24, 0x01	; 1
    18ca:	90 e0       	ldi	r25, 0x00	; 0
    18cc:	a0 e0       	ldi	r26, 0x00	; 0
    18ce:	b0 e0       	ldi	r27, 0x00	; 0
    18d0:	a8 2a       	or	r10, r24
    18d2:	b9 2a       	or	r11, r25
    18d4:	ca 2a       	or	r12, r26
    18d6:	db 2a       	or	r13, r27
    18d8:	31 96       	adiw	r30, 0x01	; 1
    18da:	e0 32       	cpi	r30, 0x20	; 32
    18dc:	f1 05       	cpc	r31, r1
    18de:	49 f0       	breq	.+18     	; 0x18f2 <__mulsf3+0x12a>
    18e0:	66 0c       	add	r6, r6
    18e2:	77 1c       	adc	r7, r7
    18e4:	88 1c       	adc	r8, r8
    18e6:	99 1c       	adc	r9, r9
    18e8:	56 94       	lsr	r5
    18ea:	47 94       	ror	r4
    18ec:	37 94       	ror	r3
    18ee:	27 94       	ror	r2
    18f0:	c3 cf       	rjmp	.-122    	; 0x1878 <__mulsf3+0xb0>
    18f2:	fa 85       	ldd	r31, Y+10	; 0x0a
    18f4:	ea 89       	ldd	r30, Y+18	; 0x12
    18f6:	2b 89       	ldd	r18, Y+19	; 0x13
    18f8:	3c 89       	ldd	r19, Y+20	; 0x14
    18fa:	8b 85       	ldd	r24, Y+11	; 0x0b
    18fc:	9c 85       	ldd	r25, Y+12	; 0x0c
    18fe:	28 0f       	add	r18, r24
    1900:	39 1f       	adc	r19, r25
    1902:	2e 5f       	subi	r18, 0xFE	; 254
    1904:	3f 4f       	sbci	r19, 0xFF	; 255
    1906:	17 c0       	rjmp	.+46     	; 0x1936 <__mulsf3+0x16e>
    1908:	ca 01       	movw	r24, r20
    190a:	81 70       	andi	r24, 0x01	; 1
    190c:	90 70       	andi	r25, 0x00	; 0
    190e:	89 2b       	or	r24, r25
    1910:	61 f0       	breq	.+24     	; 0x192a <__mulsf3+0x162>
    1912:	16 95       	lsr	r17
    1914:	07 95       	ror	r16
    1916:	f7 94       	ror	r15
    1918:	e7 94       	ror	r14
    191a:	80 e0       	ldi	r24, 0x00	; 0
    191c:	90 e0       	ldi	r25, 0x00	; 0
    191e:	a0 e0       	ldi	r26, 0x00	; 0
    1920:	b0 e8       	ldi	r27, 0x80	; 128
    1922:	e8 2a       	or	r14, r24
    1924:	f9 2a       	or	r15, r25
    1926:	0a 2b       	or	r16, r26
    1928:	1b 2b       	or	r17, r27
    192a:	76 95       	lsr	r23
    192c:	67 95       	ror	r22
    192e:	57 95       	ror	r21
    1930:	47 95       	ror	r20
    1932:	2f 5f       	subi	r18, 0xFF	; 255
    1934:	3f 4f       	sbci	r19, 0xFF	; 255
    1936:	77 fd       	sbrc	r23, 7
    1938:	e7 cf       	rjmp	.-50     	; 0x1908 <__mulsf3+0x140>
    193a:	0c c0       	rjmp	.+24     	; 0x1954 <__mulsf3+0x18c>
    193c:	44 0f       	add	r20, r20
    193e:	55 1f       	adc	r21, r21
    1940:	66 1f       	adc	r22, r22
    1942:	77 1f       	adc	r23, r23
    1944:	17 fd       	sbrc	r17, 7
    1946:	41 60       	ori	r20, 0x01	; 1
    1948:	ee 0c       	add	r14, r14
    194a:	ff 1c       	adc	r15, r15
    194c:	00 1f       	adc	r16, r16
    194e:	11 1f       	adc	r17, r17
    1950:	21 50       	subi	r18, 0x01	; 1
    1952:	30 40       	sbci	r19, 0x00	; 0
    1954:	40 30       	cpi	r20, 0x00	; 0
    1956:	90 e0       	ldi	r25, 0x00	; 0
    1958:	59 07       	cpc	r21, r25
    195a:	90 e0       	ldi	r25, 0x00	; 0
    195c:	69 07       	cpc	r22, r25
    195e:	90 e4       	ldi	r25, 0x40	; 64
    1960:	79 07       	cpc	r23, r25
    1962:	60 f3       	brcs	.-40     	; 0x193c <__mulsf3+0x174>
    1964:	2b 8f       	std	Y+27, r18	; 0x1b
    1966:	3c 8f       	std	Y+28, r19	; 0x1c
    1968:	db 01       	movw	r26, r22
    196a:	ca 01       	movw	r24, r20
    196c:	8f 77       	andi	r24, 0x7F	; 127
    196e:	90 70       	andi	r25, 0x00	; 0
    1970:	a0 70       	andi	r26, 0x00	; 0
    1972:	b0 70       	andi	r27, 0x00	; 0
    1974:	80 34       	cpi	r24, 0x40	; 64
    1976:	91 05       	cpc	r25, r1
    1978:	a1 05       	cpc	r26, r1
    197a:	b1 05       	cpc	r27, r1
    197c:	61 f4       	brne	.+24     	; 0x1996 <__mulsf3+0x1ce>
    197e:	47 fd       	sbrc	r20, 7
    1980:	0a c0       	rjmp	.+20     	; 0x1996 <__mulsf3+0x1ce>
    1982:	e1 14       	cp	r14, r1
    1984:	f1 04       	cpc	r15, r1
    1986:	01 05       	cpc	r16, r1
    1988:	11 05       	cpc	r17, r1
    198a:	29 f0       	breq	.+10     	; 0x1996 <__mulsf3+0x1ce>
    198c:	40 5c       	subi	r20, 0xC0	; 192
    198e:	5f 4f       	sbci	r21, 0xFF	; 255
    1990:	6f 4f       	sbci	r22, 0xFF	; 255
    1992:	7f 4f       	sbci	r23, 0xFF	; 255
    1994:	40 78       	andi	r20, 0x80	; 128
    1996:	1a 8e       	std	Y+26, r1	; 0x1a
    1998:	fe 17       	cp	r31, r30
    199a:	11 f0       	breq	.+4      	; 0x19a0 <__mulsf3+0x1d8>
    199c:	81 e0       	ldi	r24, 0x01	; 1
    199e:	8a 8f       	std	Y+26, r24	; 0x1a
    19a0:	4d 8f       	std	Y+29, r20	; 0x1d
    19a2:	5e 8f       	std	Y+30, r21	; 0x1e
    19a4:	6f 8f       	std	Y+31, r22	; 0x1f
    19a6:	78 a3       	std	Y+32, r23	; 0x20
    19a8:	83 e0       	ldi	r24, 0x03	; 3
    19aa:	89 8f       	std	Y+25, r24	; 0x19
    19ac:	ce 01       	movw	r24, r28
    19ae:	49 96       	adiw	r24, 0x19	; 25
    19b0:	0e 94 1b 0f 	call	0x1e36	; 0x1e36 <__pack_f>
    19b4:	a0 96       	adiw	r28, 0x20	; 32
    19b6:	e2 e1       	ldi	r30, 0x12	; 18
    19b8:	0c 94 85 13 	jmp	0x270a	; 0x270a <__epilogue_restores__>

000019bc <__divsf3>:
    19bc:	a8 e1       	ldi	r26, 0x18	; 24
    19be:	b0 e0       	ldi	r27, 0x00	; 0
    19c0:	e4 ee       	ldi	r30, 0xE4	; 228
    19c2:	fc e0       	ldi	r31, 0x0C	; 12
    19c4:	0c 94 71 13 	jmp	0x26e2	; 0x26e2 <__prologue_saves__+0x10>
    19c8:	69 83       	std	Y+1, r22	; 0x01
    19ca:	7a 83       	std	Y+2, r23	; 0x02
    19cc:	8b 83       	std	Y+3, r24	; 0x03
    19ce:	9c 83       	std	Y+4, r25	; 0x04
    19d0:	2d 83       	std	Y+5, r18	; 0x05
    19d2:	3e 83       	std	Y+6, r19	; 0x06
    19d4:	4f 83       	std	Y+7, r20	; 0x07
    19d6:	58 87       	std	Y+8, r21	; 0x08
    19d8:	b9 e0       	ldi	r27, 0x09	; 9
    19da:	eb 2e       	mov	r14, r27
    19dc:	f1 2c       	mov	r15, r1
    19de:	ec 0e       	add	r14, r28
    19e0:	fd 1e       	adc	r15, r29
    19e2:	ce 01       	movw	r24, r28
    19e4:	01 96       	adiw	r24, 0x01	; 1
    19e6:	b7 01       	movw	r22, r14
    19e8:	0e 94 f0 0f 	call	0x1fe0	; 0x1fe0 <__unpack_f>
    19ec:	8e 01       	movw	r16, r28
    19ee:	0f 5e       	subi	r16, 0xEF	; 239
    19f0:	1f 4f       	sbci	r17, 0xFF	; 255
    19f2:	ce 01       	movw	r24, r28
    19f4:	05 96       	adiw	r24, 0x05	; 5
    19f6:	b8 01       	movw	r22, r16
    19f8:	0e 94 f0 0f 	call	0x1fe0	; 0x1fe0 <__unpack_f>
    19fc:	29 85       	ldd	r18, Y+9	; 0x09
    19fe:	22 30       	cpi	r18, 0x02	; 2
    1a00:	08 f4       	brcc	.+2      	; 0x1a04 <__divsf3+0x48>
    1a02:	7e c0       	rjmp	.+252    	; 0x1b00 <__divsf3+0x144>
    1a04:	39 89       	ldd	r19, Y+17	; 0x11
    1a06:	32 30       	cpi	r19, 0x02	; 2
    1a08:	10 f4       	brcc	.+4      	; 0x1a0e <__divsf3+0x52>
    1a0a:	b8 01       	movw	r22, r16
    1a0c:	7c c0       	rjmp	.+248    	; 0x1b06 <__divsf3+0x14a>
    1a0e:	8a 85       	ldd	r24, Y+10	; 0x0a
    1a10:	9a 89       	ldd	r25, Y+18	; 0x12
    1a12:	89 27       	eor	r24, r25
    1a14:	8a 87       	std	Y+10, r24	; 0x0a
    1a16:	24 30       	cpi	r18, 0x04	; 4
    1a18:	11 f0       	breq	.+4      	; 0x1a1e <__divsf3+0x62>
    1a1a:	22 30       	cpi	r18, 0x02	; 2
    1a1c:	31 f4       	brne	.+12     	; 0x1a2a <__divsf3+0x6e>
    1a1e:	23 17       	cp	r18, r19
    1a20:	09 f0       	breq	.+2      	; 0x1a24 <__divsf3+0x68>
    1a22:	6e c0       	rjmp	.+220    	; 0x1b00 <__divsf3+0x144>
    1a24:	69 e1       	ldi	r22, 0x19	; 25
    1a26:	71 e0       	ldi	r23, 0x01	; 1
    1a28:	6e c0       	rjmp	.+220    	; 0x1b06 <__divsf3+0x14a>
    1a2a:	34 30       	cpi	r19, 0x04	; 4
    1a2c:	39 f4       	brne	.+14     	; 0x1a3c <__divsf3+0x80>
    1a2e:	1d 86       	std	Y+13, r1	; 0x0d
    1a30:	1e 86       	std	Y+14, r1	; 0x0e
    1a32:	1f 86       	std	Y+15, r1	; 0x0f
    1a34:	18 8a       	std	Y+16, r1	; 0x10
    1a36:	1c 86       	std	Y+12, r1	; 0x0c
    1a38:	1b 86       	std	Y+11, r1	; 0x0b
    1a3a:	04 c0       	rjmp	.+8      	; 0x1a44 <__divsf3+0x88>
    1a3c:	32 30       	cpi	r19, 0x02	; 2
    1a3e:	21 f4       	brne	.+8      	; 0x1a48 <__divsf3+0x8c>
    1a40:	84 e0       	ldi	r24, 0x04	; 4
    1a42:	89 87       	std	Y+9, r24	; 0x09
    1a44:	b7 01       	movw	r22, r14
    1a46:	5f c0       	rjmp	.+190    	; 0x1b06 <__divsf3+0x14a>
    1a48:	2b 85       	ldd	r18, Y+11	; 0x0b
    1a4a:	3c 85       	ldd	r19, Y+12	; 0x0c
    1a4c:	8b 89       	ldd	r24, Y+19	; 0x13
    1a4e:	9c 89       	ldd	r25, Y+20	; 0x14
    1a50:	28 1b       	sub	r18, r24
    1a52:	39 0b       	sbc	r19, r25
    1a54:	3c 87       	std	Y+12, r19	; 0x0c
    1a56:	2b 87       	std	Y+11, r18	; 0x0b
    1a58:	ed 84       	ldd	r14, Y+13	; 0x0d
    1a5a:	fe 84       	ldd	r15, Y+14	; 0x0e
    1a5c:	0f 85       	ldd	r16, Y+15	; 0x0f
    1a5e:	18 89       	ldd	r17, Y+16	; 0x10
    1a60:	ad 88       	ldd	r10, Y+21	; 0x15
    1a62:	be 88       	ldd	r11, Y+22	; 0x16
    1a64:	cf 88       	ldd	r12, Y+23	; 0x17
    1a66:	d8 8c       	ldd	r13, Y+24	; 0x18
    1a68:	ea 14       	cp	r14, r10
    1a6a:	fb 04       	cpc	r15, r11
    1a6c:	0c 05       	cpc	r16, r12
    1a6e:	1d 05       	cpc	r17, r13
    1a70:	40 f4       	brcc	.+16     	; 0x1a82 <__divsf3+0xc6>
    1a72:	ee 0c       	add	r14, r14
    1a74:	ff 1c       	adc	r15, r15
    1a76:	00 1f       	adc	r16, r16
    1a78:	11 1f       	adc	r17, r17
    1a7a:	21 50       	subi	r18, 0x01	; 1
    1a7c:	30 40       	sbci	r19, 0x00	; 0
    1a7e:	3c 87       	std	Y+12, r19	; 0x0c
    1a80:	2b 87       	std	Y+11, r18	; 0x0b
    1a82:	20 e0       	ldi	r18, 0x00	; 0
    1a84:	30 e0       	ldi	r19, 0x00	; 0
    1a86:	40 e0       	ldi	r20, 0x00	; 0
    1a88:	50 e0       	ldi	r21, 0x00	; 0
    1a8a:	80 e0       	ldi	r24, 0x00	; 0
    1a8c:	90 e0       	ldi	r25, 0x00	; 0
    1a8e:	a0 e0       	ldi	r26, 0x00	; 0
    1a90:	b0 e4       	ldi	r27, 0x40	; 64
    1a92:	60 e0       	ldi	r22, 0x00	; 0
    1a94:	70 e0       	ldi	r23, 0x00	; 0
    1a96:	ea 14       	cp	r14, r10
    1a98:	fb 04       	cpc	r15, r11
    1a9a:	0c 05       	cpc	r16, r12
    1a9c:	1d 05       	cpc	r17, r13
    1a9e:	40 f0       	brcs	.+16     	; 0x1ab0 <__divsf3+0xf4>
    1aa0:	28 2b       	or	r18, r24
    1aa2:	39 2b       	or	r19, r25
    1aa4:	4a 2b       	or	r20, r26
    1aa6:	5b 2b       	or	r21, r27
    1aa8:	ea 18       	sub	r14, r10
    1aaa:	fb 08       	sbc	r15, r11
    1aac:	0c 09       	sbc	r16, r12
    1aae:	1d 09       	sbc	r17, r13
    1ab0:	b6 95       	lsr	r27
    1ab2:	a7 95       	ror	r26
    1ab4:	97 95       	ror	r25
    1ab6:	87 95       	ror	r24
    1ab8:	ee 0c       	add	r14, r14
    1aba:	ff 1c       	adc	r15, r15
    1abc:	00 1f       	adc	r16, r16
    1abe:	11 1f       	adc	r17, r17
    1ac0:	6f 5f       	subi	r22, 0xFF	; 255
    1ac2:	7f 4f       	sbci	r23, 0xFF	; 255
    1ac4:	6f 31       	cpi	r22, 0x1F	; 31
    1ac6:	71 05       	cpc	r23, r1
    1ac8:	31 f7       	brne	.-52     	; 0x1a96 <__divsf3+0xda>
    1aca:	da 01       	movw	r26, r20
    1acc:	c9 01       	movw	r24, r18
    1ace:	8f 77       	andi	r24, 0x7F	; 127
    1ad0:	90 70       	andi	r25, 0x00	; 0
    1ad2:	a0 70       	andi	r26, 0x00	; 0
    1ad4:	b0 70       	andi	r27, 0x00	; 0
    1ad6:	80 34       	cpi	r24, 0x40	; 64
    1ad8:	91 05       	cpc	r25, r1
    1ada:	a1 05       	cpc	r26, r1
    1adc:	b1 05       	cpc	r27, r1
    1ade:	61 f4       	brne	.+24     	; 0x1af8 <__divsf3+0x13c>
    1ae0:	27 fd       	sbrc	r18, 7
    1ae2:	0a c0       	rjmp	.+20     	; 0x1af8 <__divsf3+0x13c>
    1ae4:	e1 14       	cp	r14, r1
    1ae6:	f1 04       	cpc	r15, r1
    1ae8:	01 05       	cpc	r16, r1
    1aea:	11 05       	cpc	r17, r1
    1aec:	29 f0       	breq	.+10     	; 0x1af8 <__divsf3+0x13c>
    1aee:	20 5c       	subi	r18, 0xC0	; 192
    1af0:	3f 4f       	sbci	r19, 0xFF	; 255
    1af2:	4f 4f       	sbci	r20, 0xFF	; 255
    1af4:	5f 4f       	sbci	r21, 0xFF	; 255
    1af6:	20 78       	andi	r18, 0x80	; 128
    1af8:	2d 87       	std	Y+13, r18	; 0x0d
    1afa:	3e 87       	std	Y+14, r19	; 0x0e
    1afc:	4f 87       	std	Y+15, r20	; 0x0f
    1afe:	58 8b       	std	Y+16, r21	; 0x10
    1b00:	be 01       	movw	r22, r28
    1b02:	67 5f       	subi	r22, 0xF7	; 247
    1b04:	7f 4f       	sbci	r23, 0xFF	; 255
    1b06:	cb 01       	movw	r24, r22
    1b08:	0e 94 1b 0f 	call	0x1e36	; 0x1e36 <__pack_f>
    1b0c:	68 96       	adiw	r28, 0x18	; 24
    1b0e:	ea e0       	ldi	r30, 0x0A	; 10
    1b10:	0c 94 8d 13 	jmp	0x271a	; 0x271a <__epilogue_restores__+0x10>

00001b14 <__gtsf2>:
    1b14:	a8 e1       	ldi	r26, 0x18	; 24
    1b16:	b0 e0       	ldi	r27, 0x00	; 0
    1b18:	e0 e9       	ldi	r30, 0x90	; 144
    1b1a:	fd e0       	ldi	r31, 0x0D	; 13
    1b1c:	0c 94 75 13 	jmp	0x26ea	; 0x26ea <__prologue_saves__+0x18>
    1b20:	69 83       	std	Y+1, r22	; 0x01
    1b22:	7a 83       	std	Y+2, r23	; 0x02
    1b24:	8b 83       	std	Y+3, r24	; 0x03
    1b26:	9c 83       	std	Y+4, r25	; 0x04
    1b28:	2d 83       	std	Y+5, r18	; 0x05
    1b2a:	3e 83       	std	Y+6, r19	; 0x06
    1b2c:	4f 83       	std	Y+7, r20	; 0x07
    1b2e:	58 87       	std	Y+8, r21	; 0x08
    1b30:	89 e0       	ldi	r24, 0x09	; 9
    1b32:	e8 2e       	mov	r14, r24
    1b34:	f1 2c       	mov	r15, r1
    1b36:	ec 0e       	add	r14, r28
    1b38:	fd 1e       	adc	r15, r29
    1b3a:	ce 01       	movw	r24, r28
    1b3c:	01 96       	adiw	r24, 0x01	; 1
    1b3e:	b7 01       	movw	r22, r14
    1b40:	0e 94 f0 0f 	call	0x1fe0	; 0x1fe0 <__unpack_f>
    1b44:	8e 01       	movw	r16, r28
    1b46:	0f 5e       	subi	r16, 0xEF	; 239
    1b48:	1f 4f       	sbci	r17, 0xFF	; 255
    1b4a:	ce 01       	movw	r24, r28
    1b4c:	05 96       	adiw	r24, 0x05	; 5
    1b4e:	b8 01       	movw	r22, r16
    1b50:	0e 94 f0 0f 	call	0x1fe0	; 0x1fe0 <__unpack_f>
    1b54:	89 85       	ldd	r24, Y+9	; 0x09
    1b56:	82 30       	cpi	r24, 0x02	; 2
    1b58:	40 f0       	brcs	.+16     	; 0x1b6a <__gtsf2+0x56>
    1b5a:	89 89       	ldd	r24, Y+17	; 0x11
    1b5c:	82 30       	cpi	r24, 0x02	; 2
    1b5e:	28 f0       	brcs	.+10     	; 0x1b6a <__gtsf2+0x56>
    1b60:	c7 01       	movw	r24, r14
    1b62:	b8 01       	movw	r22, r16
    1b64:	0e 94 68 10 	call	0x20d0	; 0x20d0 <__fpcmp_parts_f>
    1b68:	01 c0       	rjmp	.+2      	; 0x1b6c <__gtsf2+0x58>
    1b6a:	8f ef       	ldi	r24, 0xFF	; 255
    1b6c:	68 96       	adiw	r28, 0x18	; 24
    1b6e:	e6 e0       	ldi	r30, 0x06	; 6
    1b70:	0c 94 91 13 	jmp	0x2722	; 0x2722 <__epilogue_restores__+0x18>

00001b74 <__gesf2>:
    1b74:	a8 e1       	ldi	r26, 0x18	; 24
    1b76:	b0 e0       	ldi	r27, 0x00	; 0
    1b78:	e0 ec       	ldi	r30, 0xC0	; 192
    1b7a:	fd e0       	ldi	r31, 0x0D	; 13
    1b7c:	0c 94 75 13 	jmp	0x26ea	; 0x26ea <__prologue_saves__+0x18>
    1b80:	69 83       	std	Y+1, r22	; 0x01
    1b82:	7a 83       	std	Y+2, r23	; 0x02
    1b84:	8b 83       	std	Y+3, r24	; 0x03
    1b86:	9c 83       	std	Y+4, r25	; 0x04
    1b88:	2d 83       	std	Y+5, r18	; 0x05
    1b8a:	3e 83       	std	Y+6, r19	; 0x06
    1b8c:	4f 83       	std	Y+7, r20	; 0x07
    1b8e:	58 87       	std	Y+8, r21	; 0x08
    1b90:	89 e0       	ldi	r24, 0x09	; 9
    1b92:	e8 2e       	mov	r14, r24
    1b94:	f1 2c       	mov	r15, r1
    1b96:	ec 0e       	add	r14, r28
    1b98:	fd 1e       	adc	r15, r29
    1b9a:	ce 01       	movw	r24, r28
    1b9c:	01 96       	adiw	r24, 0x01	; 1
    1b9e:	b7 01       	movw	r22, r14
    1ba0:	0e 94 f0 0f 	call	0x1fe0	; 0x1fe0 <__unpack_f>
    1ba4:	8e 01       	movw	r16, r28
    1ba6:	0f 5e       	subi	r16, 0xEF	; 239
    1ba8:	1f 4f       	sbci	r17, 0xFF	; 255
    1baa:	ce 01       	movw	r24, r28
    1bac:	05 96       	adiw	r24, 0x05	; 5
    1bae:	b8 01       	movw	r22, r16
    1bb0:	0e 94 f0 0f 	call	0x1fe0	; 0x1fe0 <__unpack_f>
    1bb4:	89 85       	ldd	r24, Y+9	; 0x09
    1bb6:	82 30       	cpi	r24, 0x02	; 2
    1bb8:	40 f0       	brcs	.+16     	; 0x1bca <__gesf2+0x56>
    1bba:	89 89       	ldd	r24, Y+17	; 0x11
    1bbc:	82 30       	cpi	r24, 0x02	; 2
    1bbe:	28 f0       	brcs	.+10     	; 0x1bca <__gesf2+0x56>
    1bc0:	c7 01       	movw	r24, r14
    1bc2:	b8 01       	movw	r22, r16
    1bc4:	0e 94 68 10 	call	0x20d0	; 0x20d0 <__fpcmp_parts_f>
    1bc8:	01 c0       	rjmp	.+2      	; 0x1bcc <__gesf2+0x58>
    1bca:	8f ef       	ldi	r24, 0xFF	; 255
    1bcc:	68 96       	adiw	r28, 0x18	; 24
    1bce:	e6 e0       	ldi	r30, 0x06	; 6
    1bd0:	0c 94 91 13 	jmp	0x2722	; 0x2722 <__epilogue_restores__+0x18>

00001bd4 <__ltsf2>:
    1bd4:	a8 e1       	ldi	r26, 0x18	; 24
    1bd6:	b0 e0       	ldi	r27, 0x00	; 0
    1bd8:	e0 ef       	ldi	r30, 0xF0	; 240
    1bda:	fd e0       	ldi	r31, 0x0D	; 13
    1bdc:	0c 94 75 13 	jmp	0x26ea	; 0x26ea <__prologue_saves__+0x18>
    1be0:	69 83       	std	Y+1, r22	; 0x01
    1be2:	7a 83       	std	Y+2, r23	; 0x02
    1be4:	8b 83       	std	Y+3, r24	; 0x03
    1be6:	9c 83       	std	Y+4, r25	; 0x04
    1be8:	2d 83       	std	Y+5, r18	; 0x05
    1bea:	3e 83       	std	Y+6, r19	; 0x06
    1bec:	4f 83       	std	Y+7, r20	; 0x07
    1bee:	58 87       	std	Y+8, r21	; 0x08
    1bf0:	89 e0       	ldi	r24, 0x09	; 9
    1bf2:	e8 2e       	mov	r14, r24
    1bf4:	f1 2c       	mov	r15, r1
    1bf6:	ec 0e       	add	r14, r28
    1bf8:	fd 1e       	adc	r15, r29
    1bfa:	ce 01       	movw	r24, r28
    1bfc:	01 96       	adiw	r24, 0x01	; 1
    1bfe:	b7 01       	movw	r22, r14
    1c00:	0e 94 f0 0f 	call	0x1fe0	; 0x1fe0 <__unpack_f>
    1c04:	8e 01       	movw	r16, r28
    1c06:	0f 5e       	subi	r16, 0xEF	; 239
    1c08:	1f 4f       	sbci	r17, 0xFF	; 255
    1c0a:	ce 01       	movw	r24, r28
    1c0c:	05 96       	adiw	r24, 0x05	; 5
    1c0e:	b8 01       	movw	r22, r16
    1c10:	0e 94 f0 0f 	call	0x1fe0	; 0x1fe0 <__unpack_f>
    1c14:	89 85       	ldd	r24, Y+9	; 0x09
    1c16:	82 30       	cpi	r24, 0x02	; 2
    1c18:	40 f0       	brcs	.+16     	; 0x1c2a <__ltsf2+0x56>
    1c1a:	89 89       	ldd	r24, Y+17	; 0x11
    1c1c:	82 30       	cpi	r24, 0x02	; 2
    1c1e:	28 f0       	brcs	.+10     	; 0x1c2a <__ltsf2+0x56>
    1c20:	c7 01       	movw	r24, r14
    1c22:	b8 01       	movw	r22, r16
    1c24:	0e 94 68 10 	call	0x20d0	; 0x20d0 <__fpcmp_parts_f>
    1c28:	01 c0       	rjmp	.+2      	; 0x1c2c <__ltsf2+0x58>
    1c2a:	81 e0       	ldi	r24, 0x01	; 1
    1c2c:	68 96       	adiw	r28, 0x18	; 24
    1c2e:	e6 e0       	ldi	r30, 0x06	; 6
    1c30:	0c 94 91 13 	jmp	0x2722	; 0x2722 <__epilogue_restores__+0x18>

00001c34 <__floatsisf>:
    1c34:	a8 e0       	ldi	r26, 0x08	; 8
    1c36:	b0 e0       	ldi	r27, 0x00	; 0
    1c38:	e0 e2       	ldi	r30, 0x20	; 32
    1c3a:	fe e0       	ldi	r31, 0x0E	; 14
    1c3c:	0c 94 72 13 	jmp	0x26e4	; 0x26e4 <__prologue_saves__+0x12>
    1c40:	9b 01       	movw	r18, r22
    1c42:	ac 01       	movw	r20, r24
    1c44:	83 e0       	ldi	r24, 0x03	; 3
    1c46:	89 83       	std	Y+1, r24	; 0x01
    1c48:	da 01       	movw	r26, r20
    1c4a:	c9 01       	movw	r24, r18
    1c4c:	88 27       	eor	r24, r24
    1c4e:	b7 fd       	sbrc	r27, 7
    1c50:	83 95       	inc	r24
    1c52:	99 27       	eor	r25, r25
    1c54:	aa 27       	eor	r26, r26
    1c56:	bb 27       	eor	r27, r27
    1c58:	b8 2e       	mov	r11, r24
    1c5a:	21 15       	cp	r18, r1
    1c5c:	31 05       	cpc	r19, r1
    1c5e:	41 05       	cpc	r20, r1
    1c60:	51 05       	cpc	r21, r1
    1c62:	19 f4       	brne	.+6      	; 0x1c6a <__floatsisf+0x36>
    1c64:	82 e0       	ldi	r24, 0x02	; 2
    1c66:	89 83       	std	Y+1, r24	; 0x01
    1c68:	3a c0       	rjmp	.+116    	; 0x1cde <__floatsisf+0xaa>
    1c6a:	88 23       	and	r24, r24
    1c6c:	a9 f0       	breq	.+42     	; 0x1c98 <__floatsisf+0x64>
    1c6e:	20 30       	cpi	r18, 0x00	; 0
    1c70:	80 e0       	ldi	r24, 0x00	; 0
    1c72:	38 07       	cpc	r19, r24
    1c74:	80 e0       	ldi	r24, 0x00	; 0
    1c76:	48 07       	cpc	r20, r24
    1c78:	80 e8       	ldi	r24, 0x80	; 128
    1c7a:	58 07       	cpc	r21, r24
    1c7c:	29 f4       	brne	.+10     	; 0x1c88 <__floatsisf+0x54>
    1c7e:	60 e0       	ldi	r22, 0x00	; 0
    1c80:	70 e0       	ldi	r23, 0x00	; 0
    1c82:	80 e0       	ldi	r24, 0x00	; 0
    1c84:	9f ec       	ldi	r25, 0xCF	; 207
    1c86:	30 c0       	rjmp	.+96     	; 0x1ce8 <__floatsisf+0xb4>
    1c88:	ee 24       	eor	r14, r14
    1c8a:	ff 24       	eor	r15, r15
    1c8c:	87 01       	movw	r16, r14
    1c8e:	e2 1a       	sub	r14, r18
    1c90:	f3 0a       	sbc	r15, r19
    1c92:	04 0b       	sbc	r16, r20
    1c94:	15 0b       	sbc	r17, r21
    1c96:	02 c0       	rjmp	.+4      	; 0x1c9c <__floatsisf+0x68>
    1c98:	79 01       	movw	r14, r18
    1c9a:	8a 01       	movw	r16, r20
    1c9c:	8e e1       	ldi	r24, 0x1E	; 30
    1c9e:	c8 2e       	mov	r12, r24
    1ca0:	d1 2c       	mov	r13, r1
    1ca2:	dc 82       	std	Y+4, r13	; 0x04
    1ca4:	cb 82       	std	Y+3, r12	; 0x03
    1ca6:	ed 82       	std	Y+5, r14	; 0x05
    1ca8:	fe 82       	std	Y+6, r15	; 0x06
    1caa:	0f 83       	std	Y+7, r16	; 0x07
    1cac:	18 87       	std	Y+8, r17	; 0x08
    1cae:	c8 01       	movw	r24, r16
    1cb0:	b7 01       	movw	r22, r14
    1cb2:	0e 94 cc 0e 	call	0x1d98	; 0x1d98 <__clzsi2>
    1cb6:	01 97       	sbiw	r24, 0x01	; 1
    1cb8:	18 16       	cp	r1, r24
    1cba:	19 06       	cpc	r1, r25
    1cbc:	84 f4       	brge	.+32     	; 0x1cde <__floatsisf+0xaa>
    1cbe:	08 2e       	mov	r0, r24
    1cc0:	04 c0       	rjmp	.+8      	; 0x1cca <__floatsisf+0x96>
    1cc2:	ee 0c       	add	r14, r14
    1cc4:	ff 1c       	adc	r15, r15
    1cc6:	00 1f       	adc	r16, r16
    1cc8:	11 1f       	adc	r17, r17
    1cca:	0a 94       	dec	r0
    1ccc:	d2 f7       	brpl	.-12     	; 0x1cc2 <__floatsisf+0x8e>
    1cce:	ed 82       	std	Y+5, r14	; 0x05
    1cd0:	fe 82       	std	Y+6, r15	; 0x06
    1cd2:	0f 83       	std	Y+7, r16	; 0x07
    1cd4:	18 87       	std	Y+8, r17	; 0x08
    1cd6:	c8 1a       	sub	r12, r24
    1cd8:	d9 0a       	sbc	r13, r25
    1cda:	dc 82       	std	Y+4, r13	; 0x04
    1cdc:	cb 82       	std	Y+3, r12	; 0x03
    1cde:	ba 82       	std	Y+2, r11	; 0x02
    1ce0:	ce 01       	movw	r24, r28
    1ce2:	01 96       	adiw	r24, 0x01	; 1
    1ce4:	0e 94 1b 0f 	call	0x1e36	; 0x1e36 <__pack_f>
    1ce8:	28 96       	adiw	r28, 0x08	; 8
    1cea:	e9 e0       	ldi	r30, 0x09	; 9
    1cec:	0c 94 8e 13 	jmp	0x271c	; 0x271c <__epilogue_restores__+0x12>

00001cf0 <__fixsfsi>:
    1cf0:	ac e0       	ldi	r26, 0x0C	; 12
    1cf2:	b0 e0       	ldi	r27, 0x00	; 0
    1cf4:	ee e7       	ldi	r30, 0x7E	; 126
    1cf6:	fe e0       	ldi	r31, 0x0E	; 14
    1cf8:	0c 94 79 13 	jmp	0x26f2	; 0x26f2 <__prologue_saves__+0x20>
    1cfc:	69 83       	std	Y+1, r22	; 0x01
    1cfe:	7a 83       	std	Y+2, r23	; 0x02
    1d00:	8b 83       	std	Y+3, r24	; 0x03
    1d02:	9c 83       	std	Y+4, r25	; 0x04
    1d04:	ce 01       	movw	r24, r28
    1d06:	01 96       	adiw	r24, 0x01	; 1
    1d08:	be 01       	movw	r22, r28
    1d0a:	6b 5f       	subi	r22, 0xFB	; 251
    1d0c:	7f 4f       	sbci	r23, 0xFF	; 255
    1d0e:	0e 94 f0 0f 	call	0x1fe0	; 0x1fe0 <__unpack_f>
    1d12:	8d 81       	ldd	r24, Y+5	; 0x05
    1d14:	82 30       	cpi	r24, 0x02	; 2
    1d16:	61 f1       	breq	.+88     	; 0x1d70 <__fixsfsi+0x80>
    1d18:	82 30       	cpi	r24, 0x02	; 2
    1d1a:	50 f1       	brcs	.+84     	; 0x1d70 <__fixsfsi+0x80>
    1d1c:	84 30       	cpi	r24, 0x04	; 4
    1d1e:	21 f4       	brne	.+8      	; 0x1d28 <__fixsfsi+0x38>
    1d20:	8e 81       	ldd	r24, Y+6	; 0x06
    1d22:	88 23       	and	r24, r24
    1d24:	51 f1       	breq	.+84     	; 0x1d7a <__fixsfsi+0x8a>
    1d26:	2e c0       	rjmp	.+92     	; 0x1d84 <__fixsfsi+0x94>
    1d28:	2f 81       	ldd	r18, Y+7	; 0x07
    1d2a:	38 85       	ldd	r19, Y+8	; 0x08
    1d2c:	37 fd       	sbrc	r19, 7
    1d2e:	20 c0       	rjmp	.+64     	; 0x1d70 <__fixsfsi+0x80>
    1d30:	6e 81       	ldd	r22, Y+6	; 0x06
    1d32:	2f 31       	cpi	r18, 0x1F	; 31
    1d34:	31 05       	cpc	r19, r1
    1d36:	1c f0       	brlt	.+6      	; 0x1d3e <__fixsfsi+0x4e>
    1d38:	66 23       	and	r22, r22
    1d3a:	f9 f0       	breq	.+62     	; 0x1d7a <__fixsfsi+0x8a>
    1d3c:	23 c0       	rjmp	.+70     	; 0x1d84 <__fixsfsi+0x94>
    1d3e:	8e e1       	ldi	r24, 0x1E	; 30
    1d40:	90 e0       	ldi	r25, 0x00	; 0
    1d42:	82 1b       	sub	r24, r18
    1d44:	93 0b       	sbc	r25, r19
    1d46:	29 85       	ldd	r18, Y+9	; 0x09
    1d48:	3a 85       	ldd	r19, Y+10	; 0x0a
    1d4a:	4b 85       	ldd	r20, Y+11	; 0x0b
    1d4c:	5c 85       	ldd	r21, Y+12	; 0x0c
    1d4e:	04 c0       	rjmp	.+8      	; 0x1d58 <__fixsfsi+0x68>
    1d50:	56 95       	lsr	r21
    1d52:	47 95       	ror	r20
    1d54:	37 95       	ror	r19
    1d56:	27 95       	ror	r18
    1d58:	8a 95       	dec	r24
    1d5a:	d2 f7       	brpl	.-12     	; 0x1d50 <__fixsfsi+0x60>
    1d5c:	66 23       	and	r22, r22
    1d5e:	b1 f0       	breq	.+44     	; 0x1d8c <__fixsfsi+0x9c>
    1d60:	50 95       	com	r21
    1d62:	40 95       	com	r20
    1d64:	30 95       	com	r19
    1d66:	21 95       	neg	r18
    1d68:	3f 4f       	sbci	r19, 0xFF	; 255
    1d6a:	4f 4f       	sbci	r20, 0xFF	; 255
    1d6c:	5f 4f       	sbci	r21, 0xFF	; 255
    1d6e:	0e c0       	rjmp	.+28     	; 0x1d8c <__fixsfsi+0x9c>
    1d70:	20 e0       	ldi	r18, 0x00	; 0
    1d72:	30 e0       	ldi	r19, 0x00	; 0
    1d74:	40 e0       	ldi	r20, 0x00	; 0
    1d76:	50 e0       	ldi	r21, 0x00	; 0
    1d78:	09 c0       	rjmp	.+18     	; 0x1d8c <__fixsfsi+0x9c>
    1d7a:	2f ef       	ldi	r18, 0xFF	; 255
    1d7c:	3f ef       	ldi	r19, 0xFF	; 255
    1d7e:	4f ef       	ldi	r20, 0xFF	; 255
    1d80:	5f e7       	ldi	r21, 0x7F	; 127
    1d82:	04 c0       	rjmp	.+8      	; 0x1d8c <__fixsfsi+0x9c>
    1d84:	20 e0       	ldi	r18, 0x00	; 0
    1d86:	30 e0       	ldi	r19, 0x00	; 0
    1d88:	40 e0       	ldi	r20, 0x00	; 0
    1d8a:	50 e8       	ldi	r21, 0x80	; 128
    1d8c:	b9 01       	movw	r22, r18
    1d8e:	ca 01       	movw	r24, r20
    1d90:	2c 96       	adiw	r28, 0x0c	; 12
    1d92:	e2 e0       	ldi	r30, 0x02	; 2
    1d94:	0c 94 95 13 	jmp	0x272a	; 0x272a <__epilogue_restores__+0x20>

00001d98 <__clzsi2>:
    1d98:	ef 92       	push	r14
    1d9a:	ff 92       	push	r15
    1d9c:	0f 93       	push	r16
    1d9e:	1f 93       	push	r17
    1da0:	7b 01       	movw	r14, r22
    1da2:	8c 01       	movw	r16, r24
    1da4:	80 e0       	ldi	r24, 0x00	; 0
    1da6:	e8 16       	cp	r14, r24
    1da8:	80 e0       	ldi	r24, 0x00	; 0
    1daa:	f8 06       	cpc	r15, r24
    1dac:	81 e0       	ldi	r24, 0x01	; 1
    1dae:	08 07       	cpc	r16, r24
    1db0:	80 e0       	ldi	r24, 0x00	; 0
    1db2:	18 07       	cpc	r17, r24
    1db4:	88 f4       	brcc	.+34     	; 0x1dd8 <__clzsi2+0x40>
    1db6:	8f ef       	ldi	r24, 0xFF	; 255
    1db8:	e8 16       	cp	r14, r24
    1dba:	f1 04       	cpc	r15, r1
    1dbc:	01 05       	cpc	r16, r1
    1dbe:	11 05       	cpc	r17, r1
    1dc0:	31 f0       	breq	.+12     	; 0x1dce <__clzsi2+0x36>
    1dc2:	28 f0       	brcs	.+10     	; 0x1dce <__clzsi2+0x36>
    1dc4:	88 e0       	ldi	r24, 0x08	; 8
    1dc6:	90 e0       	ldi	r25, 0x00	; 0
    1dc8:	a0 e0       	ldi	r26, 0x00	; 0
    1dca:	b0 e0       	ldi	r27, 0x00	; 0
    1dcc:	17 c0       	rjmp	.+46     	; 0x1dfc <__clzsi2+0x64>
    1dce:	80 e0       	ldi	r24, 0x00	; 0
    1dd0:	90 e0       	ldi	r25, 0x00	; 0
    1dd2:	a0 e0       	ldi	r26, 0x00	; 0
    1dd4:	b0 e0       	ldi	r27, 0x00	; 0
    1dd6:	12 c0       	rjmp	.+36     	; 0x1dfc <__clzsi2+0x64>
    1dd8:	80 e0       	ldi	r24, 0x00	; 0
    1dda:	e8 16       	cp	r14, r24
    1ddc:	80 e0       	ldi	r24, 0x00	; 0
    1dde:	f8 06       	cpc	r15, r24
    1de0:	80 e0       	ldi	r24, 0x00	; 0
    1de2:	08 07       	cpc	r16, r24
    1de4:	81 e0       	ldi	r24, 0x01	; 1
    1de6:	18 07       	cpc	r17, r24
    1de8:	28 f0       	brcs	.+10     	; 0x1df4 <__clzsi2+0x5c>
    1dea:	88 e1       	ldi	r24, 0x18	; 24
    1dec:	90 e0       	ldi	r25, 0x00	; 0
    1dee:	a0 e0       	ldi	r26, 0x00	; 0
    1df0:	b0 e0       	ldi	r27, 0x00	; 0
    1df2:	04 c0       	rjmp	.+8      	; 0x1dfc <__clzsi2+0x64>
    1df4:	80 e1       	ldi	r24, 0x10	; 16
    1df6:	90 e0       	ldi	r25, 0x00	; 0
    1df8:	a0 e0       	ldi	r26, 0x00	; 0
    1dfa:	b0 e0       	ldi	r27, 0x00	; 0
    1dfc:	20 e2       	ldi	r18, 0x20	; 32
    1dfe:	30 e0       	ldi	r19, 0x00	; 0
    1e00:	40 e0       	ldi	r20, 0x00	; 0
    1e02:	50 e0       	ldi	r21, 0x00	; 0
    1e04:	28 1b       	sub	r18, r24
    1e06:	39 0b       	sbc	r19, r25
    1e08:	4a 0b       	sbc	r20, r26
    1e0a:	5b 0b       	sbc	r21, r27
    1e0c:	04 c0       	rjmp	.+8      	; 0x1e16 <__clzsi2+0x7e>
    1e0e:	16 95       	lsr	r17
    1e10:	07 95       	ror	r16
    1e12:	f7 94       	ror	r15
    1e14:	e7 94       	ror	r14
    1e16:	8a 95       	dec	r24
    1e18:	d2 f7       	brpl	.-12     	; 0x1e0e <__clzsi2+0x76>
    1e1a:	f7 01       	movw	r30, r14
    1e1c:	ef 5d       	subi	r30, 0xDF	; 223
    1e1e:	fe 4f       	sbci	r31, 0xFE	; 254
    1e20:	80 81       	ld	r24, Z
    1e22:	28 1b       	sub	r18, r24
    1e24:	31 09       	sbc	r19, r1
    1e26:	41 09       	sbc	r20, r1
    1e28:	51 09       	sbc	r21, r1
    1e2a:	c9 01       	movw	r24, r18
    1e2c:	1f 91       	pop	r17
    1e2e:	0f 91       	pop	r16
    1e30:	ff 90       	pop	r15
    1e32:	ef 90       	pop	r14
    1e34:	08 95       	ret

00001e36 <__pack_f>:
    1e36:	df 92       	push	r13
    1e38:	ef 92       	push	r14
    1e3a:	ff 92       	push	r15
    1e3c:	0f 93       	push	r16
    1e3e:	1f 93       	push	r17
    1e40:	fc 01       	movw	r30, r24
    1e42:	e4 80       	ldd	r14, Z+4	; 0x04
    1e44:	f5 80       	ldd	r15, Z+5	; 0x05
    1e46:	06 81       	ldd	r16, Z+6	; 0x06
    1e48:	17 81       	ldd	r17, Z+7	; 0x07
    1e4a:	d1 80       	ldd	r13, Z+1	; 0x01
    1e4c:	80 81       	ld	r24, Z
    1e4e:	82 30       	cpi	r24, 0x02	; 2
    1e50:	48 f4       	brcc	.+18     	; 0x1e64 <__pack_f+0x2e>
    1e52:	80 e0       	ldi	r24, 0x00	; 0
    1e54:	90 e0       	ldi	r25, 0x00	; 0
    1e56:	a0 e1       	ldi	r26, 0x10	; 16
    1e58:	b0 e0       	ldi	r27, 0x00	; 0
    1e5a:	e8 2a       	or	r14, r24
    1e5c:	f9 2a       	or	r15, r25
    1e5e:	0a 2b       	or	r16, r26
    1e60:	1b 2b       	or	r17, r27
    1e62:	a5 c0       	rjmp	.+330    	; 0x1fae <__pack_f+0x178>
    1e64:	84 30       	cpi	r24, 0x04	; 4
    1e66:	09 f4       	brne	.+2      	; 0x1e6a <__pack_f+0x34>
    1e68:	9f c0       	rjmp	.+318    	; 0x1fa8 <__pack_f+0x172>
    1e6a:	82 30       	cpi	r24, 0x02	; 2
    1e6c:	21 f4       	brne	.+8      	; 0x1e76 <__pack_f+0x40>
    1e6e:	ee 24       	eor	r14, r14
    1e70:	ff 24       	eor	r15, r15
    1e72:	87 01       	movw	r16, r14
    1e74:	05 c0       	rjmp	.+10     	; 0x1e80 <__pack_f+0x4a>
    1e76:	e1 14       	cp	r14, r1
    1e78:	f1 04       	cpc	r15, r1
    1e7a:	01 05       	cpc	r16, r1
    1e7c:	11 05       	cpc	r17, r1
    1e7e:	19 f4       	brne	.+6      	; 0x1e86 <__pack_f+0x50>
    1e80:	e0 e0       	ldi	r30, 0x00	; 0
    1e82:	f0 e0       	ldi	r31, 0x00	; 0
    1e84:	96 c0       	rjmp	.+300    	; 0x1fb2 <__pack_f+0x17c>
    1e86:	62 81       	ldd	r22, Z+2	; 0x02
    1e88:	73 81       	ldd	r23, Z+3	; 0x03
    1e8a:	9f ef       	ldi	r25, 0xFF	; 255
    1e8c:	62 38       	cpi	r22, 0x82	; 130
    1e8e:	79 07       	cpc	r23, r25
    1e90:	0c f0       	brlt	.+2      	; 0x1e94 <__pack_f+0x5e>
    1e92:	5b c0       	rjmp	.+182    	; 0x1f4a <__pack_f+0x114>
    1e94:	22 e8       	ldi	r18, 0x82	; 130
    1e96:	3f ef       	ldi	r19, 0xFF	; 255
    1e98:	26 1b       	sub	r18, r22
    1e9a:	37 0b       	sbc	r19, r23
    1e9c:	2a 31       	cpi	r18, 0x1A	; 26
    1e9e:	31 05       	cpc	r19, r1
    1ea0:	2c f0       	brlt	.+10     	; 0x1eac <__pack_f+0x76>
    1ea2:	20 e0       	ldi	r18, 0x00	; 0
    1ea4:	30 e0       	ldi	r19, 0x00	; 0
    1ea6:	40 e0       	ldi	r20, 0x00	; 0
    1ea8:	50 e0       	ldi	r21, 0x00	; 0
    1eaa:	2a c0       	rjmp	.+84     	; 0x1f00 <__pack_f+0xca>
    1eac:	b8 01       	movw	r22, r16
    1eae:	a7 01       	movw	r20, r14
    1eb0:	02 2e       	mov	r0, r18
    1eb2:	04 c0       	rjmp	.+8      	; 0x1ebc <__pack_f+0x86>
    1eb4:	76 95       	lsr	r23
    1eb6:	67 95       	ror	r22
    1eb8:	57 95       	ror	r21
    1eba:	47 95       	ror	r20
    1ebc:	0a 94       	dec	r0
    1ebe:	d2 f7       	brpl	.-12     	; 0x1eb4 <__pack_f+0x7e>
    1ec0:	81 e0       	ldi	r24, 0x01	; 1
    1ec2:	90 e0       	ldi	r25, 0x00	; 0
    1ec4:	a0 e0       	ldi	r26, 0x00	; 0
    1ec6:	b0 e0       	ldi	r27, 0x00	; 0
    1ec8:	04 c0       	rjmp	.+8      	; 0x1ed2 <__pack_f+0x9c>
    1eca:	88 0f       	add	r24, r24
    1ecc:	99 1f       	adc	r25, r25
    1ece:	aa 1f       	adc	r26, r26
    1ed0:	bb 1f       	adc	r27, r27
    1ed2:	2a 95       	dec	r18
    1ed4:	d2 f7       	brpl	.-12     	; 0x1eca <__pack_f+0x94>
    1ed6:	01 97       	sbiw	r24, 0x01	; 1
    1ed8:	a1 09       	sbc	r26, r1
    1eda:	b1 09       	sbc	r27, r1
    1edc:	8e 21       	and	r24, r14
    1ede:	9f 21       	and	r25, r15
    1ee0:	a0 23       	and	r26, r16
    1ee2:	b1 23       	and	r27, r17
    1ee4:	00 97       	sbiw	r24, 0x00	; 0
    1ee6:	a1 05       	cpc	r26, r1
    1ee8:	b1 05       	cpc	r27, r1
    1eea:	21 f0       	breq	.+8      	; 0x1ef4 <__pack_f+0xbe>
    1eec:	81 e0       	ldi	r24, 0x01	; 1
    1eee:	90 e0       	ldi	r25, 0x00	; 0
    1ef0:	a0 e0       	ldi	r26, 0x00	; 0
    1ef2:	b0 e0       	ldi	r27, 0x00	; 0
    1ef4:	9a 01       	movw	r18, r20
    1ef6:	ab 01       	movw	r20, r22
    1ef8:	28 2b       	or	r18, r24
    1efa:	39 2b       	or	r19, r25
    1efc:	4a 2b       	or	r20, r26
    1efe:	5b 2b       	or	r21, r27
    1f00:	da 01       	movw	r26, r20
    1f02:	c9 01       	movw	r24, r18
    1f04:	8f 77       	andi	r24, 0x7F	; 127
    1f06:	90 70       	andi	r25, 0x00	; 0
    1f08:	a0 70       	andi	r26, 0x00	; 0
    1f0a:	b0 70       	andi	r27, 0x00	; 0
    1f0c:	80 34       	cpi	r24, 0x40	; 64
    1f0e:	91 05       	cpc	r25, r1
    1f10:	a1 05       	cpc	r26, r1
    1f12:	b1 05       	cpc	r27, r1
    1f14:	39 f4       	brne	.+14     	; 0x1f24 <__pack_f+0xee>
    1f16:	27 ff       	sbrs	r18, 7
    1f18:	09 c0       	rjmp	.+18     	; 0x1f2c <__pack_f+0xf6>
    1f1a:	20 5c       	subi	r18, 0xC0	; 192
    1f1c:	3f 4f       	sbci	r19, 0xFF	; 255
    1f1e:	4f 4f       	sbci	r20, 0xFF	; 255
    1f20:	5f 4f       	sbci	r21, 0xFF	; 255
    1f22:	04 c0       	rjmp	.+8      	; 0x1f2c <__pack_f+0xf6>
    1f24:	21 5c       	subi	r18, 0xC1	; 193
    1f26:	3f 4f       	sbci	r19, 0xFF	; 255
    1f28:	4f 4f       	sbci	r20, 0xFF	; 255
    1f2a:	5f 4f       	sbci	r21, 0xFF	; 255
    1f2c:	e0 e0       	ldi	r30, 0x00	; 0
    1f2e:	f0 e0       	ldi	r31, 0x00	; 0
    1f30:	20 30       	cpi	r18, 0x00	; 0
    1f32:	a0 e0       	ldi	r26, 0x00	; 0
    1f34:	3a 07       	cpc	r19, r26
    1f36:	a0 e0       	ldi	r26, 0x00	; 0
    1f38:	4a 07       	cpc	r20, r26
    1f3a:	a0 e4       	ldi	r26, 0x40	; 64
    1f3c:	5a 07       	cpc	r21, r26
    1f3e:	10 f0       	brcs	.+4      	; 0x1f44 <__pack_f+0x10e>
    1f40:	e1 e0       	ldi	r30, 0x01	; 1
    1f42:	f0 e0       	ldi	r31, 0x00	; 0
    1f44:	79 01       	movw	r14, r18
    1f46:	8a 01       	movw	r16, r20
    1f48:	27 c0       	rjmp	.+78     	; 0x1f98 <__pack_f+0x162>
    1f4a:	60 38       	cpi	r22, 0x80	; 128
    1f4c:	71 05       	cpc	r23, r1
    1f4e:	64 f5       	brge	.+88     	; 0x1fa8 <__pack_f+0x172>
    1f50:	fb 01       	movw	r30, r22
    1f52:	e1 58       	subi	r30, 0x81	; 129
    1f54:	ff 4f       	sbci	r31, 0xFF	; 255
    1f56:	d8 01       	movw	r26, r16
    1f58:	c7 01       	movw	r24, r14
    1f5a:	8f 77       	andi	r24, 0x7F	; 127
    1f5c:	90 70       	andi	r25, 0x00	; 0
    1f5e:	a0 70       	andi	r26, 0x00	; 0
    1f60:	b0 70       	andi	r27, 0x00	; 0
    1f62:	80 34       	cpi	r24, 0x40	; 64
    1f64:	91 05       	cpc	r25, r1
    1f66:	a1 05       	cpc	r26, r1
    1f68:	b1 05       	cpc	r27, r1
    1f6a:	39 f4       	brne	.+14     	; 0x1f7a <__pack_f+0x144>
    1f6c:	e7 fe       	sbrs	r14, 7
    1f6e:	0d c0       	rjmp	.+26     	; 0x1f8a <__pack_f+0x154>
    1f70:	80 e4       	ldi	r24, 0x40	; 64
    1f72:	90 e0       	ldi	r25, 0x00	; 0
    1f74:	a0 e0       	ldi	r26, 0x00	; 0
    1f76:	b0 e0       	ldi	r27, 0x00	; 0
    1f78:	04 c0       	rjmp	.+8      	; 0x1f82 <__pack_f+0x14c>
    1f7a:	8f e3       	ldi	r24, 0x3F	; 63
    1f7c:	90 e0       	ldi	r25, 0x00	; 0
    1f7e:	a0 e0       	ldi	r26, 0x00	; 0
    1f80:	b0 e0       	ldi	r27, 0x00	; 0
    1f82:	e8 0e       	add	r14, r24
    1f84:	f9 1e       	adc	r15, r25
    1f86:	0a 1f       	adc	r16, r26
    1f88:	1b 1f       	adc	r17, r27
    1f8a:	17 ff       	sbrs	r17, 7
    1f8c:	05 c0       	rjmp	.+10     	; 0x1f98 <__pack_f+0x162>
    1f8e:	16 95       	lsr	r17
    1f90:	07 95       	ror	r16
    1f92:	f7 94       	ror	r15
    1f94:	e7 94       	ror	r14
    1f96:	31 96       	adiw	r30, 0x01	; 1
    1f98:	87 e0       	ldi	r24, 0x07	; 7
    1f9a:	16 95       	lsr	r17
    1f9c:	07 95       	ror	r16
    1f9e:	f7 94       	ror	r15
    1fa0:	e7 94       	ror	r14
    1fa2:	8a 95       	dec	r24
    1fa4:	d1 f7       	brne	.-12     	; 0x1f9a <__pack_f+0x164>
    1fa6:	05 c0       	rjmp	.+10     	; 0x1fb2 <__pack_f+0x17c>
    1fa8:	ee 24       	eor	r14, r14
    1faa:	ff 24       	eor	r15, r15
    1fac:	87 01       	movw	r16, r14
    1fae:	ef ef       	ldi	r30, 0xFF	; 255
    1fb0:	f0 e0       	ldi	r31, 0x00	; 0
    1fb2:	6e 2f       	mov	r22, r30
    1fb4:	67 95       	ror	r22
    1fb6:	66 27       	eor	r22, r22
    1fb8:	67 95       	ror	r22
    1fba:	90 2f       	mov	r25, r16
    1fbc:	9f 77       	andi	r25, 0x7F	; 127
    1fbe:	d7 94       	ror	r13
    1fc0:	dd 24       	eor	r13, r13
    1fc2:	d7 94       	ror	r13
    1fc4:	8e 2f       	mov	r24, r30
    1fc6:	86 95       	lsr	r24
    1fc8:	49 2f       	mov	r20, r25
    1fca:	46 2b       	or	r20, r22
    1fcc:	58 2f       	mov	r21, r24
    1fce:	5d 29       	or	r21, r13
    1fd0:	b7 01       	movw	r22, r14
    1fd2:	ca 01       	movw	r24, r20
    1fd4:	1f 91       	pop	r17
    1fd6:	0f 91       	pop	r16
    1fd8:	ff 90       	pop	r15
    1fda:	ef 90       	pop	r14
    1fdc:	df 90       	pop	r13
    1fde:	08 95       	ret

00001fe0 <__unpack_f>:
    1fe0:	fc 01       	movw	r30, r24
    1fe2:	db 01       	movw	r26, r22
    1fe4:	40 81       	ld	r20, Z
    1fe6:	51 81       	ldd	r21, Z+1	; 0x01
    1fe8:	22 81       	ldd	r18, Z+2	; 0x02
    1fea:	62 2f       	mov	r22, r18
    1fec:	6f 77       	andi	r22, 0x7F	; 127
    1fee:	70 e0       	ldi	r23, 0x00	; 0
    1ff0:	22 1f       	adc	r18, r18
    1ff2:	22 27       	eor	r18, r18
    1ff4:	22 1f       	adc	r18, r18
    1ff6:	93 81       	ldd	r25, Z+3	; 0x03
    1ff8:	89 2f       	mov	r24, r25
    1ffa:	88 0f       	add	r24, r24
    1ffc:	82 2b       	or	r24, r18
    1ffe:	28 2f       	mov	r18, r24
    2000:	30 e0       	ldi	r19, 0x00	; 0
    2002:	99 1f       	adc	r25, r25
    2004:	99 27       	eor	r25, r25
    2006:	99 1f       	adc	r25, r25
    2008:	11 96       	adiw	r26, 0x01	; 1
    200a:	9c 93       	st	X, r25
    200c:	11 97       	sbiw	r26, 0x01	; 1
    200e:	21 15       	cp	r18, r1
    2010:	31 05       	cpc	r19, r1
    2012:	a9 f5       	brne	.+106    	; 0x207e <__unpack_f+0x9e>
    2014:	41 15       	cp	r20, r1
    2016:	51 05       	cpc	r21, r1
    2018:	61 05       	cpc	r22, r1
    201a:	71 05       	cpc	r23, r1
    201c:	11 f4       	brne	.+4      	; 0x2022 <__unpack_f+0x42>
    201e:	82 e0       	ldi	r24, 0x02	; 2
    2020:	37 c0       	rjmp	.+110    	; 0x2090 <__unpack_f+0xb0>
    2022:	82 e8       	ldi	r24, 0x82	; 130
    2024:	9f ef       	ldi	r25, 0xFF	; 255
    2026:	13 96       	adiw	r26, 0x03	; 3
    2028:	9c 93       	st	X, r25
    202a:	8e 93       	st	-X, r24
    202c:	12 97       	sbiw	r26, 0x02	; 2
    202e:	9a 01       	movw	r18, r20
    2030:	ab 01       	movw	r20, r22
    2032:	67 e0       	ldi	r22, 0x07	; 7
    2034:	22 0f       	add	r18, r18
    2036:	33 1f       	adc	r19, r19
    2038:	44 1f       	adc	r20, r20
    203a:	55 1f       	adc	r21, r21
    203c:	6a 95       	dec	r22
    203e:	d1 f7       	brne	.-12     	; 0x2034 <__unpack_f+0x54>
    2040:	83 e0       	ldi	r24, 0x03	; 3
    2042:	8c 93       	st	X, r24
    2044:	0d c0       	rjmp	.+26     	; 0x2060 <__unpack_f+0x80>
    2046:	22 0f       	add	r18, r18
    2048:	33 1f       	adc	r19, r19
    204a:	44 1f       	adc	r20, r20
    204c:	55 1f       	adc	r21, r21
    204e:	12 96       	adiw	r26, 0x02	; 2
    2050:	8d 91       	ld	r24, X+
    2052:	9c 91       	ld	r25, X
    2054:	13 97       	sbiw	r26, 0x03	; 3
    2056:	01 97       	sbiw	r24, 0x01	; 1
    2058:	13 96       	adiw	r26, 0x03	; 3
    205a:	9c 93       	st	X, r25
    205c:	8e 93       	st	-X, r24
    205e:	12 97       	sbiw	r26, 0x02	; 2
    2060:	20 30       	cpi	r18, 0x00	; 0
    2062:	80 e0       	ldi	r24, 0x00	; 0
    2064:	38 07       	cpc	r19, r24
    2066:	80 e0       	ldi	r24, 0x00	; 0
    2068:	48 07       	cpc	r20, r24
    206a:	80 e4       	ldi	r24, 0x40	; 64
    206c:	58 07       	cpc	r21, r24
    206e:	58 f3       	brcs	.-42     	; 0x2046 <__unpack_f+0x66>
    2070:	14 96       	adiw	r26, 0x04	; 4
    2072:	2d 93       	st	X+, r18
    2074:	3d 93       	st	X+, r19
    2076:	4d 93       	st	X+, r20
    2078:	5c 93       	st	X, r21
    207a:	17 97       	sbiw	r26, 0x07	; 7
    207c:	08 95       	ret
    207e:	2f 3f       	cpi	r18, 0xFF	; 255
    2080:	31 05       	cpc	r19, r1
    2082:	79 f4       	brne	.+30     	; 0x20a2 <__unpack_f+0xc2>
    2084:	41 15       	cp	r20, r1
    2086:	51 05       	cpc	r21, r1
    2088:	61 05       	cpc	r22, r1
    208a:	71 05       	cpc	r23, r1
    208c:	19 f4       	brne	.+6      	; 0x2094 <__unpack_f+0xb4>
    208e:	84 e0       	ldi	r24, 0x04	; 4
    2090:	8c 93       	st	X, r24
    2092:	08 95       	ret
    2094:	64 ff       	sbrs	r22, 4
    2096:	03 c0       	rjmp	.+6      	; 0x209e <__unpack_f+0xbe>
    2098:	81 e0       	ldi	r24, 0x01	; 1
    209a:	8c 93       	st	X, r24
    209c:	12 c0       	rjmp	.+36     	; 0x20c2 <__unpack_f+0xe2>
    209e:	1c 92       	st	X, r1
    20a0:	10 c0       	rjmp	.+32     	; 0x20c2 <__unpack_f+0xe2>
    20a2:	2f 57       	subi	r18, 0x7F	; 127
    20a4:	30 40       	sbci	r19, 0x00	; 0
    20a6:	13 96       	adiw	r26, 0x03	; 3
    20a8:	3c 93       	st	X, r19
    20aa:	2e 93       	st	-X, r18
    20ac:	12 97       	sbiw	r26, 0x02	; 2
    20ae:	83 e0       	ldi	r24, 0x03	; 3
    20b0:	8c 93       	st	X, r24
    20b2:	87 e0       	ldi	r24, 0x07	; 7
    20b4:	44 0f       	add	r20, r20
    20b6:	55 1f       	adc	r21, r21
    20b8:	66 1f       	adc	r22, r22
    20ba:	77 1f       	adc	r23, r23
    20bc:	8a 95       	dec	r24
    20be:	d1 f7       	brne	.-12     	; 0x20b4 <__unpack_f+0xd4>
    20c0:	70 64       	ori	r23, 0x40	; 64
    20c2:	14 96       	adiw	r26, 0x04	; 4
    20c4:	4d 93       	st	X+, r20
    20c6:	5d 93       	st	X+, r21
    20c8:	6d 93       	st	X+, r22
    20ca:	7c 93       	st	X, r23
    20cc:	17 97       	sbiw	r26, 0x07	; 7
    20ce:	08 95       	ret

000020d0 <__fpcmp_parts_f>:
    20d0:	1f 93       	push	r17
    20d2:	dc 01       	movw	r26, r24
    20d4:	fb 01       	movw	r30, r22
    20d6:	9c 91       	ld	r25, X
    20d8:	92 30       	cpi	r25, 0x02	; 2
    20da:	08 f4       	brcc	.+2      	; 0x20de <__fpcmp_parts_f+0xe>
    20dc:	47 c0       	rjmp	.+142    	; 0x216c <__fpcmp_parts_f+0x9c>
    20de:	80 81       	ld	r24, Z
    20e0:	82 30       	cpi	r24, 0x02	; 2
    20e2:	08 f4       	brcc	.+2      	; 0x20e6 <__fpcmp_parts_f+0x16>
    20e4:	43 c0       	rjmp	.+134    	; 0x216c <__fpcmp_parts_f+0x9c>
    20e6:	94 30       	cpi	r25, 0x04	; 4
    20e8:	51 f4       	brne	.+20     	; 0x20fe <__fpcmp_parts_f+0x2e>
    20ea:	11 96       	adiw	r26, 0x01	; 1
    20ec:	1c 91       	ld	r17, X
    20ee:	84 30       	cpi	r24, 0x04	; 4
    20f0:	99 f5       	brne	.+102    	; 0x2158 <__fpcmp_parts_f+0x88>
    20f2:	81 81       	ldd	r24, Z+1	; 0x01
    20f4:	68 2f       	mov	r22, r24
    20f6:	70 e0       	ldi	r23, 0x00	; 0
    20f8:	61 1b       	sub	r22, r17
    20fa:	71 09       	sbc	r23, r1
    20fc:	3f c0       	rjmp	.+126    	; 0x217c <__fpcmp_parts_f+0xac>
    20fe:	84 30       	cpi	r24, 0x04	; 4
    2100:	21 f0       	breq	.+8      	; 0x210a <__fpcmp_parts_f+0x3a>
    2102:	92 30       	cpi	r25, 0x02	; 2
    2104:	31 f4       	brne	.+12     	; 0x2112 <__fpcmp_parts_f+0x42>
    2106:	82 30       	cpi	r24, 0x02	; 2
    2108:	b9 f1       	breq	.+110    	; 0x2178 <__fpcmp_parts_f+0xa8>
    210a:	81 81       	ldd	r24, Z+1	; 0x01
    210c:	88 23       	and	r24, r24
    210e:	89 f1       	breq	.+98     	; 0x2172 <__fpcmp_parts_f+0xa2>
    2110:	2d c0       	rjmp	.+90     	; 0x216c <__fpcmp_parts_f+0x9c>
    2112:	11 96       	adiw	r26, 0x01	; 1
    2114:	1c 91       	ld	r17, X
    2116:	11 97       	sbiw	r26, 0x01	; 1
    2118:	82 30       	cpi	r24, 0x02	; 2
    211a:	f1 f0       	breq	.+60     	; 0x2158 <__fpcmp_parts_f+0x88>
    211c:	81 81       	ldd	r24, Z+1	; 0x01
    211e:	18 17       	cp	r17, r24
    2120:	d9 f4       	brne	.+54     	; 0x2158 <__fpcmp_parts_f+0x88>
    2122:	12 96       	adiw	r26, 0x02	; 2
    2124:	2d 91       	ld	r18, X+
    2126:	3c 91       	ld	r19, X
    2128:	13 97       	sbiw	r26, 0x03	; 3
    212a:	82 81       	ldd	r24, Z+2	; 0x02
    212c:	93 81       	ldd	r25, Z+3	; 0x03
    212e:	82 17       	cp	r24, r18
    2130:	93 07       	cpc	r25, r19
    2132:	94 f0       	brlt	.+36     	; 0x2158 <__fpcmp_parts_f+0x88>
    2134:	28 17       	cp	r18, r24
    2136:	39 07       	cpc	r19, r25
    2138:	bc f0       	brlt	.+46     	; 0x2168 <__fpcmp_parts_f+0x98>
    213a:	14 96       	adiw	r26, 0x04	; 4
    213c:	8d 91       	ld	r24, X+
    213e:	9d 91       	ld	r25, X+
    2140:	0d 90       	ld	r0, X+
    2142:	bc 91       	ld	r27, X
    2144:	a0 2d       	mov	r26, r0
    2146:	24 81       	ldd	r18, Z+4	; 0x04
    2148:	35 81       	ldd	r19, Z+5	; 0x05
    214a:	46 81       	ldd	r20, Z+6	; 0x06
    214c:	57 81       	ldd	r21, Z+7	; 0x07
    214e:	28 17       	cp	r18, r24
    2150:	39 07       	cpc	r19, r25
    2152:	4a 07       	cpc	r20, r26
    2154:	5b 07       	cpc	r21, r27
    2156:	18 f4       	brcc	.+6      	; 0x215e <__fpcmp_parts_f+0x8e>
    2158:	11 23       	and	r17, r17
    215a:	41 f0       	breq	.+16     	; 0x216c <__fpcmp_parts_f+0x9c>
    215c:	0a c0       	rjmp	.+20     	; 0x2172 <__fpcmp_parts_f+0xa2>
    215e:	82 17       	cp	r24, r18
    2160:	93 07       	cpc	r25, r19
    2162:	a4 07       	cpc	r26, r20
    2164:	b5 07       	cpc	r27, r21
    2166:	40 f4       	brcc	.+16     	; 0x2178 <__fpcmp_parts_f+0xa8>
    2168:	11 23       	and	r17, r17
    216a:	19 f0       	breq	.+6      	; 0x2172 <__fpcmp_parts_f+0xa2>
    216c:	61 e0       	ldi	r22, 0x01	; 1
    216e:	70 e0       	ldi	r23, 0x00	; 0
    2170:	05 c0       	rjmp	.+10     	; 0x217c <__fpcmp_parts_f+0xac>
    2172:	6f ef       	ldi	r22, 0xFF	; 255
    2174:	7f ef       	ldi	r23, 0xFF	; 255
    2176:	02 c0       	rjmp	.+4      	; 0x217c <__fpcmp_parts_f+0xac>
    2178:	60 e0       	ldi	r22, 0x00	; 0
    217a:	70 e0       	ldi	r23, 0x00	; 0
    217c:	cb 01       	movw	r24, r22
    217e:	1f 91       	pop	r17
    2180:	08 95       	ret

00002182 <putchar>:
    2182:	60 91 47 02 	lds	r22, 0x0247
    2186:	70 91 48 02 	lds	r23, 0x0248
    218a:	0e 94 df 12 	call	0x25be	; 0x25be <fputc>
    218e:	08 95       	ret

00002190 <sprintf>:
    2190:	ae e0       	ldi	r26, 0x0E	; 14
    2192:	b0 e0       	ldi	r27, 0x00	; 0
    2194:	ee ec       	ldi	r30, 0xCE	; 206
    2196:	f0 e1       	ldi	r31, 0x10	; 16
    2198:	0c 94 77 13 	jmp	0x26ee	; 0x26ee <__prologue_saves__+0x1c>
    219c:	0d 89       	ldd	r16, Y+21	; 0x15
    219e:	1e 89       	ldd	r17, Y+22	; 0x16
    21a0:	86 e0       	ldi	r24, 0x06	; 6
    21a2:	8c 83       	std	Y+4, r24	; 0x04
    21a4:	1a 83       	std	Y+2, r17	; 0x02
    21a6:	09 83       	std	Y+1, r16	; 0x01
    21a8:	8f ef       	ldi	r24, 0xFF	; 255
    21aa:	9f e7       	ldi	r25, 0x7F	; 127
    21ac:	9e 83       	std	Y+6, r25	; 0x06
    21ae:	8d 83       	std	Y+5, r24	; 0x05
    21b0:	9e 01       	movw	r18, r28
    21b2:	27 5e       	subi	r18, 0xE7	; 231
    21b4:	3f 4f       	sbci	r19, 0xFF	; 255
    21b6:	ce 01       	movw	r24, r28
    21b8:	01 96       	adiw	r24, 0x01	; 1
    21ba:	6f 89       	ldd	r22, Y+23	; 0x17
    21bc:	78 8d       	ldd	r23, Y+24	; 0x18
    21be:	a9 01       	movw	r20, r18
    21c0:	0e 94 ec 10 	call	0x21d8	; 0x21d8 <vfprintf>
    21c4:	2f 81       	ldd	r18, Y+7	; 0x07
    21c6:	38 85       	ldd	r19, Y+8	; 0x08
    21c8:	02 0f       	add	r16, r18
    21ca:	13 1f       	adc	r17, r19
    21cc:	f8 01       	movw	r30, r16
    21ce:	10 82       	st	Z, r1
    21d0:	2e 96       	adiw	r28, 0x0e	; 14
    21d2:	e4 e0       	ldi	r30, 0x04	; 4
    21d4:	0c 94 93 13 	jmp	0x2726	; 0x2726 <__epilogue_restores__+0x1c>

000021d8 <vfprintf>:
    21d8:	ab e0       	ldi	r26, 0x0B	; 11
    21da:	b0 e0       	ldi	r27, 0x00	; 0
    21dc:	e2 ef       	ldi	r30, 0xF2	; 242
    21de:	f0 e1       	ldi	r31, 0x10	; 16
    21e0:	0c 94 69 13 	jmp	0x26d2	; 0x26d2 <__prologue_saves__>
    21e4:	3c 01       	movw	r6, r24
    21e6:	2b 01       	movw	r4, r22
    21e8:	5a 01       	movw	r10, r20
    21ea:	fc 01       	movw	r30, r24
    21ec:	17 82       	std	Z+7, r1	; 0x07
    21ee:	16 82       	std	Z+6, r1	; 0x06
    21f0:	83 81       	ldd	r24, Z+3	; 0x03
    21f2:	81 fd       	sbrc	r24, 1
    21f4:	03 c0       	rjmp	.+6      	; 0x21fc <vfprintf+0x24>
    21f6:	6f ef       	ldi	r22, 0xFF	; 255
    21f8:	7f ef       	ldi	r23, 0xFF	; 255
    21fa:	c6 c1       	rjmp	.+908    	; 0x2588 <vfprintf+0x3b0>
    21fc:	9a e0       	ldi	r25, 0x0A	; 10
    21fe:	89 2e       	mov	r8, r25
    2200:	1e 01       	movw	r2, r28
    2202:	08 94       	sec
    2204:	21 1c       	adc	r2, r1
    2206:	31 1c       	adc	r3, r1
    2208:	f3 01       	movw	r30, r6
    220a:	23 81       	ldd	r18, Z+3	; 0x03
    220c:	f2 01       	movw	r30, r4
    220e:	23 fd       	sbrc	r18, 3
    2210:	85 91       	lpm	r24, Z+
    2212:	23 ff       	sbrs	r18, 3
    2214:	81 91       	ld	r24, Z+
    2216:	2f 01       	movw	r4, r30
    2218:	88 23       	and	r24, r24
    221a:	09 f4       	brne	.+2      	; 0x221e <vfprintf+0x46>
    221c:	b2 c1       	rjmp	.+868    	; 0x2582 <vfprintf+0x3aa>
    221e:	85 32       	cpi	r24, 0x25	; 37
    2220:	39 f4       	brne	.+14     	; 0x2230 <vfprintf+0x58>
    2222:	23 fd       	sbrc	r18, 3
    2224:	85 91       	lpm	r24, Z+
    2226:	23 ff       	sbrs	r18, 3
    2228:	81 91       	ld	r24, Z+
    222a:	2f 01       	movw	r4, r30
    222c:	85 32       	cpi	r24, 0x25	; 37
    222e:	29 f4       	brne	.+10     	; 0x223a <vfprintf+0x62>
    2230:	90 e0       	ldi	r25, 0x00	; 0
    2232:	b3 01       	movw	r22, r6
    2234:	0e 94 df 12 	call	0x25be	; 0x25be <fputc>
    2238:	e7 cf       	rjmp	.-50     	; 0x2208 <vfprintf+0x30>
    223a:	98 2f       	mov	r25, r24
    223c:	ff 24       	eor	r15, r15
    223e:	ee 24       	eor	r14, r14
    2240:	99 24       	eor	r9, r9
    2242:	ff e1       	ldi	r31, 0x1F	; 31
    2244:	ff 15       	cp	r31, r15
    2246:	d0 f0       	brcs	.+52     	; 0x227c <vfprintf+0xa4>
    2248:	9b 32       	cpi	r25, 0x2B	; 43
    224a:	69 f0       	breq	.+26     	; 0x2266 <vfprintf+0x8e>
    224c:	9c 32       	cpi	r25, 0x2C	; 44
    224e:	28 f4       	brcc	.+10     	; 0x225a <vfprintf+0x82>
    2250:	90 32       	cpi	r25, 0x20	; 32
    2252:	59 f0       	breq	.+22     	; 0x226a <vfprintf+0x92>
    2254:	93 32       	cpi	r25, 0x23	; 35
    2256:	91 f4       	brne	.+36     	; 0x227c <vfprintf+0xa4>
    2258:	0e c0       	rjmp	.+28     	; 0x2276 <vfprintf+0x9e>
    225a:	9d 32       	cpi	r25, 0x2D	; 45
    225c:	49 f0       	breq	.+18     	; 0x2270 <vfprintf+0x98>
    225e:	90 33       	cpi	r25, 0x30	; 48
    2260:	69 f4       	brne	.+26     	; 0x227c <vfprintf+0xa4>
    2262:	41 e0       	ldi	r20, 0x01	; 1
    2264:	24 c0       	rjmp	.+72     	; 0x22ae <vfprintf+0xd6>
    2266:	52 e0       	ldi	r21, 0x02	; 2
    2268:	f5 2a       	or	r15, r21
    226a:	84 e0       	ldi	r24, 0x04	; 4
    226c:	f8 2a       	or	r15, r24
    226e:	28 c0       	rjmp	.+80     	; 0x22c0 <vfprintf+0xe8>
    2270:	98 e0       	ldi	r25, 0x08	; 8
    2272:	f9 2a       	or	r15, r25
    2274:	25 c0       	rjmp	.+74     	; 0x22c0 <vfprintf+0xe8>
    2276:	e0 e1       	ldi	r30, 0x10	; 16
    2278:	fe 2a       	or	r15, r30
    227a:	22 c0       	rjmp	.+68     	; 0x22c0 <vfprintf+0xe8>
    227c:	f7 fc       	sbrc	r15, 7
    227e:	29 c0       	rjmp	.+82     	; 0x22d2 <vfprintf+0xfa>
    2280:	89 2f       	mov	r24, r25
    2282:	80 53       	subi	r24, 0x30	; 48
    2284:	8a 30       	cpi	r24, 0x0A	; 10
    2286:	70 f4       	brcc	.+28     	; 0x22a4 <vfprintf+0xcc>
    2288:	f6 fe       	sbrs	r15, 6
    228a:	05 c0       	rjmp	.+10     	; 0x2296 <vfprintf+0xbe>
    228c:	98 9c       	mul	r9, r8
    228e:	90 2c       	mov	r9, r0
    2290:	11 24       	eor	r1, r1
    2292:	98 0e       	add	r9, r24
    2294:	15 c0       	rjmp	.+42     	; 0x22c0 <vfprintf+0xe8>
    2296:	e8 9c       	mul	r14, r8
    2298:	e0 2c       	mov	r14, r0
    229a:	11 24       	eor	r1, r1
    229c:	e8 0e       	add	r14, r24
    229e:	f0 e2       	ldi	r31, 0x20	; 32
    22a0:	ff 2a       	or	r15, r31
    22a2:	0e c0       	rjmp	.+28     	; 0x22c0 <vfprintf+0xe8>
    22a4:	9e 32       	cpi	r25, 0x2E	; 46
    22a6:	29 f4       	brne	.+10     	; 0x22b2 <vfprintf+0xda>
    22a8:	f6 fc       	sbrc	r15, 6
    22aa:	6b c1       	rjmp	.+726    	; 0x2582 <vfprintf+0x3aa>
    22ac:	40 e4       	ldi	r20, 0x40	; 64
    22ae:	f4 2a       	or	r15, r20
    22b0:	07 c0       	rjmp	.+14     	; 0x22c0 <vfprintf+0xe8>
    22b2:	9c 36       	cpi	r25, 0x6C	; 108
    22b4:	19 f4       	brne	.+6      	; 0x22bc <vfprintf+0xe4>
    22b6:	50 e8       	ldi	r21, 0x80	; 128
    22b8:	f5 2a       	or	r15, r21
    22ba:	02 c0       	rjmp	.+4      	; 0x22c0 <vfprintf+0xe8>
    22bc:	98 36       	cpi	r25, 0x68	; 104
    22be:	49 f4       	brne	.+18     	; 0x22d2 <vfprintf+0xfa>
    22c0:	f2 01       	movw	r30, r4
    22c2:	23 fd       	sbrc	r18, 3
    22c4:	95 91       	lpm	r25, Z+
    22c6:	23 ff       	sbrs	r18, 3
    22c8:	91 91       	ld	r25, Z+
    22ca:	2f 01       	movw	r4, r30
    22cc:	99 23       	and	r25, r25
    22ce:	09 f0       	breq	.+2      	; 0x22d2 <vfprintf+0xfa>
    22d0:	b8 cf       	rjmp	.-144    	; 0x2242 <vfprintf+0x6a>
    22d2:	89 2f       	mov	r24, r25
    22d4:	85 54       	subi	r24, 0x45	; 69
    22d6:	83 30       	cpi	r24, 0x03	; 3
    22d8:	18 f0       	brcs	.+6      	; 0x22e0 <vfprintf+0x108>
    22da:	80 52       	subi	r24, 0x20	; 32
    22dc:	83 30       	cpi	r24, 0x03	; 3
    22de:	38 f4       	brcc	.+14     	; 0x22ee <vfprintf+0x116>
    22e0:	44 e0       	ldi	r20, 0x04	; 4
    22e2:	50 e0       	ldi	r21, 0x00	; 0
    22e4:	a4 0e       	add	r10, r20
    22e6:	b5 1e       	adc	r11, r21
    22e8:	5f e3       	ldi	r21, 0x3F	; 63
    22ea:	59 83       	std	Y+1, r21	; 0x01
    22ec:	0f c0       	rjmp	.+30     	; 0x230c <vfprintf+0x134>
    22ee:	93 36       	cpi	r25, 0x63	; 99
    22f0:	31 f0       	breq	.+12     	; 0x22fe <vfprintf+0x126>
    22f2:	93 37       	cpi	r25, 0x73	; 115
    22f4:	79 f0       	breq	.+30     	; 0x2314 <vfprintf+0x13c>
    22f6:	93 35       	cpi	r25, 0x53	; 83
    22f8:	09 f0       	breq	.+2      	; 0x22fc <vfprintf+0x124>
    22fa:	56 c0       	rjmp	.+172    	; 0x23a8 <vfprintf+0x1d0>
    22fc:	20 c0       	rjmp	.+64     	; 0x233e <vfprintf+0x166>
    22fe:	f5 01       	movw	r30, r10
    2300:	80 81       	ld	r24, Z
    2302:	89 83       	std	Y+1, r24	; 0x01
    2304:	42 e0       	ldi	r20, 0x02	; 2
    2306:	50 e0       	ldi	r21, 0x00	; 0
    2308:	a4 0e       	add	r10, r20
    230a:	b5 1e       	adc	r11, r21
    230c:	61 01       	movw	r12, r2
    230e:	01 e0       	ldi	r16, 0x01	; 1
    2310:	10 e0       	ldi	r17, 0x00	; 0
    2312:	12 c0       	rjmp	.+36     	; 0x2338 <vfprintf+0x160>
    2314:	f5 01       	movw	r30, r10
    2316:	c0 80       	ld	r12, Z
    2318:	d1 80       	ldd	r13, Z+1	; 0x01
    231a:	f6 fc       	sbrc	r15, 6
    231c:	03 c0       	rjmp	.+6      	; 0x2324 <vfprintf+0x14c>
    231e:	6f ef       	ldi	r22, 0xFF	; 255
    2320:	7f ef       	ldi	r23, 0xFF	; 255
    2322:	02 c0       	rjmp	.+4      	; 0x2328 <vfprintf+0x150>
    2324:	69 2d       	mov	r22, r9
    2326:	70 e0       	ldi	r23, 0x00	; 0
    2328:	42 e0       	ldi	r20, 0x02	; 2
    232a:	50 e0       	ldi	r21, 0x00	; 0
    232c:	a4 0e       	add	r10, r20
    232e:	b5 1e       	adc	r11, r21
    2330:	c6 01       	movw	r24, r12
    2332:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <strnlen>
    2336:	8c 01       	movw	r16, r24
    2338:	5f e7       	ldi	r21, 0x7F	; 127
    233a:	f5 22       	and	r15, r21
    233c:	14 c0       	rjmp	.+40     	; 0x2366 <vfprintf+0x18e>
    233e:	f5 01       	movw	r30, r10
    2340:	c0 80       	ld	r12, Z
    2342:	d1 80       	ldd	r13, Z+1	; 0x01
    2344:	f6 fc       	sbrc	r15, 6
    2346:	03 c0       	rjmp	.+6      	; 0x234e <vfprintf+0x176>
    2348:	6f ef       	ldi	r22, 0xFF	; 255
    234a:	7f ef       	ldi	r23, 0xFF	; 255
    234c:	02 c0       	rjmp	.+4      	; 0x2352 <vfprintf+0x17a>
    234e:	69 2d       	mov	r22, r9
    2350:	70 e0       	ldi	r23, 0x00	; 0
    2352:	42 e0       	ldi	r20, 0x02	; 2
    2354:	50 e0       	ldi	r21, 0x00	; 0
    2356:	a4 0e       	add	r10, r20
    2358:	b5 1e       	adc	r11, r21
    235a:	c6 01       	movw	r24, r12
    235c:	0e 94 c9 12 	call	0x2592	; 0x2592 <strnlen_P>
    2360:	8c 01       	movw	r16, r24
    2362:	50 e8       	ldi	r21, 0x80	; 128
    2364:	f5 2a       	or	r15, r21
    2366:	f3 fe       	sbrs	r15, 3
    2368:	07 c0       	rjmp	.+14     	; 0x2378 <vfprintf+0x1a0>
    236a:	1a c0       	rjmp	.+52     	; 0x23a0 <vfprintf+0x1c8>
    236c:	80 e2       	ldi	r24, 0x20	; 32
    236e:	90 e0       	ldi	r25, 0x00	; 0
    2370:	b3 01       	movw	r22, r6
    2372:	0e 94 df 12 	call	0x25be	; 0x25be <fputc>
    2376:	ea 94       	dec	r14
    2378:	8e 2d       	mov	r24, r14
    237a:	90 e0       	ldi	r25, 0x00	; 0
    237c:	08 17       	cp	r16, r24
    237e:	19 07       	cpc	r17, r25
    2380:	a8 f3       	brcs	.-22     	; 0x236c <vfprintf+0x194>
    2382:	0e c0       	rjmp	.+28     	; 0x23a0 <vfprintf+0x1c8>
    2384:	f6 01       	movw	r30, r12
    2386:	f7 fc       	sbrc	r15, 7
    2388:	85 91       	lpm	r24, Z+
    238a:	f7 fe       	sbrs	r15, 7
    238c:	81 91       	ld	r24, Z+
    238e:	6f 01       	movw	r12, r30
    2390:	90 e0       	ldi	r25, 0x00	; 0
    2392:	b3 01       	movw	r22, r6
    2394:	0e 94 df 12 	call	0x25be	; 0x25be <fputc>
    2398:	e1 10       	cpse	r14, r1
    239a:	ea 94       	dec	r14
    239c:	01 50       	subi	r16, 0x01	; 1
    239e:	10 40       	sbci	r17, 0x00	; 0
    23a0:	01 15       	cp	r16, r1
    23a2:	11 05       	cpc	r17, r1
    23a4:	79 f7       	brne	.-34     	; 0x2384 <vfprintf+0x1ac>
    23a6:	ea c0       	rjmp	.+468    	; 0x257c <vfprintf+0x3a4>
    23a8:	94 36       	cpi	r25, 0x64	; 100
    23aa:	11 f0       	breq	.+4      	; 0x23b0 <vfprintf+0x1d8>
    23ac:	99 36       	cpi	r25, 0x69	; 105
    23ae:	69 f5       	brne	.+90     	; 0x240a <vfprintf+0x232>
    23b0:	f7 fe       	sbrs	r15, 7
    23b2:	08 c0       	rjmp	.+16     	; 0x23c4 <vfprintf+0x1ec>
    23b4:	f5 01       	movw	r30, r10
    23b6:	20 81       	ld	r18, Z
    23b8:	31 81       	ldd	r19, Z+1	; 0x01
    23ba:	42 81       	ldd	r20, Z+2	; 0x02
    23bc:	53 81       	ldd	r21, Z+3	; 0x03
    23be:	84 e0       	ldi	r24, 0x04	; 4
    23c0:	90 e0       	ldi	r25, 0x00	; 0
    23c2:	0a c0       	rjmp	.+20     	; 0x23d8 <vfprintf+0x200>
    23c4:	f5 01       	movw	r30, r10
    23c6:	80 81       	ld	r24, Z
    23c8:	91 81       	ldd	r25, Z+1	; 0x01
    23ca:	9c 01       	movw	r18, r24
    23cc:	44 27       	eor	r20, r20
    23ce:	37 fd       	sbrc	r19, 7
    23d0:	40 95       	com	r20
    23d2:	54 2f       	mov	r21, r20
    23d4:	82 e0       	ldi	r24, 0x02	; 2
    23d6:	90 e0       	ldi	r25, 0x00	; 0
    23d8:	a8 0e       	add	r10, r24
    23da:	b9 1e       	adc	r11, r25
    23dc:	9f e6       	ldi	r25, 0x6F	; 111
    23de:	f9 22       	and	r15, r25
    23e0:	57 ff       	sbrs	r21, 7
    23e2:	09 c0       	rjmp	.+18     	; 0x23f6 <vfprintf+0x21e>
    23e4:	50 95       	com	r21
    23e6:	40 95       	com	r20
    23e8:	30 95       	com	r19
    23ea:	21 95       	neg	r18
    23ec:	3f 4f       	sbci	r19, 0xFF	; 255
    23ee:	4f 4f       	sbci	r20, 0xFF	; 255
    23f0:	5f 4f       	sbci	r21, 0xFF	; 255
    23f2:	e0 e8       	ldi	r30, 0x80	; 128
    23f4:	fe 2a       	or	r15, r30
    23f6:	ca 01       	movw	r24, r20
    23f8:	b9 01       	movw	r22, r18
    23fa:	a1 01       	movw	r20, r2
    23fc:	2a e0       	ldi	r18, 0x0A	; 10
    23fe:	30 e0       	ldi	r19, 0x00	; 0
    2400:	0e 94 0b 13 	call	0x2616	; 0x2616 <__ultoa_invert>
    2404:	d8 2e       	mov	r13, r24
    2406:	d2 18       	sub	r13, r2
    2408:	40 c0       	rjmp	.+128    	; 0x248a <vfprintf+0x2b2>
    240a:	95 37       	cpi	r25, 0x75	; 117
    240c:	29 f4       	brne	.+10     	; 0x2418 <vfprintf+0x240>
    240e:	1f 2d       	mov	r17, r15
    2410:	1f 7e       	andi	r17, 0xEF	; 239
    2412:	2a e0       	ldi	r18, 0x0A	; 10
    2414:	30 e0       	ldi	r19, 0x00	; 0
    2416:	1d c0       	rjmp	.+58     	; 0x2452 <vfprintf+0x27a>
    2418:	1f 2d       	mov	r17, r15
    241a:	19 7f       	andi	r17, 0xF9	; 249
    241c:	9f 36       	cpi	r25, 0x6F	; 111
    241e:	61 f0       	breq	.+24     	; 0x2438 <vfprintf+0x260>
    2420:	90 37       	cpi	r25, 0x70	; 112
    2422:	20 f4       	brcc	.+8      	; 0x242c <vfprintf+0x254>
    2424:	98 35       	cpi	r25, 0x58	; 88
    2426:	09 f0       	breq	.+2      	; 0x242a <vfprintf+0x252>
    2428:	ac c0       	rjmp	.+344    	; 0x2582 <vfprintf+0x3aa>
    242a:	0f c0       	rjmp	.+30     	; 0x244a <vfprintf+0x272>
    242c:	90 37       	cpi	r25, 0x70	; 112
    242e:	39 f0       	breq	.+14     	; 0x243e <vfprintf+0x266>
    2430:	98 37       	cpi	r25, 0x78	; 120
    2432:	09 f0       	breq	.+2      	; 0x2436 <vfprintf+0x25e>
    2434:	a6 c0       	rjmp	.+332    	; 0x2582 <vfprintf+0x3aa>
    2436:	04 c0       	rjmp	.+8      	; 0x2440 <vfprintf+0x268>
    2438:	28 e0       	ldi	r18, 0x08	; 8
    243a:	30 e0       	ldi	r19, 0x00	; 0
    243c:	0a c0       	rjmp	.+20     	; 0x2452 <vfprintf+0x27a>
    243e:	10 61       	ori	r17, 0x10	; 16
    2440:	14 fd       	sbrc	r17, 4
    2442:	14 60       	ori	r17, 0x04	; 4
    2444:	20 e1       	ldi	r18, 0x10	; 16
    2446:	30 e0       	ldi	r19, 0x00	; 0
    2448:	04 c0       	rjmp	.+8      	; 0x2452 <vfprintf+0x27a>
    244a:	14 fd       	sbrc	r17, 4
    244c:	16 60       	ori	r17, 0x06	; 6
    244e:	20 e1       	ldi	r18, 0x10	; 16
    2450:	32 e0       	ldi	r19, 0x02	; 2
    2452:	17 ff       	sbrs	r17, 7
    2454:	08 c0       	rjmp	.+16     	; 0x2466 <vfprintf+0x28e>
    2456:	f5 01       	movw	r30, r10
    2458:	60 81       	ld	r22, Z
    245a:	71 81       	ldd	r23, Z+1	; 0x01
    245c:	82 81       	ldd	r24, Z+2	; 0x02
    245e:	93 81       	ldd	r25, Z+3	; 0x03
    2460:	44 e0       	ldi	r20, 0x04	; 4
    2462:	50 e0       	ldi	r21, 0x00	; 0
    2464:	08 c0       	rjmp	.+16     	; 0x2476 <vfprintf+0x29e>
    2466:	f5 01       	movw	r30, r10
    2468:	80 81       	ld	r24, Z
    246a:	91 81       	ldd	r25, Z+1	; 0x01
    246c:	bc 01       	movw	r22, r24
    246e:	80 e0       	ldi	r24, 0x00	; 0
    2470:	90 e0       	ldi	r25, 0x00	; 0
    2472:	42 e0       	ldi	r20, 0x02	; 2
    2474:	50 e0       	ldi	r21, 0x00	; 0
    2476:	a4 0e       	add	r10, r20
    2478:	b5 1e       	adc	r11, r21
    247a:	a1 01       	movw	r20, r2
    247c:	0e 94 0b 13 	call	0x2616	; 0x2616 <__ultoa_invert>
    2480:	d8 2e       	mov	r13, r24
    2482:	d2 18       	sub	r13, r2
    2484:	8f e7       	ldi	r24, 0x7F	; 127
    2486:	f8 2e       	mov	r15, r24
    2488:	f1 22       	and	r15, r17
    248a:	f6 fe       	sbrs	r15, 6
    248c:	0b c0       	rjmp	.+22     	; 0x24a4 <vfprintf+0x2cc>
    248e:	5e ef       	ldi	r21, 0xFE	; 254
    2490:	f5 22       	and	r15, r21
    2492:	d9 14       	cp	r13, r9
    2494:	38 f4       	brcc	.+14     	; 0x24a4 <vfprintf+0x2cc>
    2496:	f4 fe       	sbrs	r15, 4
    2498:	07 c0       	rjmp	.+14     	; 0x24a8 <vfprintf+0x2d0>
    249a:	f2 fc       	sbrc	r15, 2
    249c:	05 c0       	rjmp	.+10     	; 0x24a8 <vfprintf+0x2d0>
    249e:	8f ee       	ldi	r24, 0xEF	; 239
    24a0:	f8 22       	and	r15, r24
    24a2:	02 c0       	rjmp	.+4      	; 0x24a8 <vfprintf+0x2d0>
    24a4:	1d 2d       	mov	r17, r13
    24a6:	01 c0       	rjmp	.+2      	; 0x24aa <vfprintf+0x2d2>
    24a8:	19 2d       	mov	r17, r9
    24aa:	f4 fe       	sbrs	r15, 4
    24ac:	0d c0       	rjmp	.+26     	; 0x24c8 <vfprintf+0x2f0>
    24ae:	fe 01       	movw	r30, r28
    24b0:	ed 0d       	add	r30, r13
    24b2:	f1 1d       	adc	r31, r1
    24b4:	80 81       	ld	r24, Z
    24b6:	80 33       	cpi	r24, 0x30	; 48
    24b8:	19 f4       	brne	.+6      	; 0x24c0 <vfprintf+0x2e8>
    24ba:	99 ee       	ldi	r25, 0xE9	; 233
    24bc:	f9 22       	and	r15, r25
    24be:	08 c0       	rjmp	.+16     	; 0x24d0 <vfprintf+0x2f8>
    24c0:	1f 5f       	subi	r17, 0xFF	; 255
    24c2:	f2 fe       	sbrs	r15, 2
    24c4:	05 c0       	rjmp	.+10     	; 0x24d0 <vfprintf+0x2f8>
    24c6:	03 c0       	rjmp	.+6      	; 0x24ce <vfprintf+0x2f6>
    24c8:	8f 2d       	mov	r24, r15
    24ca:	86 78       	andi	r24, 0x86	; 134
    24cc:	09 f0       	breq	.+2      	; 0x24d0 <vfprintf+0x2f8>
    24ce:	1f 5f       	subi	r17, 0xFF	; 255
    24d0:	0f 2d       	mov	r16, r15
    24d2:	f3 fc       	sbrc	r15, 3
    24d4:	14 c0       	rjmp	.+40     	; 0x24fe <vfprintf+0x326>
    24d6:	f0 fe       	sbrs	r15, 0
    24d8:	0f c0       	rjmp	.+30     	; 0x24f8 <vfprintf+0x320>
    24da:	1e 15       	cp	r17, r14
    24dc:	10 f0       	brcs	.+4      	; 0x24e2 <vfprintf+0x30a>
    24de:	9d 2c       	mov	r9, r13
    24e0:	0b c0       	rjmp	.+22     	; 0x24f8 <vfprintf+0x320>
    24e2:	9d 2c       	mov	r9, r13
    24e4:	9e 0c       	add	r9, r14
    24e6:	91 1a       	sub	r9, r17
    24e8:	1e 2d       	mov	r17, r14
    24ea:	06 c0       	rjmp	.+12     	; 0x24f8 <vfprintf+0x320>
    24ec:	80 e2       	ldi	r24, 0x20	; 32
    24ee:	90 e0       	ldi	r25, 0x00	; 0
    24f0:	b3 01       	movw	r22, r6
    24f2:	0e 94 df 12 	call	0x25be	; 0x25be <fputc>
    24f6:	1f 5f       	subi	r17, 0xFF	; 255
    24f8:	1e 15       	cp	r17, r14
    24fa:	c0 f3       	brcs	.-16     	; 0x24ec <vfprintf+0x314>
    24fc:	04 c0       	rjmp	.+8      	; 0x2506 <vfprintf+0x32e>
    24fe:	1e 15       	cp	r17, r14
    2500:	10 f4       	brcc	.+4      	; 0x2506 <vfprintf+0x32e>
    2502:	e1 1a       	sub	r14, r17
    2504:	01 c0       	rjmp	.+2      	; 0x2508 <vfprintf+0x330>
    2506:	ee 24       	eor	r14, r14
    2508:	04 ff       	sbrs	r16, 4
    250a:	0f c0       	rjmp	.+30     	; 0x252a <vfprintf+0x352>
    250c:	80 e3       	ldi	r24, 0x30	; 48
    250e:	90 e0       	ldi	r25, 0x00	; 0
    2510:	b3 01       	movw	r22, r6
    2512:	0e 94 df 12 	call	0x25be	; 0x25be <fputc>
    2516:	02 ff       	sbrs	r16, 2
    2518:	1d c0       	rjmp	.+58     	; 0x2554 <vfprintf+0x37c>
    251a:	01 fd       	sbrc	r16, 1
    251c:	03 c0       	rjmp	.+6      	; 0x2524 <vfprintf+0x34c>
    251e:	88 e7       	ldi	r24, 0x78	; 120
    2520:	90 e0       	ldi	r25, 0x00	; 0
    2522:	0e c0       	rjmp	.+28     	; 0x2540 <vfprintf+0x368>
    2524:	88 e5       	ldi	r24, 0x58	; 88
    2526:	90 e0       	ldi	r25, 0x00	; 0
    2528:	0b c0       	rjmp	.+22     	; 0x2540 <vfprintf+0x368>
    252a:	80 2f       	mov	r24, r16
    252c:	86 78       	andi	r24, 0x86	; 134
    252e:	91 f0       	breq	.+36     	; 0x2554 <vfprintf+0x37c>
    2530:	01 ff       	sbrs	r16, 1
    2532:	02 c0       	rjmp	.+4      	; 0x2538 <vfprintf+0x360>
    2534:	8b e2       	ldi	r24, 0x2B	; 43
    2536:	01 c0       	rjmp	.+2      	; 0x253a <vfprintf+0x362>
    2538:	80 e2       	ldi	r24, 0x20	; 32
    253a:	f7 fc       	sbrc	r15, 7
    253c:	8d e2       	ldi	r24, 0x2D	; 45
    253e:	90 e0       	ldi	r25, 0x00	; 0
    2540:	b3 01       	movw	r22, r6
    2542:	0e 94 df 12 	call	0x25be	; 0x25be <fputc>
    2546:	06 c0       	rjmp	.+12     	; 0x2554 <vfprintf+0x37c>
    2548:	80 e3       	ldi	r24, 0x30	; 48
    254a:	90 e0       	ldi	r25, 0x00	; 0
    254c:	b3 01       	movw	r22, r6
    254e:	0e 94 df 12 	call	0x25be	; 0x25be <fputc>
    2552:	9a 94       	dec	r9
    2554:	d9 14       	cp	r13, r9
    2556:	c0 f3       	brcs	.-16     	; 0x2548 <vfprintf+0x370>
    2558:	da 94       	dec	r13
    255a:	f1 01       	movw	r30, r2
    255c:	ed 0d       	add	r30, r13
    255e:	f1 1d       	adc	r31, r1
    2560:	80 81       	ld	r24, Z
    2562:	90 e0       	ldi	r25, 0x00	; 0
    2564:	b3 01       	movw	r22, r6
    2566:	0e 94 df 12 	call	0x25be	; 0x25be <fputc>
    256a:	dd 20       	and	r13, r13
    256c:	a9 f7       	brne	.-22     	; 0x2558 <vfprintf+0x380>
    256e:	06 c0       	rjmp	.+12     	; 0x257c <vfprintf+0x3a4>
    2570:	80 e2       	ldi	r24, 0x20	; 32
    2572:	90 e0       	ldi	r25, 0x00	; 0
    2574:	b3 01       	movw	r22, r6
    2576:	0e 94 df 12 	call	0x25be	; 0x25be <fputc>
    257a:	ea 94       	dec	r14
    257c:	ee 20       	and	r14, r14
    257e:	c1 f7       	brne	.-16     	; 0x2570 <vfprintf+0x398>
    2580:	43 ce       	rjmp	.-890    	; 0x2208 <vfprintf+0x30>
    2582:	f3 01       	movw	r30, r6
    2584:	66 81       	ldd	r22, Z+6	; 0x06
    2586:	77 81       	ldd	r23, Z+7	; 0x07
    2588:	cb 01       	movw	r24, r22
    258a:	2b 96       	adiw	r28, 0x0b	; 11
    258c:	e2 e1       	ldi	r30, 0x12	; 18
    258e:	0c 94 85 13 	jmp	0x270a	; 0x270a <__epilogue_restores__>

00002592 <strnlen_P>:
    2592:	fc 01       	movw	r30, r24
    2594:	05 90       	lpm	r0, Z+
    2596:	61 50       	subi	r22, 0x01	; 1
    2598:	70 40       	sbci	r23, 0x00	; 0
    259a:	01 10       	cpse	r0, r1
    259c:	d8 f7       	brcc	.-10     	; 0x2594 <strnlen_P+0x2>
    259e:	80 95       	com	r24
    25a0:	90 95       	com	r25
    25a2:	8e 0f       	add	r24, r30
    25a4:	9f 1f       	adc	r25, r31
    25a6:	08 95       	ret

000025a8 <strnlen>:
    25a8:	fc 01       	movw	r30, r24
    25aa:	61 50       	subi	r22, 0x01	; 1
    25ac:	70 40       	sbci	r23, 0x00	; 0
    25ae:	01 90       	ld	r0, Z+
    25b0:	01 10       	cpse	r0, r1
    25b2:	d8 f7       	brcc	.-10     	; 0x25aa <strnlen+0x2>
    25b4:	80 95       	com	r24
    25b6:	90 95       	com	r25
    25b8:	8e 0f       	add	r24, r30
    25ba:	9f 1f       	adc	r25, r31
    25bc:	08 95       	ret

000025be <fputc>:
    25be:	0f 93       	push	r16
    25c0:	1f 93       	push	r17
    25c2:	cf 93       	push	r28
    25c4:	df 93       	push	r29
    25c6:	8c 01       	movw	r16, r24
    25c8:	eb 01       	movw	r28, r22
    25ca:	8b 81       	ldd	r24, Y+3	; 0x03
    25cc:	81 ff       	sbrs	r24, 1
    25ce:	1b c0       	rjmp	.+54     	; 0x2606 <fputc+0x48>
    25d0:	82 ff       	sbrs	r24, 2
    25d2:	0d c0       	rjmp	.+26     	; 0x25ee <fputc+0x30>
    25d4:	2e 81       	ldd	r18, Y+6	; 0x06
    25d6:	3f 81       	ldd	r19, Y+7	; 0x07
    25d8:	8c 81       	ldd	r24, Y+4	; 0x04
    25da:	9d 81       	ldd	r25, Y+5	; 0x05
    25dc:	28 17       	cp	r18, r24
    25de:	39 07       	cpc	r19, r25
    25e0:	64 f4       	brge	.+24     	; 0x25fa <fputc+0x3c>
    25e2:	e8 81       	ld	r30, Y
    25e4:	f9 81       	ldd	r31, Y+1	; 0x01
    25e6:	01 93       	st	Z+, r16
    25e8:	f9 83       	std	Y+1, r31	; 0x01
    25ea:	e8 83       	st	Y, r30
    25ec:	06 c0       	rjmp	.+12     	; 0x25fa <fputc+0x3c>
    25ee:	e8 85       	ldd	r30, Y+8	; 0x08
    25f0:	f9 85       	ldd	r31, Y+9	; 0x09
    25f2:	80 2f       	mov	r24, r16
    25f4:	09 95       	icall
    25f6:	89 2b       	or	r24, r25
    25f8:	31 f4       	brne	.+12     	; 0x2606 <fputc+0x48>
    25fa:	8e 81       	ldd	r24, Y+6	; 0x06
    25fc:	9f 81       	ldd	r25, Y+7	; 0x07
    25fe:	01 96       	adiw	r24, 0x01	; 1
    2600:	9f 83       	std	Y+7, r25	; 0x07
    2602:	8e 83       	std	Y+6, r24	; 0x06
    2604:	02 c0       	rjmp	.+4      	; 0x260a <fputc+0x4c>
    2606:	0f ef       	ldi	r16, 0xFF	; 255
    2608:	1f ef       	ldi	r17, 0xFF	; 255
    260a:	c8 01       	movw	r24, r16
    260c:	df 91       	pop	r29
    260e:	cf 91       	pop	r28
    2610:	1f 91       	pop	r17
    2612:	0f 91       	pop	r16
    2614:	08 95       	ret

00002616 <__ultoa_invert>:
    2616:	fa 01       	movw	r30, r20
    2618:	aa 27       	eor	r26, r26
    261a:	28 30       	cpi	r18, 0x08	; 8
    261c:	51 f1       	breq	.+84     	; 0x2672 <__ultoa_invert+0x5c>
    261e:	20 31       	cpi	r18, 0x10	; 16
    2620:	81 f1       	breq	.+96     	; 0x2682 <__ultoa_invert+0x6c>
    2622:	e8 94       	clt
    2624:	6f 93       	push	r22
    2626:	6e 7f       	andi	r22, 0xFE	; 254
    2628:	6e 5f       	subi	r22, 0xFE	; 254
    262a:	7f 4f       	sbci	r23, 0xFF	; 255
    262c:	8f 4f       	sbci	r24, 0xFF	; 255
    262e:	9f 4f       	sbci	r25, 0xFF	; 255
    2630:	af 4f       	sbci	r26, 0xFF	; 255
    2632:	b1 e0       	ldi	r27, 0x01	; 1
    2634:	3e d0       	rcall	.+124    	; 0x26b2 <__ultoa_invert+0x9c>
    2636:	b4 e0       	ldi	r27, 0x04	; 4
    2638:	3c d0       	rcall	.+120    	; 0x26b2 <__ultoa_invert+0x9c>
    263a:	67 0f       	add	r22, r23
    263c:	78 1f       	adc	r23, r24
    263e:	89 1f       	adc	r24, r25
    2640:	9a 1f       	adc	r25, r26
    2642:	a1 1d       	adc	r26, r1
    2644:	68 0f       	add	r22, r24
    2646:	79 1f       	adc	r23, r25
    2648:	8a 1f       	adc	r24, r26
    264a:	91 1d       	adc	r25, r1
    264c:	a1 1d       	adc	r26, r1
    264e:	6a 0f       	add	r22, r26
    2650:	71 1d       	adc	r23, r1
    2652:	81 1d       	adc	r24, r1
    2654:	91 1d       	adc	r25, r1
    2656:	a1 1d       	adc	r26, r1
    2658:	20 d0       	rcall	.+64     	; 0x269a <__ultoa_invert+0x84>
    265a:	09 f4       	brne	.+2      	; 0x265e <__ultoa_invert+0x48>
    265c:	68 94       	set
    265e:	3f 91       	pop	r19
    2660:	2a e0       	ldi	r18, 0x0A	; 10
    2662:	26 9f       	mul	r18, r22
    2664:	11 24       	eor	r1, r1
    2666:	30 19       	sub	r19, r0
    2668:	30 5d       	subi	r19, 0xD0	; 208
    266a:	31 93       	st	Z+, r19
    266c:	de f6       	brtc	.-74     	; 0x2624 <__ultoa_invert+0xe>
    266e:	cf 01       	movw	r24, r30
    2670:	08 95       	ret
    2672:	46 2f       	mov	r20, r22
    2674:	47 70       	andi	r20, 0x07	; 7
    2676:	40 5d       	subi	r20, 0xD0	; 208
    2678:	41 93       	st	Z+, r20
    267a:	b3 e0       	ldi	r27, 0x03	; 3
    267c:	0f d0       	rcall	.+30     	; 0x269c <__ultoa_invert+0x86>
    267e:	c9 f7       	brne	.-14     	; 0x2672 <__ultoa_invert+0x5c>
    2680:	f6 cf       	rjmp	.-20     	; 0x266e <__ultoa_invert+0x58>
    2682:	46 2f       	mov	r20, r22
    2684:	4f 70       	andi	r20, 0x0F	; 15
    2686:	40 5d       	subi	r20, 0xD0	; 208
    2688:	4a 33       	cpi	r20, 0x3A	; 58
    268a:	18 f0       	brcs	.+6      	; 0x2692 <__ultoa_invert+0x7c>
    268c:	49 5d       	subi	r20, 0xD9	; 217
    268e:	31 fd       	sbrc	r19, 1
    2690:	40 52       	subi	r20, 0x20	; 32
    2692:	41 93       	st	Z+, r20
    2694:	02 d0       	rcall	.+4      	; 0x269a <__ultoa_invert+0x84>
    2696:	a9 f7       	brne	.-22     	; 0x2682 <__ultoa_invert+0x6c>
    2698:	ea cf       	rjmp	.-44     	; 0x266e <__ultoa_invert+0x58>
    269a:	b4 e0       	ldi	r27, 0x04	; 4
    269c:	a6 95       	lsr	r26
    269e:	97 95       	ror	r25
    26a0:	87 95       	ror	r24
    26a2:	77 95       	ror	r23
    26a4:	67 95       	ror	r22
    26a6:	ba 95       	dec	r27
    26a8:	c9 f7       	brne	.-14     	; 0x269c <__ultoa_invert+0x86>
    26aa:	00 97       	sbiw	r24, 0x00	; 0
    26ac:	61 05       	cpc	r22, r1
    26ae:	71 05       	cpc	r23, r1
    26b0:	08 95       	ret
    26b2:	9b 01       	movw	r18, r22
    26b4:	ac 01       	movw	r20, r24
    26b6:	0a 2e       	mov	r0, r26
    26b8:	06 94       	lsr	r0
    26ba:	57 95       	ror	r21
    26bc:	47 95       	ror	r20
    26be:	37 95       	ror	r19
    26c0:	27 95       	ror	r18
    26c2:	ba 95       	dec	r27
    26c4:	c9 f7       	brne	.-14     	; 0x26b8 <__ultoa_invert+0xa2>
    26c6:	62 0f       	add	r22, r18
    26c8:	73 1f       	adc	r23, r19
    26ca:	84 1f       	adc	r24, r20
    26cc:	95 1f       	adc	r25, r21
    26ce:	a0 1d       	adc	r26, r0
    26d0:	08 95       	ret

000026d2 <__prologue_saves__>:
    26d2:	2f 92       	push	r2
    26d4:	3f 92       	push	r3
    26d6:	4f 92       	push	r4
    26d8:	5f 92       	push	r5
    26da:	6f 92       	push	r6
    26dc:	7f 92       	push	r7
    26de:	8f 92       	push	r8
    26e0:	9f 92       	push	r9
    26e2:	af 92       	push	r10
    26e4:	bf 92       	push	r11
    26e6:	cf 92       	push	r12
    26e8:	df 92       	push	r13
    26ea:	ef 92       	push	r14
    26ec:	ff 92       	push	r15
    26ee:	0f 93       	push	r16
    26f0:	1f 93       	push	r17
    26f2:	cf 93       	push	r28
    26f4:	df 93       	push	r29
    26f6:	cd b7       	in	r28, 0x3d	; 61
    26f8:	de b7       	in	r29, 0x3e	; 62
    26fa:	ca 1b       	sub	r28, r26
    26fc:	db 0b       	sbc	r29, r27
    26fe:	0f b6       	in	r0, 0x3f	; 63
    2700:	f8 94       	cli
    2702:	de bf       	out	0x3e, r29	; 62
    2704:	0f be       	out	0x3f, r0	; 63
    2706:	cd bf       	out	0x3d, r28	; 61
    2708:	09 94       	ijmp

0000270a <__epilogue_restores__>:
    270a:	2a 88       	ldd	r2, Y+18	; 0x12
    270c:	39 88       	ldd	r3, Y+17	; 0x11
    270e:	48 88       	ldd	r4, Y+16	; 0x10
    2710:	5f 84       	ldd	r5, Y+15	; 0x0f
    2712:	6e 84       	ldd	r6, Y+14	; 0x0e
    2714:	7d 84       	ldd	r7, Y+13	; 0x0d
    2716:	8c 84       	ldd	r8, Y+12	; 0x0c
    2718:	9b 84       	ldd	r9, Y+11	; 0x0b
    271a:	aa 84       	ldd	r10, Y+10	; 0x0a
    271c:	b9 84       	ldd	r11, Y+9	; 0x09
    271e:	c8 84       	ldd	r12, Y+8	; 0x08
    2720:	df 80       	ldd	r13, Y+7	; 0x07
    2722:	ee 80       	ldd	r14, Y+6	; 0x06
    2724:	fd 80       	ldd	r15, Y+5	; 0x05
    2726:	0c 81       	ldd	r16, Y+4	; 0x04
    2728:	1b 81       	ldd	r17, Y+3	; 0x03
    272a:	aa 81       	ldd	r26, Y+2	; 0x02
    272c:	b9 81       	ldd	r27, Y+1	; 0x01
    272e:	ce 0f       	add	r28, r30
    2730:	d1 1d       	adc	r29, r1
    2732:	0f b6       	in	r0, 0x3f	; 63
    2734:	f8 94       	cli
    2736:	de bf       	out	0x3e, r29	; 62
    2738:	0f be       	out	0x3f, r0	; 63
    273a:	cd bf       	out	0x3d, r28	; 61
    273c:	ed 01       	movw	r28, r26
    273e:	08 95       	ret

00002740 <_exit>:
    2740:	f8 94       	cli

00002742 <__stop_program>:
    2742:	ff cf       	rjmp	.-2      	; 0x2742 <__stop_program>
