// Seed: 1528328006
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_6 ? 1'b0 : id_5;
  module_0();
endmodule
module module_2;
  assign id_1 = 1;
  module_0();
endmodule
module module_3;
  initial id_1 = #1 1;
  module_0();
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  id_7(
      .id_0(id_4 !== 1),
      .id_1({id_4{1 <= id_2}}),
      .id_2(id_6),
      .id_3(id_5),
      .id_4(id_4),
      .id_5(1 - 1 & id_5 & 1),
      .id_6(id_4),
      .id_7(id_6),
      .id_8(id_1),
      .id_9(id_4),
      .id_10(1),
      .id_11(1),
      .id_12(""),
      .id_13(1'b0),
      .id_14(1)
  );
  assign id_1 = 1;
  module_0();
  initial if (id_4 != id_4) id_4 <= 1;
endmodule
