
exercicio-02.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b40  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08002bfc  08002bfc  00012bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002cac  08002cac  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08002cac  08002cac  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002cac  08002cac  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002cac  08002cac  00012cac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002cb0  08002cb0  00012cb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08002cb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  20000010  08002cc4  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000080  08002cc4  00020080  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a883  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017ed  00000000  00000000  0002a8bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ad0  00000000  00000000  0002c0a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a18  00000000  00000000  0002cb78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a7e0  00000000  00000000  0002d590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b089  00000000  00000000  00047d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b0047  00000000  00000000  00052df9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00102e40  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026ac  00000000  00000000  00102e94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000010 	.word	0x20000010
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08002be4 	.word	0x08002be4

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000014 	.word	0x20000014
 8000100:	08002be4 	.word	0x08002be4

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <PWM_Set_DC>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void PWM_Set_DC(TIM_HandleTypeDef *timer, uint32_t channel, uint8_t dc){
 800021c:	b580      	push	{r7, lr}
 800021e:	b086      	sub	sp, #24
 8000220:	af00      	add	r7, sp, #0
 8000222:	60f8      	str	r0, [r7, #12]
 8000224:	60b9      	str	r1, [r7, #8]
 8000226:	1dfb      	adds	r3, r7, #7
 8000228:	701a      	strb	r2, [r3, #0]
	uint32_t arr, ccrx;

	arr = __HAL_TIM_GET_AUTORELOAD(timer);
 800022a:	68fb      	ldr	r3, [r7, #12]
 800022c:	681b      	ldr	r3, [r3, #0]
 800022e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000230:	617b      	str	r3, [r7, #20]
	if (dc <= 100){
 8000232:	1dfb      	adds	r3, r7, #7
 8000234:	781b      	ldrb	r3, [r3, #0]
 8000236:	2b64      	cmp	r3, #100	; 0x64
 8000238:	d835      	bhi.n	80002a6 <PWM_Set_DC+0x8a>
		ccrx = arr*dc/100;
 800023a:	1dfb      	adds	r3, r7, #7
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	697a      	ldr	r2, [r7, #20]
 8000240:	4353      	muls	r3, r2
 8000242:	2164      	movs	r1, #100	; 0x64
 8000244:	0018      	movs	r0, r3
 8000246:	f7ff ff5d 	bl	8000104 <__udivsi3>
 800024a:	0003      	movs	r3, r0
 800024c:	613b      	str	r3, [r7, #16]

		__HAL_TIM_SET_COMPARE(timer, channel, ccrx);
 800024e:	68bb      	ldr	r3, [r7, #8]
 8000250:	2b00      	cmp	r3, #0
 8000252:	d104      	bne.n	800025e <PWM_Set_DC+0x42>
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	693a      	ldr	r2, [r7, #16]
 800025a:	635a      	str	r2, [r3, #52]	; 0x34
	}
}
 800025c:	e023      	b.n	80002a6 <PWM_Set_DC+0x8a>
		__HAL_TIM_SET_COMPARE(timer, channel, ccrx);
 800025e:	68bb      	ldr	r3, [r7, #8]
 8000260:	2b04      	cmp	r3, #4
 8000262:	d104      	bne.n	800026e <PWM_Set_DC+0x52>
 8000264:	68fb      	ldr	r3, [r7, #12]
 8000266:	681a      	ldr	r2, [r3, #0]
 8000268:	693b      	ldr	r3, [r7, #16]
 800026a:	6393      	str	r3, [r2, #56]	; 0x38
}
 800026c:	e01b      	b.n	80002a6 <PWM_Set_DC+0x8a>
		__HAL_TIM_SET_COMPARE(timer, channel, ccrx);
 800026e:	68bb      	ldr	r3, [r7, #8]
 8000270:	2b08      	cmp	r3, #8
 8000272:	d104      	bne.n	800027e <PWM_Set_DC+0x62>
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	681a      	ldr	r2, [r3, #0]
 8000278:	693b      	ldr	r3, [r7, #16]
 800027a:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 800027c:	e013      	b.n	80002a6 <PWM_Set_DC+0x8a>
		__HAL_TIM_SET_COMPARE(timer, channel, ccrx);
 800027e:	68bb      	ldr	r3, [r7, #8]
 8000280:	2b0c      	cmp	r3, #12
 8000282:	d104      	bne.n	800028e <PWM_Set_DC+0x72>
 8000284:	68fb      	ldr	r3, [r7, #12]
 8000286:	681a      	ldr	r2, [r3, #0]
 8000288:	693b      	ldr	r3, [r7, #16]
 800028a:	6413      	str	r3, [r2, #64]	; 0x40
}
 800028c:	e00b      	b.n	80002a6 <PWM_Set_DC+0x8a>
		__HAL_TIM_SET_COMPARE(timer, channel, ccrx);
 800028e:	68bb      	ldr	r3, [r7, #8]
 8000290:	2b10      	cmp	r3, #16
 8000292:	d104      	bne.n	800029e <PWM_Set_DC+0x82>
 8000294:	68fb      	ldr	r3, [r7, #12]
 8000296:	681a      	ldr	r2, [r3, #0]
 8000298:	693b      	ldr	r3, [r7, #16]
 800029a:	6593      	str	r3, [r2, #88]	; 0x58
}
 800029c:	e003      	b.n	80002a6 <PWM_Set_DC+0x8a>
		__HAL_TIM_SET_COMPARE(timer, channel, ccrx);
 800029e:	68fb      	ldr	r3, [r7, #12]
 80002a0:	681a      	ldr	r2, [r3, #0]
 80002a2:	693b      	ldr	r3, [r7, #16]
 80002a4:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	46bd      	mov	sp, r7
 80002aa:	b006      	add	sp, #24
 80002ac:	bd80      	pop	{r7, pc}
	...

080002b0 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin){
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b082      	sub	sp, #8
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	0002      	movs	r2, r0
 80002b8:	1dbb      	adds	r3, r7, #6
 80002ba:	801a      	strh	r2, [r3, #0]
	contador++;
 80002bc:	4b04      	ldr	r3, [pc, #16]	; (80002d0 <HAL_GPIO_EXTI_Falling_Callback+0x20>)
 80002be:	781b      	ldrb	r3, [r3, #0]
 80002c0:	3301      	adds	r3, #1
 80002c2:	b2da      	uxtb	r2, r3
 80002c4:	4b02      	ldr	r3, [pc, #8]	; (80002d0 <HAL_GPIO_EXTI_Falling_Callback+0x20>)
 80002c6:	701a      	strb	r2, [r3, #0]




}
 80002c8:	46c0      	nop			; (mov r8, r8)
 80002ca:	46bd      	mov	sp, r7
 80002cc:	b002      	add	sp, #8
 80002ce:	bd80      	pop	{r7, pc}
 80002d0:	2000002c 	.word	0x2000002c

080002d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002d8:	f000 fa8a 	bl	80007f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002dc:	f000 f87a 	bl	80003d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002e0:	f000 f956 	bl	8000590 <MX_GPIO_Init>
  MX_TIM2_Init();
 80002e4:	f000 f8d4 	bl	8000490 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80002e8:	4b36      	ldr	r3, [pc, #216]	; (80003c4 <main+0xf0>)
 80002ea:	2100      	movs	r1, #0
 80002ec:	0018      	movs	r0, r3
 80002ee:	f001 fba5 	bl	8001a3c <HAL_TIM_PWM_Start>

  PWM_Set_DC(&htim2, TIM_CHANNEL_1, 0);
 80002f2:	4b34      	ldr	r3, [pc, #208]	; (80003c4 <main+0xf0>)
 80002f4:	2200      	movs	r2, #0
 80002f6:	2100      	movs	r1, #0
 80002f8:	0018      	movs	r0, r3
 80002fa:	f7ff ff8f 	bl	800021c <PWM_Set_DC>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(contador > 6){
 80002fe:	4b32      	ldr	r3, [pc, #200]	; (80003c8 <main+0xf4>)
 8000300:	781b      	ldrb	r3, [r3, #0]
 8000302:	2b06      	cmp	r3, #6
 8000304:	d902      	bls.n	800030c <main+0x38>
		  contador = 6;
 8000306:	4b30      	ldr	r3, [pc, #192]	; (80003c8 <main+0xf4>)
 8000308:	2206      	movs	r2, #6
 800030a:	701a      	strb	r2, [r3, #0]
	  }

	  switch(contador){
 800030c:	4b2e      	ldr	r3, [pc, #184]	; (80003c8 <main+0xf4>)
 800030e:	781b      	ldrb	r3, [r3, #0]
 8000310:	2b06      	cmp	r3, #6
 8000312:	d8f4      	bhi.n	80002fe <main+0x2a>
 8000314:	009a      	lsls	r2, r3, #2
 8000316:	4b2d      	ldr	r3, [pc, #180]	; (80003cc <main+0xf8>)
 8000318:	18d3      	adds	r3, r2, r3
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	469f      	mov	pc, r3
	  	case 1:
	  		PWM_Set_DC(&htim2, TIM_CHANNEL_1, 10);
 800031e:	4b29      	ldr	r3, [pc, #164]	; (80003c4 <main+0xf0>)
 8000320:	220a      	movs	r2, #10
 8000322:	2100      	movs	r1, #0
 8000324:	0018      	movs	r0, r3
 8000326:	f7ff ff79 	bl	800021c <PWM_Set_DC>
	  		break;
 800032a:	e049      	b.n	80003c0 <main+0xec>

	  	case 2:
	  		PWM_Set_DC(&htim2, TIM_CHANNEL_1, 25);
 800032c:	4b25      	ldr	r3, [pc, #148]	; (80003c4 <main+0xf0>)
 800032e:	2219      	movs	r2, #25
 8000330:	2100      	movs	r1, #0
 8000332:	0018      	movs	r0, r3
 8000334:	f7ff ff72 	bl	800021c <PWM_Set_DC>
	  		break;
 8000338:	e042      	b.n	80003c0 <main+0xec>

	  	case 3:
	  		PWM_Set_DC(&htim2, TIM_CHANNEL_1, 50);
 800033a:	4b22      	ldr	r3, [pc, #136]	; (80003c4 <main+0xf0>)
 800033c:	2232      	movs	r2, #50	; 0x32
 800033e:	2100      	movs	r1, #0
 8000340:	0018      	movs	r0, r3
 8000342:	f7ff ff6b 	bl	800021c <PWM_Set_DC>
	  		break;
 8000346:	e03b      	b.n	80003c0 <main+0xec>

	  	case 4:
	  		PWM_Set_DC(&htim2, TIM_CHANNEL_1, 75);
 8000348:	4b1e      	ldr	r3, [pc, #120]	; (80003c4 <main+0xf0>)
 800034a:	224b      	movs	r2, #75	; 0x4b
 800034c:	2100      	movs	r1, #0
 800034e:	0018      	movs	r0, r3
 8000350:	f7ff ff64 	bl	800021c <PWM_Set_DC>
	  		break;
 8000354:	e034      	b.n	80003c0 <main+0xec>

	  	case 5:
	  		PWM_Set_DC(&htim2, TIM_CHANNEL_1, 100);
 8000356:	4b1b      	ldr	r3, [pc, #108]	; (80003c4 <main+0xf0>)
 8000358:	2264      	movs	r2, #100	; 0x64
 800035a:	2100      	movs	r1, #0
 800035c:	0018      	movs	r0, r3
 800035e:	f7ff ff5d 	bl	800021c <PWM_Set_DC>
	  		break;
 8000362:	e02d      	b.n	80003c0 <main+0xec>

	  	case 6:
	  		if(brilho == 100){
 8000364:	4b1a      	ldr	r3, [pc, #104]	; (80003d0 <main+0xfc>)
 8000366:	781b      	ldrb	r3, [r3, #0]
 8000368:	2b64      	cmp	r3, #100	; 0x64
 800036a:	d125      	bne.n	80003b8 <main+0xe4>
	  			while(brilho>1){
 800036c:	e00f      	b.n	800038e <main+0xba>
	  				HAL_Delay(25);
 800036e:	2019      	movs	r0, #25
 8000370:	f000 fac4 	bl	80008fc <HAL_Delay>
	  				PWM_Set_DC(&htim2, TIM_CHANNEL_1, brilho);
 8000374:	4b16      	ldr	r3, [pc, #88]	; (80003d0 <main+0xfc>)
 8000376:	781a      	ldrb	r2, [r3, #0]
 8000378:	4b12      	ldr	r3, [pc, #72]	; (80003c4 <main+0xf0>)
 800037a:	2100      	movs	r1, #0
 800037c:	0018      	movs	r0, r3
 800037e:	f7ff ff4d 	bl	800021c <PWM_Set_DC>
	  				brilho--;
 8000382:	4b13      	ldr	r3, [pc, #76]	; (80003d0 <main+0xfc>)
 8000384:	781b      	ldrb	r3, [r3, #0]
 8000386:	3b01      	subs	r3, #1
 8000388:	b2da      	uxtb	r2, r3
 800038a:	4b11      	ldr	r3, [pc, #68]	; (80003d0 <main+0xfc>)
 800038c:	701a      	strb	r2, [r3, #0]
	  			while(brilho>1){
 800038e:	4b10      	ldr	r3, [pc, #64]	; (80003d0 <main+0xfc>)
 8000390:	781b      	ldrb	r3, [r3, #0]
 8000392:	2b01      	cmp	r3, #1
 8000394:	d8eb      	bhi.n	800036e <main+0x9a>
 8000396:	e7b2      	b.n	80002fe <main+0x2a>
	  			}

	  		} else{
	  			while(brilho<100){
	  				HAL_Delay(25);
 8000398:	2019      	movs	r0, #25
 800039a:	f000 faaf 	bl	80008fc <HAL_Delay>
	  				PWM_Set_DC(&htim2, TIM_CHANNEL_1, brilho);
 800039e:	4b0c      	ldr	r3, [pc, #48]	; (80003d0 <main+0xfc>)
 80003a0:	781a      	ldrb	r2, [r3, #0]
 80003a2:	4b08      	ldr	r3, [pc, #32]	; (80003c4 <main+0xf0>)
 80003a4:	2100      	movs	r1, #0
 80003a6:	0018      	movs	r0, r3
 80003a8:	f7ff ff38 	bl	800021c <PWM_Set_DC>
	  				brilho++;
 80003ac:	4b08      	ldr	r3, [pc, #32]	; (80003d0 <main+0xfc>)
 80003ae:	781b      	ldrb	r3, [r3, #0]
 80003b0:	3301      	adds	r3, #1
 80003b2:	b2da      	uxtb	r2, r3
 80003b4:	4b06      	ldr	r3, [pc, #24]	; (80003d0 <main+0xfc>)
 80003b6:	701a      	strb	r2, [r3, #0]
	  			while(brilho<100){
 80003b8:	4b05      	ldr	r3, [pc, #20]	; (80003d0 <main+0xfc>)
 80003ba:	781b      	ldrb	r3, [r3, #0]
 80003bc:	2b63      	cmp	r3, #99	; 0x63
 80003be:	d9eb      	bls.n	8000398 <main+0xc4>
	  if(contador > 6){
 80003c0:	e79d      	b.n	80002fe <main+0x2a>
 80003c2:	46c0      	nop			; (mov r8, r8)
 80003c4:	20000030 	.word	0x20000030
 80003c8:	2000002c 	.word	0x2000002c
 80003cc:	08002bfc 	.word	0x08002bfc
 80003d0:	20000000 	.word	0x20000000

080003d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003d4:	b590      	push	{r4, r7, lr}
 80003d6:	b095      	sub	sp, #84	; 0x54
 80003d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003da:	2414      	movs	r4, #20
 80003dc:	193b      	adds	r3, r7, r4
 80003de:	0018      	movs	r0, r3
 80003e0:	233c      	movs	r3, #60	; 0x3c
 80003e2:	001a      	movs	r2, r3
 80003e4:	2100      	movs	r1, #0
 80003e6:	f002 fbf5 	bl	8002bd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003ea:	1d3b      	adds	r3, r7, #4
 80003ec:	0018      	movs	r0, r3
 80003ee:	2310      	movs	r3, #16
 80003f0:	001a      	movs	r2, r3
 80003f2:	2100      	movs	r1, #0
 80003f4:	f002 fbee 	bl	8002bd4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80003f8:	2380      	movs	r3, #128	; 0x80
 80003fa:	009b      	lsls	r3, r3, #2
 80003fc:	0018      	movs	r0, r3
 80003fe:	f000 fd35 	bl	8000e6c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000402:	193b      	adds	r3, r7, r4
 8000404:	2202      	movs	r2, #2
 8000406:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000408:	193b      	adds	r3, r7, r4
 800040a:	2280      	movs	r2, #128	; 0x80
 800040c:	0052      	lsls	r2, r2, #1
 800040e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000410:	0021      	movs	r1, r4
 8000412:	187b      	adds	r3, r7, r1
 8000414:	2200      	movs	r2, #0
 8000416:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000418:	187b      	adds	r3, r7, r1
 800041a:	2240      	movs	r2, #64	; 0x40
 800041c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800041e:	187b      	adds	r3, r7, r1
 8000420:	2202      	movs	r2, #2
 8000422:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000424:	187b      	adds	r3, r7, r1
 8000426:	2202      	movs	r2, #2
 8000428:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800042a:	187b      	adds	r3, r7, r1
 800042c:	2200      	movs	r2, #0
 800042e:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000430:	187b      	adds	r3, r7, r1
 8000432:	2208      	movs	r2, #8
 8000434:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000436:	187b      	adds	r3, r7, r1
 8000438:	2280      	movs	r2, #128	; 0x80
 800043a:	0292      	lsls	r2, r2, #10
 800043c:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800043e:	187b      	adds	r3, r7, r1
 8000440:	2280      	movs	r2, #128	; 0x80
 8000442:	0492      	lsls	r2, r2, #18
 8000444:	635a      	str	r2, [r3, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000446:	187b      	adds	r3, r7, r1
 8000448:	2280      	movs	r2, #128	; 0x80
 800044a:	0592      	lsls	r2, r2, #22
 800044c:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800044e:	187b      	adds	r3, r7, r1
 8000450:	0018      	movs	r0, r3
 8000452:	f000 fd4b 	bl	8000eec <HAL_RCC_OscConfig>
 8000456:	1e03      	subs	r3, r0, #0
 8000458:	d001      	beq.n	800045e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800045a:	f000 f8dd 	bl	8000618 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800045e:	1d3b      	adds	r3, r7, #4
 8000460:	2207      	movs	r2, #7
 8000462:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000464:	1d3b      	adds	r3, r7, #4
 8000466:	2202      	movs	r2, #2
 8000468:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800046a:	1d3b      	adds	r3, r7, #4
 800046c:	2200      	movs	r2, #0
 800046e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000470:	1d3b      	adds	r3, r7, #4
 8000472:	2200      	movs	r2, #0
 8000474:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000476:	1d3b      	adds	r3, r7, #4
 8000478:	2102      	movs	r1, #2
 800047a:	0018      	movs	r0, r3
 800047c:	f001 f89c 	bl	80015b8 <HAL_RCC_ClockConfig>
 8000480:	1e03      	subs	r3, r0, #0
 8000482:	d001      	beq.n	8000488 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000484:	f000 f8c8 	bl	8000618 <Error_Handler>
  }
}
 8000488:	46c0      	nop			; (mov r8, r8)
 800048a:	46bd      	mov	sp, r7
 800048c:	b015      	add	sp, #84	; 0x54
 800048e:	bd90      	pop	{r4, r7, pc}

08000490 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	b08e      	sub	sp, #56	; 0x38
 8000494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000496:	2328      	movs	r3, #40	; 0x28
 8000498:	18fb      	adds	r3, r7, r3
 800049a:	0018      	movs	r0, r3
 800049c:	2310      	movs	r3, #16
 800049e:	001a      	movs	r2, r3
 80004a0:	2100      	movs	r1, #0
 80004a2:	f002 fb97 	bl	8002bd4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004a6:	231c      	movs	r3, #28
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	0018      	movs	r0, r3
 80004ac:	230c      	movs	r3, #12
 80004ae:	001a      	movs	r2, r3
 80004b0:	2100      	movs	r1, #0
 80004b2:	f002 fb8f 	bl	8002bd4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80004b6:	003b      	movs	r3, r7
 80004b8:	0018      	movs	r0, r3
 80004ba:	231c      	movs	r3, #28
 80004bc:	001a      	movs	r2, r3
 80004be:	2100      	movs	r1, #0
 80004c0:	f002 fb88 	bl	8002bd4 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80004c4:	4b30      	ldr	r3, [pc, #192]	; (8000588 <MX_TIM2_Init+0xf8>)
 80004c6:	2280      	movs	r2, #128	; 0x80
 80004c8:	05d2      	lsls	r2, r2, #23
 80004ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 80004cc:	4b2e      	ldr	r3, [pc, #184]	; (8000588 <MX_TIM2_Init+0xf8>)
 80004ce:	223f      	movs	r2, #63	; 0x3f
 80004d0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004d2:	4b2d      	ldr	r3, [pc, #180]	; (8000588 <MX_TIM2_Init+0xf8>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80004d8:	4b2b      	ldr	r3, [pc, #172]	; (8000588 <MX_TIM2_Init+0xf8>)
 80004da:	4a2c      	ldr	r2, [pc, #176]	; (800058c <MX_TIM2_Init+0xfc>)
 80004dc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004de:	4b2a      	ldr	r3, [pc, #168]	; (8000588 <MX_TIM2_Init+0xf8>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004e4:	4b28      	ldr	r3, [pc, #160]	; (8000588 <MX_TIM2_Init+0xf8>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80004ea:	4b27      	ldr	r3, [pc, #156]	; (8000588 <MX_TIM2_Init+0xf8>)
 80004ec:	0018      	movs	r0, r3
 80004ee:	f001 f9ed 	bl	80018cc <HAL_TIM_Base_Init>
 80004f2:	1e03      	subs	r3, r0, #0
 80004f4:	d001      	beq.n	80004fa <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80004f6:	f000 f88f 	bl	8000618 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004fa:	2128      	movs	r1, #40	; 0x28
 80004fc:	187b      	adds	r3, r7, r1
 80004fe:	2280      	movs	r2, #128	; 0x80
 8000500:	0152      	lsls	r2, r2, #5
 8000502:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000504:	187a      	adds	r2, r7, r1
 8000506:	4b20      	ldr	r3, [pc, #128]	; (8000588 <MX_TIM2_Init+0xf8>)
 8000508:	0011      	movs	r1, r2
 800050a:	0018      	movs	r0, r3
 800050c:	f001 fdae 	bl	800206c <HAL_TIM_ConfigClockSource>
 8000510:	1e03      	subs	r3, r0, #0
 8000512:	d001      	beq.n	8000518 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8000514:	f000 f880 	bl	8000618 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000518:	4b1b      	ldr	r3, [pc, #108]	; (8000588 <MX_TIM2_Init+0xf8>)
 800051a:	0018      	movs	r0, r3
 800051c:	f001 fa2e 	bl	800197c <HAL_TIM_PWM_Init>
 8000520:	1e03      	subs	r3, r0, #0
 8000522:	d001      	beq.n	8000528 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000524:	f000 f878 	bl	8000618 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000528:	211c      	movs	r1, #28
 800052a:	187b      	adds	r3, r7, r1
 800052c:	2200      	movs	r2, #0
 800052e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000530:	187b      	adds	r3, r7, r1
 8000532:	2200      	movs	r2, #0
 8000534:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000536:	187a      	adds	r2, r7, r1
 8000538:	4b13      	ldr	r3, [pc, #76]	; (8000588 <MX_TIM2_Init+0xf8>)
 800053a:	0011      	movs	r1, r2
 800053c:	0018      	movs	r0, r3
 800053e:	f002 fa97 	bl	8002a70 <HAL_TIMEx_MasterConfigSynchronization>
 8000542:	1e03      	subs	r3, r0, #0
 8000544:	d001      	beq.n	800054a <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8000546:	f000 f867 	bl	8000618 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800054a:	003b      	movs	r3, r7
 800054c:	2260      	movs	r2, #96	; 0x60
 800054e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000550:	003b      	movs	r3, r7
 8000552:	2200      	movs	r2, #0
 8000554:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000556:	003b      	movs	r3, r7
 8000558:	2200      	movs	r2, #0
 800055a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800055c:	003b      	movs	r3, r7
 800055e:	2200      	movs	r2, #0
 8000560:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000562:	0039      	movs	r1, r7
 8000564:	4b08      	ldr	r3, [pc, #32]	; (8000588 <MX_TIM2_Init+0xf8>)
 8000566:	2200      	movs	r2, #0
 8000568:	0018      	movs	r0, r3
 800056a:	f001 fc89 	bl	8001e80 <HAL_TIM_PWM_ConfigChannel>
 800056e:	1e03      	subs	r3, r0, #0
 8000570:	d001      	beq.n	8000576 <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 8000572:	f000 f851 	bl	8000618 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000576:	4b04      	ldr	r3, [pc, #16]	; (8000588 <MX_TIM2_Init+0xf8>)
 8000578:	0018      	movs	r0, r3
 800057a:	f000 f89f 	bl	80006bc <HAL_TIM_MspPostInit>

}
 800057e:	46c0      	nop			; (mov r8, r8)
 8000580:	46bd      	mov	sp, r7
 8000582:	b00e      	add	sp, #56	; 0x38
 8000584:	bd80      	pop	{r7, pc}
 8000586:	46c0      	nop			; (mov r8, r8)
 8000588:	20000030 	.word	0x20000030
 800058c:	000003e7 	.word	0x000003e7

08000590 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000590:	b590      	push	{r4, r7, lr}
 8000592:	b089      	sub	sp, #36	; 0x24
 8000594:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000596:	240c      	movs	r4, #12
 8000598:	193b      	adds	r3, r7, r4
 800059a:	0018      	movs	r0, r3
 800059c:	2314      	movs	r3, #20
 800059e:	001a      	movs	r2, r3
 80005a0:	2100      	movs	r1, #0
 80005a2:	f002 fb17 	bl	8002bd4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005a6:	4b1a      	ldr	r3, [pc, #104]	; (8000610 <MX_GPIO_Init+0x80>)
 80005a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80005aa:	4b19      	ldr	r3, [pc, #100]	; (8000610 <MX_GPIO_Init+0x80>)
 80005ac:	2104      	movs	r1, #4
 80005ae:	430a      	orrs	r2, r1
 80005b0:	635a      	str	r2, [r3, #52]	; 0x34
 80005b2:	4b17      	ldr	r3, [pc, #92]	; (8000610 <MX_GPIO_Init+0x80>)
 80005b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005b6:	2204      	movs	r2, #4
 80005b8:	4013      	ands	r3, r2
 80005ba:	60bb      	str	r3, [r7, #8]
 80005bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005be:	4b14      	ldr	r3, [pc, #80]	; (8000610 <MX_GPIO_Init+0x80>)
 80005c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80005c2:	4b13      	ldr	r3, [pc, #76]	; (8000610 <MX_GPIO_Init+0x80>)
 80005c4:	2101      	movs	r1, #1
 80005c6:	430a      	orrs	r2, r1
 80005c8:	635a      	str	r2, [r3, #52]	; 0x34
 80005ca:	4b11      	ldr	r3, [pc, #68]	; (8000610 <MX_GPIO_Init+0x80>)
 80005cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005ce:	2201      	movs	r2, #1
 80005d0:	4013      	ands	r3, r2
 80005d2:	607b      	str	r3, [r7, #4]
 80005d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80005d6:	193b      	adds	r3, r7, r4
 80005d8:	2280      	movs	r2, #128	; 0x80
 80005da:	0192      	lsls	r2, r2, #6
 80005dc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80005de:	193b      	adds	r3, r7, r4
 80005e0:	2284      	movs	r2, #132	; 0x84
 80005e2:	0392      	lsls	r2, r2, #14
 80005e4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e6:	193b      	adds	r3, r7, r4
 80005e8:	2200      	movs	r2, #0
 80005ea:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005ec:	193b      	adds	r3, r7, r4
 80005ee:	4a09      	ldr	r2, [pc, #36]	; (8000614 <MX_GPIO_Init+0x84>)
 80005f0:	0019      	movs	r1, r3
 80005f2:	0010      	movs	r0, r2
 80005f4:	f000 fa9a 	bl	8000b2c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80005f8:	2200      	movs	r2, #0
 80005fa:	2100      	movs	r1, #0
 80005fc:	2007      	movs	r0, #7
 80005fe:	f000 fa63 	bl	8000ac8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000602:	2007      	movs	r0, #7
 8000604:	f000 fa75 	bl	8000af2 <HAL_NVIC_EnableIRQ>

}
 8000608:	46c0      	nop			; (mov r8, r8)
 800060a:	46bd      	mov	sp, r7
 800060c:	b009      	add	sp, #36	; 0x24
 800060e:	bd90      	pop	{r4, r7, pc}
 8000610:	40021000 	.word	0x40021000
 8000614:	50000800 	.word	0x50000800

08000618 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800061c:	b672      	cpsid	i
}
 800061e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000620:	e7fe      	b.n	8000620 <Error_Handler+0x8>
	...

08000624 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800062a:	4b11      	ldr	r3, [pc, #68]	; (8000670 <HAL_MspInit+0x4c>)
 800062c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800062e:	4b10      	ldr	r3, [pc, #64]	; (8000670 <HAL_MspInit+0x4c>)
 8000630:	2101      	movs	r1, #1
 8000632:	430a      	orrs	r2, r1
 8000634:	641a      	str	r2, [r3, #64]	; 0x40
 8000636:	4b0e      	ldr	r3, [pc, #56]	; (8000670 <HAL_MspInit+0x4c>)
 8000638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800063a:	2201      	movs	r2, #1
 800063c:	4013      	ands	r3, r2
 800063e:	607b      	str	r3, [r7, #4]
 8000640:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000642:	4b0b      	ldr	r3, [pc, #44]	; (8000670 <HAL_MspInit+0x4c>)
 8000644:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000646:	4b0a      	ldr	r3, [pc, #40]	; (8000670 <HAL_MspInit+0x4c>)
 8000648:	2180      	movs	r1, #128	; 0x80
 800064a:	0549      	lsls	r1, r1, #21
 800064c:	430a      	orrs	r2, r1
 800064e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000650:	4b07      	ldr	r3, [pc, #28]	; (8000670 <HAL_MspInit+0x4c>)
 8000652:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000654:	2380      	movs	r3, #128	; 0x80
 8000656:	055b      	lsls	r3, r3, #21
 8000658:	4013      	ands	r3, r2
 800065a:	603b      	str	r3, [r7, #0]
 800065c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800065e:	23c0      	movs	r3, #192	; 0xc0
 8000660:	00db      	lsls	r3, r3, #3
 8000662:	0018      	movs	r0, r3
 8000664:	f000 f96e 	bl	8000944 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000668:	46c0      	nop			; (mov r8, r8)
 800066a:	46bd      	mov	sp, r7
 800066c:	b002      	add	sp, #8
 800066e:	bd80      	pop	{r7, pc}
 8000670:	40021000 	.word	0x40021000

08000674 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b084      	sub	sp, #16
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	681a      	ldr	r2, [r3, #0]
 8000680:	2380      	movs	r3, #128	; 0x80
 8000682:	05db      	lsls	r3, r3, #23
 8000684:	429a      	cmp	r2, r3
 8000686:	d113      	bne.n	80006b0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000688:	4b0b      	ldr	r3, [pc, #44]	; (80006b8 <HAL_TIM_Base_MspInit+0x44>)
 800068a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800068c:	4b0a      	ldr	r3, [pc, #40]	; (80006b8 <HAL_TIM_Base_MspInit+0x44>)
 800068e:	2101      	movs	r1, #1
 8000690:	430a      	orrs	r2, r1
 8000692:	63da      	str	r2, [r3, #60]	; 0x3c
 8000694:	4b08      	ldr	r3, [pc, #32]	; (80006b8 <HAL_TIM_Base_MspInit+0x44>)
 8000696:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000698:	2201      	movs	r2, #1
 800069a:	4013      	ands	r3, r2
 800069c:	60fb      	str	r3, [r7, #12]
 800069e:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80006a0:	2200      	movs	r2, #0
 80006a2:	2100      	movs	r1, #0
 80006a4:	200f      	movs	r0, #15
 80006a6:	f000 fa0f 	bl	8000ac8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80006aa:	200f      	movs	r0, #15
 80006ac:	f000 fa21 	bl	8000af2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80006b0:	46c0      	nop			; (mov r8, r8)
 80006b2:	46bd      	mov	sp, r7
 80006b4:	b004      	add	sp, #16
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	40021000 	.word	0x40021000

080006bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80006bc:	b590      	push	{r4, r7, lr}
 80006be:	b089      	sub	sp, #36	; 0x24
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c4:	240c      	movs	r4, #12
 80006c6:	193b      	adds	r3, r7, r4
 80006c8:	0018      	movs	r0, r3
 80006ca:	2314      	movs	r3, #20
 80006cc:	001a      	movs	r2, r3
 80006ce:	2100      	movs	r1, #0
 80006d0:	f002 fa80 	bl	8002bd4 <memset>
  if(htim->Instance==TIM2)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	681a      	ldr	r2, [r3, #0]
 80006d8:	2380      	movs	r3, #128	; 0x80
 80006da:	05db      	lsls	r3, r3, #23
 80006dc:	429a      	cmp	r2, r3
 80006de:	d122      	bne.n	8000726 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006e0:	4b13      	ldr	r3, [pc, #76]	; (8000730 <HAL_TIM_MspPostInit+0x74>)
 80006e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80006e4:	4b12      	ldr	r3, [pc, #72]	; (8000730 <HAL_TIM_MspPostInit+0x74>)
 80006e6:	2101      	movs	r1, #1
 80006e8:	430a      	orrs	r2, r1
 80006ea:	635a      	str	r2, [r3, #52]	; 0x34
 80006ec:	4b10      	ldr	r3, [pc, #64]	; (8000730 <HAL_TIM_MspPostInit+0x74>)
 80006ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80006f0:	2201      	movs	r2, #1
 80006f2:	4013      	ands	r3, r2
 80006f4:	60bb      	str	r3, [r7, #8]
 80006f6:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80006f8:	0021      	movs	r1, r4
 80006fa:	187b      	adds	r3, r7, r1
 80006fc:	2220      	movs	r2, #32
 80006fe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000700:	187b      	adds	r3, r7, r1
 8000702:	2202      	movs	r2, #2
 8000704:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000706:	187b      	adds	r3, r7, r1
 8000708:	2200      	movs	r2, #0
 800070a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800070c:	187b      	adds	r3, r7, r1
 800070e:	2200      	movs	r2, #0
 8000710:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8000712:	187b      	adds	r3, r7, r1
 8000714:	2202      	movs	r2, #2
 8000716:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000718:	187a      	adds	r2, r7, r1
 800071a:	23a0      	movs	r3, #160	; 0xa0
 800071c:	05db      	lsls	r3, r3, #23
 800071e:	0011      	movs	r1, r2
 8000720:	0018      	movs	r0, r3
 8000722:	f000 fa03 	bl	8000b2c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000726:	46c0      	nop			; (mov r8, r8)
 8000728:	46bd      	mov	sp, r7
 800072a:	b009      	add	sp, #36	; 0x24
 800072c:	bd90      	pop	{r4, r7, pc}
 800072e:	46c0      	nop			; (mov r8, r8)
 8000730:	40021000 	.word	0x40021000

08000734 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000738:	e7fe      	b.n	8000738 <NMI_Handler+0x4>

0800073a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800073a:	b580      	push	{r7, lr}
 800073c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800073e:	e7fe      	b.n	800073e <HardFault_Handler+0x4>

08000740 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000744:	46c0      	nop			; (mov r8, r8)
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}

0800074a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800074a:	b580      	push	{r7, lr}
 800074c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800074e:	46c0      	nop			; (mov r8, r8)
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}

08000754 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000758:	f000 f8b4 	bl	80008c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800075c:	46c0      	nop			; (mov r8, r8)
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}

08000762 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000762:	b580      	push	{r7, lr}
 8000764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000766:	2380      	movs	r3, #128	; 0x80
 8000768:	019b      	lsls	r3, r3, #6
 800076a:	0018      	movs	r0, r3
 800076c:	f000 fb4a 	bl	8000e04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000770:	46c0      	nop			; (mov r8, r8)
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
	...

08000778 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800077c:	4b03      	ldr	r3, [pc, #12]	; (800078c <TIM2_IRQHandler+0x14>)
 800077e:	0018      	movs	r0, r3
 8000780:	f001 fa4c 	bl	8001c1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000784:	46c0      	nop			; (mov r8, r8)
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	46c0      	nop			; (mov r8, r8)
 800078c:	20000030 	.word	0x20000030

08000790 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000794:	46c0      	nop			; (mov r8, r8)
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
	...

0800079c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800079c:	480d      	ldr	r0, [pc, #52]	; (80007d4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800079e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80007a0:	f7ff fff6 	bl	8000790 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007a4:	480c      	ldr	r0, [pc, #48]	; (80007d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80007a6:	490d      	ldr	r1, [pc, #52]	; (80007dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80007a8:	4a0d      	ldr	r2, [pc, #52]	; (80007e0 <LoopForever+0xe>)
  movs r3, #0
 80007aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007ac:	e002      	b.n	80007b4 <LoopCopyDataInit>

080007ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007b2:	3304      	adds	r3, #4

080007b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007b8:	d3f9      	bcc.n	80007ae <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007ba:	4a0a      	ldr	r2, [pc, #40]	; (80007e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007bc:	4c0a      	ldr	r4, [pc, #40]	; (80007e8 <LoopForever+0x16>)
  movs r3, #0
 80007be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007c0:	e001      	b.n	80007c6 <LoopFillZerobss>

080007c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007c4:	3204      	adds	r2, #4

080007c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007c8:	d3fb      	bcc.n	80007c2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80007ca:	f002 f9df 	bl	8002b8c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80007ce:	f7ff fd81 	bl	80002d4 <main>

080007d2 <LoopForever>:

LoopForever:
  b LoopForever
 80007d2:	e7fe      	b.n	80007d2 <LoopForever>
  ldr   r0, =_estack
 80007d4:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 80007d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007dc:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80007e0:	08002cb4 	.word	0x08002cb4
  ldr r2, =_sbss
 80007e4:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80007e8:	20000080 	.word	0x20000080

080007ec <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007ec:	e7fe      	b.n	80007ec <ADC1_COMP_IRQHandler>
	...

080007f0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80007f6:	1dfb      	adds	r3, r7, #7
 80007f8:	2200      	movs	r2, #0
 80007fa:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007fc:	4b0b      	ldr	r3, [pc, #44]	; (800082c <HAL_Init+0x3c>)
 80007fe:	681a      	ldr	r2, [r3, #0]
 8000800:	4b0a      	ldr	r3, [pc, #40]	; (800082c <HAL_Init+0x3c>)
 8000802:	2180      	movs	r1, #128	; 0x80
 8000804:	0049      	lsls	r1, r1, #1
 8000806:	430a      	orrs	r2, r1
 8000808:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800080a:	2003      	movs	r0, #3
 800080c:	f000 f810 	bl	8000830 <HAL_InitTick>
 8000810:	1e03      	subs	r3, r0, #0
 8000812:	d003      	beq.n	800081c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000814:	1dfb      	adds	r3, r7, #7
 8000816:	2201      	movs	r2, #1
 8000818:	701a      	strb	r2, [r3, #0]
 800081a:	e001      	b.n	8000820 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800081c:	f7ff ff02 	bl	8000624 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000820:	1dfb      	adds	r3, r7, #7
 8000822:	781b      	ldrb	r3, [r3, #0]
}
 8000824:	0018      	movs	r0, r3
 8000826:	46bd      	mov	sp, r7
 8000828:	b002      	add	sp, #8
 800082a:	bd80      	pop	{r7, pc}
 800082c:	40022000 	.word	0x40022000

08000830 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000830:	b590      	push	{r4, r7, lr}
 8000832:	b085      	sub	sp, #20
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000838:	230f      	movs	r3, #15
 800083a:	18fb      	adds	r3, r7, r3
 800083c:	2200      	movs	r2, #0
 800083e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000840:	4b1d      	ldr	r3, [pc, #116]	; (80008b8 <HAL_InitTick+0x88>)
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	2b00      	cmp	r3, #0
 8000846:	d02b      	beq.n	80008a0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000848:	4b1c      	ldr	r3, [pc, #112]	; (80008bc <HAL_InitTick+0x8c>)
 800084a:	681c      	ldr	r4, [r3, #0]
 800084c:	4b1a      	ldr	r3, [pc, #104]	; (80008b8 <HAL_InitTick+0x88>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	0019      	movs	r1, r3
 8000852:	23fa      	movs	r3, #250	; 0xfa
 8000854:	0098      	lsls	r0, r3, #2
 8000856:	f7ff fc55 	bl	8000104 <__udivsi3>
 800085a:	0003      	movs	r3, r0
 800085c:	0019      	movs	r1, r3
 800085e:	0020      	movs	r0, r4
 8000860:	f7ff fc50 	bl	8000104 <__udivsi3>
 8000864:	0003      	movs	r3, r0
 8000866:	0018      	movs	r0, r3
 8000868:	f000 f953 	bl	8000b12 <HAL_SYSTICK_Config>
 800086c:	1e03      	subs	r3, r0, #0
 800086e:	d112      	bne.n	8000896 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	2b03      	cmp	r3, #3
 8000874:	d80a      	bhi.n	800088c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000876:	6879      	ldr	r1, [r7, #4]
 8000878:	2301      	movs	r3, #1
 800087a:	425b      	negs	r3, r3
 800087c:	2200      	movs	r2, #0
 800087e:	0018      	movs	r0, r3
 8000880:	f000 f922 	bl	8000ac8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000884:	4b0e      	ldr	r3, [pc, #56]	; (80008c0 <HAL_InitTick+0x90>)
 8000886:	687a      	ldr	r2, [r7, #4]
 8000888:	601a      	str	r2, [r3, #0]
 800088a:	e00d      	b.n	80008a8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800088c:	230f      	movs	r3, #15
 800088e:	18fb      	adds	r3, r7, r3
 8000890:	2201      	movs	r2, #1
 8000892:	701a      	strb	r2, [r3, #0]
 8000894:	e008      	b.n	80008a8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000896:	230f      	movs	r3, #15
 8000898:	18fb      	adds	r3, r7, r3
 800089a:	2201      	movs	r2, #1
 800089c:	701a      	strb	r2, [r3, #0]
 800089e:	e003      	b.n	80008a8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80008a0:	230f      	movs	r3, #15
 80008a2:	18fb      	adds	r3, r7, r3
 80008a4:	2201      	movs	r2, #1
 80008a6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80008a8:	230f      	movs	r3, #15
 80008aa:	18fb      	adds	r3, r7, r3
 80008ac:	781b      	ldrb	r3, [r3, #0]
}
 80008ae:	0018      	movs	r0, r3
 80008b0:	46bd      	mov	sp, r7
 80008b2:	b005      	add	sp, #20
 80008b4:	bd90      	pop	{r4, r7, pc}
 80008b6:	46c0      	nop			; (mov r8, r8)
 80008b8:	2000000c 	.word	0x2000000c
 80008bc:	20000004 	.word	0x20000004
 80008c0:	20000008 	.word	0x20000008

080008c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80008c8:	4b05      	ldr	r3, [pc, #20]	; (80008e0 <HAL_IncTick+0x1c>)
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	001a      	movs	r2, r3
 80008ce:	4b05      	ldr	r3, [pc, #20]	; (80008e4 <HAL_IncTick+0x20>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	18d2      	adds	r2, r2, r3
 80008d4:	4b03      	ldr	r3, [pc, #12]	; (80008e4 <HAL_IncTick+0x20>)
 80008d6:	601a      	str	r2, [r3, #0]
}
 80008d8:	46c0      	nop			; (mov r8, r8)
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	46c0      	nop			; (mov r8, r8)
 80008e0:	2000000c 	.word	0x2000000c
 80008e4:	2000007c 	.word	0x2000007c

080008e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  return uwTick;
 80008ec:	4b02      	ldr	r3, [pc, #8]	; (80008f8 <HAL_GetTick+0x10>)
 80008ee:	681b      	ldr	r3, [r3, #0]
}
 80008f0:	0018      	movs	r0, r3
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	46c0      	nop			; (mov r8, r8)
 80008f8:	2000007c 	.word	0x2000007c

080008fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b084      	sub	sp, #16
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000904:	f7ff fff0 	bl	80008e8 <HAL_GetTick>
 8000908:	0003      	movs	r3, r0
 800090a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	3301      	adds	r3, #1
 8000914:	d005      	beq.n	8000922 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000916:	4b0a      	ldr	r3, [pc, #40]	; (8000940 <HAL_Delay+0x44>)
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	001a      	movs	r2, r3
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	189b      	adds	r3, r3, r2
 8000920:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000922:	46c0      	nop			; (mov r8, r8)
 8000924:	f7ff ffe0 	bl	80008e8 <HAL_GetTick>
 8000928:	0002      	movs	r2, r0
 800092a:	68bb      	ldr	r3, [r7, #8]
 800092c:	1ad3      	subs	r3, r2, r3
 800092e:	68fa      	ldr	r2, [r7, #12]
 8000930:	429a      	cmp	r2, r3
 8000932:	d8f7      	bhi.n	8000924 <HAL_Delay+0x28>
  {
  }
}
 8000934:	46c0      	nop			; (mov r8, r8)
 8000936:	46c0      	nop			; (mov r8, r8)
 8000938:	46bd      	mov	sp, r7
 800093a:	b004      	add	sp, #16
 800093c:	bd80      	pop	{r7, pc}
 800093e:	46c0      	nop			; (mov r8, r8)
 8000940:	2000000c 	.word	0x2000000c

08000944 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 800094c:	4b06      	ldr	r3, [pc, #24]	; (8000968 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4a06      	ldr	r2, [pc, #24]	; (800096c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000952:	4013      	ands	r3, r2
 8000954:	0019      	movs	r1, r3
 8000956:	4b04      	ldr	r3, [pc, #16]	; (8000968 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000958:	687a      	ldr	r2, [r7, #4]
 800095a:	430a      	orrs	r2, r1
 800095c:	601a      	str	r2, [r3, #0]
}
 800095e:	46c0      	nop			; (mov r8, r8)
 8000960:	46bd      	mov	sp, r7
 8000962:	b002      	add	sp, #8
 8000964:	bd80      	pop	{r7, pc}
 8000966:	46c0      	nop			; (mov r8, r8)
 8000968:	40010000 	.word	0x40010000
 800096c:	fffff9ff 	.word	0xfffff9ff

08000970 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
 8000976:	0002      	movs	r2, r0
 8000978:	1dfb      	adds	r3, r7, #7
 800097a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800097c:	1dfb      	adds	r3, r7, #7
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	2b7f      	cmp	r3, #127	; 0x7f
 8000982:	d809      	bhi.n	8000998 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000984:	1dfb      	adds	r3, r7, #7
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	001a      	movs	r2, r3
 800098a:	231f      	movs	r3, #31
 800098c:	401a      	ands	r2, r3
 800098e:	4b04      	ldr	r3, [pc, #16]	; (80009a0 <__NVIC_EnableIRQ+0x30>)
 8000990:	2101      	movs	r1, #1
 8000992:	4091      	lsls	r1, r2
 8000994:	000a      	movs	r2, r1
 8000996:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000998:	46c0      	nop			; (mov r8, r8)
 800099a:	46bd      	mov	sp, r7
 800099c:	b002      	add	sp, #8
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	e000e100 	.word	0xe000e100

080009a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009a4:	b590      	push	{r4, r7, lr}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	0002      	movs	r2, r0
 80009ac:	6039      	str	r1, [r7, #0]
 80009ae:	1dfb      	adds	r3, r7, #7
 80009b0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80009b2:	1dfb      	adds	r3, r7, #7
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	2b7f      	cmp	r3, #127	; 0x7f
 80009b8:	d828      	bhi.n	8000a0c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009ba:	4a2f      	ldr	r2, [pc, #188]	; (8000a78 <__NVIC_SetPriority+0xd4>)
 80009bc:	1dfb      	adds	r3, r7, #7
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	b25b      	sxtb	r3, r3
 80009c2:	089b      	lsrs	r3, r3, #2
 80009c4:	33c0      	adds	r3, #192	; 0xc0
 80009c6:	009b      	lsls	r3, r3, #2
 80009c8:	589b      	ldr	r3, [r3, r2]
 80009ca:	1dfa      	adds	r2, r7, #7
 80009cc:	7812      	ldrb	r2, [r2, #0]
 80009ce:	0011      	movs	r1, r2
 80009d0:	2203      	movs	r2, #3
 80009d2:	400a      	ands	r2, r1
 80009d4:	00d2      	lsls	r2, r2, #3
 80009d6:	21ff      	movs	r1, #255	; 0xff
 80009d8:	4091      	lsls	r1, r2
 80009da:	000a      	movs	r2, r1
 80009dc:	43d2      	mvns	r2, r2
 80009de:	401a      	ands	r2, r3
 80009e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	019b      	lsls	r3, r3, #6
 80009e6:	22ff      	movs	r2, #255	; 0xff
 80009e8:	401a      	ands	r2, r3
 80009ea:	1dfb      	adds	r3, r7, #7
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	0018      	movs	r0, r3
 80009f0:	2303      	movs	r3, #3
 80009f2:	4003      	ands	r3, r0
 80009f4:	00db      	lsls	r3, r3, #3
 80009f6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009f8:	481f      	ldr	r0, [pc, #124]	; (8000a78 <__NVIC_SetPriority+0xd4>)
 80009fa:	1dfb      	adds	r3, r7, #7
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	b25b      	sxtb	r3, r3
 8000a00:	089b      	lsrs	r3, r3, #2
 8000a02:	430a      	orrs	r2, r1
 8000a04:	33c0      	adds	r3, #192	; 0xc0
 8000a06:	009b      	lsls	r3, r3, #2
 8000a08:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000a0a:	e031      	b.n	8000a70 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a0c:	4a1b      	ldr	r2, [pc, #108]	; (8000a7c <__NVIC_SetPriority+0xd8>)
 8000a0e:	1dfb      	adds	r3, r7, #7
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	0019      	movs	r1, r3
 8000a14:	230f      	movs	r3, #15
 8000a16:	400b      	ands	r3, r1
 8000a18:	3b08      	subs	r3, #8
 8000a1a:	089b      	lsrs	r3, r3, #2
 8000a1c:	3306      	adds	r3, #6
 8000a1e:	009b      	lsls	r3, r3, #2
 8000a20:	18d3      	adds	r3, r2, r3
 8000a22:	3304      	adds	r3, #4
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	1dfa      	adds	r2, r7, #7
 8000a28:	7812      	ldrb	r2, [r2, #0]
 8000a2a:	0011      	movs	r1, r2
 8000a2c:	2203      	movs	r2, #3
 8000a2e:	400a      	ands	r2, r1
 8000a30:	00d2      	lsls	r2, r2, #3
 8000a32:	21ff      	movs	r1, #255	; 0xff
 8000a34:	4091      	lsls	r1, r2
 8000a36:	000a      	movs	r2, r1
 8000a38:	43d2      	mvns	r2, r2
 8000a3a:	401a      	ands	r2, r3
 8000a3c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	019b      	lsls	r3, r3, #6
 8000a42:	22ff      	movs	r2, #255	; 0xff
 8000a44:	401a      	ands	r2, r3
 8000a46:	1dfb      	adds	r3, r7, #7
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	0018      	movs	r0, r3
 8000a4c:	2303      	movs	r3, #3
 8000a4e:	4003      	ands	r3, r0
 8000a50:	00db      	lsls	r3, r3, #3
 8000a52:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a54:	4809      	ldr	r0, [pc, #36]	; (8000a7c <__NVIC_SetPriority+0xd8>)
 8000a56:	1dfb      	adds	r3, r7, #7
 8000a58:	781b      	ldrb	r3, [r3, #0]
 8000a5a:	001c      	movs	r4, r3
 8000a5c:	230f      	movs	r3, #15
 8000a5e:	4023      	ands	r3, r4
 8000a60:	3b08      	subs	r3, #8
 8000a62:	089b      	lsrs	r3, r3, #2
 8000a64:	430a      	orrs	r2, r1
 8000a66:	3306      	adds	r3, #6
 8000a68:	009b      	lsls	r3, r3, #2
 8000a6a:	18c3      	adds	r3, r0, r3
 8000a6c:	3304      	adds	r3, #4
 8000a6e:	601a      	str	r2, [r3, #0]
}
 8000a70:	46c0      	nop			; (mov r8, r8)
 8000a72:	46bd      	mov	sp, r7
 8000a74:	b003      	add	sp, #12
 8000a76:	bd90      	pop	{r4, r7, pc}
 8000a78:	e000e100 	.word	0xe000e100
 8000a7c:	e000ed00 	.word	0xe000ed00

08000a80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	1e5a      	subs	r2, r3, #1
 8000a8c:	2380      	movs	r3, #128	; 0x80
 8000a8e:	045b      	lsls	r3, r3, #17
 8000a90:	429a      	cmp	r2, r3
 8000a92:	d301      	bcc.n	8000a98 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a94:	2301      	movs	r3, #1
 8000a96:	e010      	b.n	8000aba <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a98:	4b0a      	ldr	r3, [pc, #40]	; (8000ac4 <SysTick_Config+0x44>)
 8000a9a:	687a      	ldr	r2, [r7, #4]
 8000a9c:	3a01      	subs	r2, #1
 8000a9e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	425b      	negs	r3, r3
 8000aa4:	2103      	movs	r1, #3
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	f7ff ff7c 	bl	80009a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000aac:	4b05      	ldr	r3, [pc, #20]	; (8000ac4 <SysTick_Config+0x44>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ab2:	4b04      	ldr	r3, [pc, #16]	; (8000ac4 <SysTick_Config+0x44>)
 8000ab4:	2207      	movs	r2, #7
 8000ab6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ab8:	2300      	movs	r3, #0
}
 8000aba:	0018      	movs	r0, r3
 8000abc:	46bd      	mov	sp, r7
 8000abe:	b002      	add	sp, #8
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	46c0      	nop			; (mov r8, r8)
 8000ac4:	e000e010 	.word	0xe000e010

08000ac8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b084      	sub	sp, #16
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	60b9      	str	r1, [r7, #8]
 8000ad0:	607a      	str	r2, [r7, #4]
 8000ad2:	210f      	movs	r1, #15
 8000ad4:	187b      	adds	r3, r7, r1
 8000ad6:	1c02      	adds	r2, r0, #0
 8000ad8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000ada:	68ba      	ldr	r2, [r7, #8]
 8000adc:	187b      	adds	r3, r7, r1
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	b25b      	sxtb	r3, r3
 8000ae2:	0011      	movs	r1, r2
 8000ae4:	0018      	movs	r0, r3
 8000ae6:	f7ff ff5d 	bl	80009a4 <__NVIC_SetPriority>
}
 8000aea:	46c0      	nop			; (mov r8, r8)
 8000aec:	46bd      	mov	sp, r7
 8000aee:	b004      	add	sp, #16
 8000af0:	bd80      	pop	{r7, pc}

08000af2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000af2:	b580      	push	{r7, lr}
 8000af4:	b082      	sub	sp, #8
 8000af6:	af00      	add	r7, sp, #0
 8000af8:	0002      	movs	r2, r0
 8000afa:	1dfb      	adds	r3, r7, #7
 8000afc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000afe:	1dfb      	adds	r3, r7, #7
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	b25b      	sxtb	r3, r3
 8000b04:	0018      	movs	r0, r3
 8000b06:	f7ff ff33 	bl	8000970 <__NVIC_EnableIRQ>
}
 8000b0a:	46c0      	nop			; (mov r8, r8)
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	b002      	add	sp, #8
 8000b10:	bd80      	pop	{r7, pc}

08000b12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b12:	b580      	push	{r7, lr}
 8000b14:	b082      	sub	sp, #8
 8000b16:	af00      	add	r7, sp, #0
 8000b18:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	f7ff ffaf 	bl	8000a80 <SysTick_Config>
 8000b22:	0003      	movs	r3, r0
}
 8000b24:	0018      	movs	r0, r3
 8000b26:	46bd      	mov	sp, r7
 8000b28:	b002      	add	sp, #8
 8000b2a:	bd80      	pop	{r7, pc}

08000b2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b086      	sub	sp, #24
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
 8000b34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b36:	2300      	movs	r3, #0
 8000b38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b3a:	e14d      	b.n	8000dd8 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	2101      	movs	r1, #1
 8000b42:	697a      	ldr	r2, [r7, #20]
 8000b44:	4091      	lsls	r1, r2
 8000b46:	000a      	movs	r2, r1
 8000b48:	4013      	ands	r3, r2
 8000b4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d100      	bne.n	8000b54 <HAL_GPIO_Init+0x28>
 8000b52:	e13e      	b.n	8000dd2 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	685b      	ldr	r3, [r3, #4]
 8000b58:	2203      	movs	r2, #3
 8000b5a:	4013      	ands	r3, r2
 8000b5c:	2b01      	cmp	r3, #1
 8000b5e:	d005      	beq.n	8000b6c <HAL_GPIO_Init+0x40>
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	685b      	ldr	r3, [r3, #4]
 8000b64:	2203      	movs	r2, #3
 8000b66:	4013      	ands	r3, r2
 8000b68:	2b02      	cmp	r3, #2
 8000b6a:	d130      	bne.n	8000bce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	689b      	ldr	r3, [r3, #8]
 8000b70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000b72:	697b      	ldr	r3, [r7, #20]
 8000b74:	005b      	lsls	r3, r3, #1
 8000b76:	2203      	movs	r2, #3
 8000b78:	409a      	lsls	r2, r3
 8000b7a:	0013      	movs	r3, r2
 8000b7c:	43da      	mvns	r2, r3
 8000b7e:	693b      	ldr	r3, [r7, #16]
 8000b80:	4013      	ands	r3, r2
 8000b82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	68da      	ldr	r2, [r3, #12]
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	005b      	lsls	r3, r3, #1
 8000b8c:	409a      	lsls	r2, r3
 8000b8e:	0013      	movs	r3, r2
 8000b90:	693a      	ldr	r2, [r7, #16]
 8000b92:	4313      	orrs	r3, r2
 8000b94:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	693a      	ldr	r2, [r7, #16]
 8000b9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	697b      	ldr	r3, [r7, #20]
 8000ba6:	409a      	lsls	r2, r3
 8000ba8:	0013      	movs	r3, r2
 8000baa:	43da      	mvns	r2, r3
 8000bac:	693b      	ldr	r3, [r7, #16]
 8000bae:	4013      	ands	r3, r2
 8000bb0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	685b      	ldr	r3, [r3, #4]
 8000bb6:	091b      	lsrs	r3, r3, #4
 8000bb8:	2201      	movs	r2, #1
 8000bba:	401a      	ands	r2, r3
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	409a      	lsls	r2, r3
 8000bc0:	0013      	movs	r3, r2
 8000bc2:	693a      	ldr	r2, [r7, #16]
 8000bc4:	4313      	orrs	r3, r2
 8000bc6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	693a      	ldr	r2, [r7, #16]
 8000bcc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	685b      	ldr	r3, [r3, #4]
 8000bd2:	2203      	movs	r2, #3
 8000bd4:	4013      	ands	r3, r2
 8000bd6:	2b03      	cmp	r3, #3
 8000bd8:	d017      	beq.n	8000c0a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	68db      	ldr	r3, [r3, #12]
 8000bde:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	005b      	lsls	r3, r3, #1
 8000be4:	2203      	movs	r2, #3
 8000be6:	409a      	lsls	r2, r3
 8000be8:	0013      	movs	r3, r2
 8000bea:	43da      	mvns	r2, r3
 8000bec:	693b      	ldr	r3, [r7, #16]
 8000bee:	4013      	ands	r3, r2
 8000bf0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	689a      	ldr	r2, [r3, #8]
 8000bf6:	697b      	ldr	r3, [r7, #20]
 8000bf8:	005b      	lsls	r3, r3, #1
 8000bfa:	409a      	lsls	r2, r3
 8000bfc:	0013      	movs	r3, r2
 8000bfe:	693a      	ldr	r2, [r7, #16]
 8000c00:	4313      	orrs	r3, r2
 8000c02:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	693a      	ldr	r2, [r7, #16]
 8000c08:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	685b      	ldr	r3, [r3, #4]
 8000c0e:	2203      	movs	r2, #3
 8000c10:	4013      	ands	r3, r2
 8000c12:	2b02      	cmp	r3, #2
 8000c14:	d123      	bne.n	8000c5e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c16:	697b      	ldr	r3, [r7, #20]
 8000c18:	08da      	lsrs	r2, r3, #3
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	3208      	adds	r2, #8
 8000c1e:	0092      	lsls	r2, r2, #2
 8000c20:	58d3      	ldr	r3, [r2, r3]
 8000c22:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c24:	697b      	ldr	r3, [r7, #20]
 8000c26:	2207      	movs	r2, #7
 8000c28:	4013      	ands	r3, r2
 8000c2a:	009b      	lsls	r3, r3, #2
 8000c2c:	220f      	movs	r2, #15
 8000c2e:	409a      	lsls	r2, r3
 8000c30:	0013      	movs	r3, r2
 8000c32:	43da      	mvns	r2, r3
 8000c34:	693b      	ldr	r3, [r7, #16]
 8000c36:	4013      	ands	r3, r2
 8000c38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	691a      	ldr	r2, [r3, #16]
 8000c3e:	697b      	ldr	r3, [r7, #20]
 8000c40:	2107      	movs	r1, #7
 8000c42:	400b      	ands	r3, r1
 8000c44:	009b      	lsls	r3, r3, #2
 8000c46:	409a      	lsls	r2, r3
 8000c48:	0013      	movs	r3, r2
 8000c4a:	693a      	ldr	r2, [r7, #16]
 8000c4c:	4313      	orrs	r3, r2
 8000c4e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	08da      	lsrs	r2, r3, #3
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	3208      	adds	r2, #8
 8000c58:	0092      	lsls	r2, r2, #2
 8000c5a:	6939      	ldr	r1, [r7, #16]
 8000c5c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	005b      	lsls	r3, r3, #1
 8000c68:	2203      	movs	r2, #3
 8000c6a:	409a      	lsls	r2, r3
 8000c6c:	0013      	movs	r3, r2
 8000c6e:	43da      	mvns	r2, r3
 8000c70:	693b      	ldr	r3, [r7, #16]
 8000c72:	4013      	ands	r3, r2
 8000c74:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	2203      	movs	r2, #3
 8000c7c:	401a      	ands	r2, r3
 8000c7e:	697b      	ldr	r3, [r7, #20]
 8000c80:	005b      	lsls	r3, r3, #1
 8000c82:	409a      	lsls	r2, r3
 8000c84:	0013      	movs	r3, r2
 8000c86:	693a      	ldr	r2, [r7, #16]
 8000c88:	4313      	orrs	r3, r2
 8000c8a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	693a      	ldr	r2, [r7, #16]
 8000c90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	685a      	ldr	r2, [r3, #4]
 8000c96:	23c0      	movs	r3, #192	; 0xc0
 8000c98:	029b      	lsls	r3, r3, #10
 8000c9a:	4013      	ands	r3, r2
 8000c9c:	d100      	bne.n	8000ca0 <HAL_GPIO_Init+0x174>
 8000c9e:	e098      	b.n	8000dd2 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000ca0:	4a53      	ldr	r2, [pc, #332]	; (8000df0 <HAL_GPIO_Init+0x2c4>)
 8000ca2:	697b      	ldr	r3, [r7, #20]
 8000ca4:	089b      	lsrs	r3, r3, #2
 8000ca6:	3318      	adds	r3, #24
 8000ca8:	009b      	lsls	r3, r3, #2
 8000caa:	589b      	ldr	r3, [r3, r2]
 8000cac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	2203      	movs	r2, #3
 8000cb2:	4013      	ands	r3, r2
 8000cb4:	00db      	lsls	r3, r3, #3
 8000cb6:	220f      	movs	r2, #15
 8000cb8:	409a      	lsls	r2, r3
 8000cba:	0013      	movs	r3, r2
 8000cbc:	43da      	mvns	r2, r3
 8000cbe:	693b      	ldr	r3, [r7, #16]
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000cc4:	687a      	ldr	r2, [r7, #4]
 8000cc6:	23a0      	movs	r3, #160	; 0xa0
 8000cc8:	05db      	lsls	r3, r3, #23
 8000cca:	429a      	cmp	r2, r3
 8000ccc:	d019      	beq.n	8000d02 <HAL_GPIO_Init+0x1d6>
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	4a48      	ldr	r2, [pc, #288]	; (8000df4 <HAL_GPIO_Init+0x2c8>)
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d013      	beq.n	8000cfe <HAL_GPIO_Init+0x1d2>
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	4a47      	ldr	r2, [pc, #284]	; (8000df8 <HAL_GPIO_Init+0x2cc>)
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d00d      	beq.n	8000cfa <HAL_GPIO_Init+0x1ce>
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	4a46      	ldr	r2, [pc, #280]	; (8000dfc <HAL_GPIO_Init+0x2d0>)
 8000ce2:	4293      	cmp	r3, r2
 8000ce4:	d007      	beq.n	8000cf6 <HAL_GPIO_Init+0x1ca>
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	4a45      	ldr	r2, [pc, #276]	; (8000e00 <HAL_GPIO_Init+0x2d4>)
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d101      	bne.n	8000cf2 <HAL_GPIO_Init+0x1c6>
 8000cee:	2304      	movs	r3, #4
 8000cf0:	e008      	b.n	8000d04 <HAL_GPIO_Init+0x1d8>
 8000cf2:	2305      	movs	r3, #5
 8000cf4:	e006      	b.n	8000d04 <HAL_GPIO_Init+0x1d8>
 8000cf6:	2303      	movs	r3, #3
 8000cf8:	e004      	b.n	8000d04 <HAL_GPIO_Init+0x1d8>
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	e002      	b.n	8000d04 <HAL_GPIO_Init+0x1d8>
 8000cfe:	2301      	movs	r3, #1
 8000d00:	e000      	b.n	8000d04 <HAL_GPIO_Init+0x1d8>
 8000d02:	2300      	movs	r3, #0
 8000d04:	697a      	ldr	r2, [r7, #20]
 8000d06:	2103      	movs	r1, #3
 8000d08:	400a      	ands	r2, r1
 8000d0a:	00d2      	lsls	r2, r2, #3
 8000d0c:	4093      	lsls	r3, r2
 8000d0e:	693a      	ldr	r2, [r7, #16]
 8000d10:	4313      	orrs	r3, r2
 8000d12:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000d14:	4936      	ldr	r1, [pc, #216]	; (8000df0 <HAL_GPIO_Init+0x2c4>)
 8000d16:	697b      	ldr	r3, [r7, #20]
 8000d18:	089b      	lsrs	r3, r3, #2
 8000d1a:	3318      	adds	r3, #24
 8000d1c:	009b      	lsls	r3, r3, #2
 8000d1e:	693a      	ldr	r2, [r7, #16]
 8000d20:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000d22:	4a33      	ldr	r2, [pc, #204]	; (8000df0 <HAL_GPIO_Init+0x2c4>)
 8000d24:	2380      	movs	r3, #128	; 0x80
 8000d26:	58d3      	ldr	r3, [r2, r3]
 8000d28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	43da      	mvns	r2, r3
 8000d2e:	693b      	ldr	r3, [r7, #16]
 8000d30:	4013      	ands	r3, r2
 8000d32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	685a      	ldr	r2, [r3, #4]
 8000d38:	2380      	movs	r3, #128	; 0x80
 8000d3a:	025b      	lsls	r3, r3, #9
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	d003      	beq.n	8000d48 <HAL_GPIO_Init+0x21c>
        {
          temp |= iocurrent;
 8000d40:	693a      	ldr	r2, [r7, #16]
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	4313      	orrs	r3, r2
 8000d46:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000d48:	4929      	ldr	r1, [pc, #164]	; (8000df0 <HAL_GPIO_Init+0x2c4>)
 8000d4a:	2280      	movs	r2, #128	; 0x80
 8000d4c:	693b      	ldr	r3, [r7, #16]
 8000d4e:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 8000d50:	4a27      	ldr	r2, [pc, #156]	; (8000df0 <HAL_GPIO_Init+0x2c4>)
 8000d52:	2384      	movs	r3, #132	; 0x84
 8000d54:	58d3      	ldr	r3, [r2, r3]
 8000d56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	43da      	mvns	r2, r3
 8000d5c:	693b      	ldr	r3, [r7, #16]
 8000d5e:	4013      	ands	r3, r2
 8000d60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	685a      	ldr	r2, [r3, #4]
 8000d66:	2380      	movs	r3, #128	; 0x80
 8000d68:	029b      	lsls	r3, r3, #10
 8000d6a:	4013      	ands	r3, r2
 8000d6c:	d003      	beq.n	8000d76 <HAL_GPIO_Init+0x24a>
        {
          temp |= iocurrent;
 8000d6e:	693a      	ldr	r2, [r7, #16]
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	4313      	orrs	r3, r2
 8000d74:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000d76:	491e      	ldr	r1, [pc, #120]	; (8000df0 <HAL_GPIO_Init+0x2c4>)
 8000d78:	2284      	movs	r2, #132	; 0x84
 8000d7a:	693b      	ldr	r3, [r7, #16]
 8000d7c:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000d7e:	4b1c      	ldr	r3, [pc, #112]	; (8000df0 <HAL_GPIO_Init+0x2c4>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	43da      	mvns	r2, r3
 8000d88:	693b      	ldr	r3, [r7, #16]
 8000d8a:	4013      	ands	r3, r2
 8000d8c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	685a      	ldr	r2, [r3, #4]
 8000d92:	2380      	movs	r3, #128	; 0x80
 8000d94:	035b      	lsls	r3, r3, #13
 8000d96:	4013      	ands	r3, r2
 8000d98:	d003      	beq.n	8000da2 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8000d9a:	693a      	ldr	r2, [r7, #16]
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	4313      	orrs	r3, r2
 8000da0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000da2:	4b13      	ldr	r3, [pc, #76]	; (8000df0 <HAL_GPIO_Init+0x2c4>)
 8000da4:	693a      	ldr	r2, [r7, #16]
 8000da6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000da8:	4b11      	ldr	r3, [pc, #68]	; (8000df0 <HAL_GPIO_Init+0x2c4>)
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	43da      	mvns	r2, r3
 8000db2:	693b      	ldr	r3, [r7, #16]
 8000db4:	4013      	ands	r3, r2
 8000db6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	685a      	ldr	r2, [r3, #4]
 8000dbc:	2380      	movs	r3, #128	; 0x80
 8000dbe:	039b      	lsls	r3, r3, #14
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	d003      	beq.n	8000dcc <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8000dc4:	693a      	ldr	r2, [r7, #16]
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000dcc:	4b08      	ldr	r3, [pc, #32]	; (8000df0 <HAL_GPIO_Init+0x2c4>)
 8000dce:	693a      	ldr	r2, [r7, #16]
 8000dd0:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8000dd2:	697b      	ldr	r3, [r7, #20]
 8000dd4:	3301      	adds	r3, #1
 8000dd6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	681a      	ldr	r2, [r3, #0]
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	40da      	lsrs	r2, r3
 8000de0:	1e13      	subs	r3, r2, #0
 8000de2:	d000      	beq.n	8000de6 <HAL_GPIO_Init+0x2ba>
 8000de4:	e6aa      	b.n	8000b3c <HAL_GPIO_Init+0x10>
  }
}
 8000de6:	46c0      	nop			; (mov r8, r8)
 8000de8:	46c0      	nop			; (mov r8, r8)
 8000dea:	46bd      	mov	sp, r7
 8000dec:	b006      	add	sp, #24
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	40021800 	.word	0x40021800
 8000df4:	50000400 	.word	0x50000400
 8000df8:	50000800 	.word	0x50000800
 8000dfc:	50000c00 	.word	0x50000c00
 8000e00:	50001000 	.word	0x50001000

08000e04 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	0002      	movs	r2, r0
 8000e0c:	1dbb      	adds	r3, r7, #6
 8000e0e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8000e10:	4b10      	ldr	r3, [pc, #64]	; (8000e54 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000e12:	68db      	ldr	r3, [r3, #12]
 8000e14:	1dba      	adds	r2, r7, #6
 8000e16:	8812      	ldrh	r2, [r2, #0]
 8000e18:	4013      	ands	r3, r2
 8000e1a:	d008      	beq.n	8000e2e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8000e1c:	4b0d      	ldr	r3, [pc, #52]	; (8000e54 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000e1e:	1dba      	adds	r2, r7, #6
 8000e20:	8812      	ldrh	r2, [r2, #0]
 8000e22:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8000e24:	1dbb      	adds	r3, r7, #6
 8000e26:	881b      	ldrh	r3, [r3, #0]
 8000e28:	0018      	movs	r0, r3
 8000e2a:	f000 f815 	bl	8000e58 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8000e2e:	4b09      	ldr	r3, [pc, #36]	; (8000e54 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000e30:	691b      	ldr	r3, [r3, #16]
 8000e32:	1dba      	adds	r2, r7, #6
 8000e34:	8812      	ldrh	r2, [r2, #0]
 8000e36:	4013      	ands	r3, r2
 8000e38:	d008      	beq.n	8000e4c <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8000e3a:	4b06      	ldr	r3, [pc, #24]	; (8000e54 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000e3c:	1dba      	adds	r2, r7, #6
 8000e3e:	8812      	ldrh	r2, [r2, #0]
 8000e40:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8000e42:	1dbb      	adds	r3, r7, #6
 8000e44:	881b      	ldrh	r3, [r3, #0]
 8000e46:	0018      	movs	r0, r3
 8000e48:	f7ff fa32 	bl	80002b0 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8000e4c:	46c0      	nop			; (mov r8, r8)
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	b002      	add	sp, #8
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	40021800 	.word	0x40021800

08000e58 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	0002      	movs	r2, r0
 8000e60:	1dbb      	adds	r3, r7, #6
 8000e62:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8000e64:	46c0      	nop			; (mov r8, r8)
 8000e66:	46bd      	mov	sp, r7
 8000e68:	b002      	add	sp, #8
 8000e6a:	bd80      	pop	{r7, pc}

08000e6c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b084      	sub	sp, #16
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000e74:	4b19      	ldr	r3, [pc, #100]	; (8000edc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a19      	ldr	r2, [pc, #100]	; (8000ee0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	0019      	movs	r1, r3
 8000e7e:	4b17      	ldr	r3, [pc, #92]	; (8000edc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000e80:	687a      	ldr	r2, [r7, #4]
 8000e82:	430a      	orrs	r2, r1
 8000e84:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000e86:	687a      	ldr	r2, [r7, #4]
 8000e88:	2380      	movs	r3, #128	; 0x80
 8000e8a:	009b      	lsls	r3, r3, #2
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	d11f      	bne.n	8000ed0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000e90:	4b14      	ldr	r3, [pc, #80]	; (8000ee4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000e92:	681a      	ldr	r2, [r3, #0]
 8000e94:	0013      	movs	r3, r2
 8000e96:	005b      	lsls	r3, r3, #1
 8000e98:	189b      	adds	r3, r3, r2
 8000e9a:	005b      	lsls	r3, r3, #1
 8000e9c:	4912      	ldr	r1, [pc, #72]	; (8000ee8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	f7ff f930 	bl	8000104 <__udivsi3>
 8000ea4:	0003      	movs	r3, r0
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000eaa:	e008      	b.n	8000ebe <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d003      	beq.n	8000eba <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	3b01      	subs	r3, #1
 8000eb6:	60fb      	str	r3, [r7, #12]
 8000eb8:	e001      	b.n	8000ebe <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000eba:	2303      	movs	r3, #3
 8000ebc:	e009      	b.n	8000ed2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000ebe:	4b07      	ldr	r3, [pc, #28]	; (8000edc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000ec0:	695a      	ldr	r2, [r3, #20]
 8000ec2:	2380      	movs	r3, #128	; 0x80
 8000ec4:	00db      	lsls	r3, r3, #3
 8000ec6:	401a      	ands	r2, r3
 8000ec8:	2380      	movs	r3, #128	; 0x80
 8000eca:	00db      	lsls	r3, r3, #3
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	d0ed      	beq.n	8000eac <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000ed0:	2300      	movs	r3, #0
}
 8000ed2:	0018      	movs	r0, r3
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	b004      	add	sp, #16
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	46c0      	nop			; (mov r8, r8)
 8000edc:	40007000 	.word	0x40007000
 8000ee0:	fffff9ff 	.word	0xfffff9ff
 8000ee4:	20000004 	.word	0x20000004
 8000ee8:	000f4240 	.word	0x000f4240

08000eec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b088      	sub	sp, #32
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d102      	bne.n	8000f00 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000efa:	2301      	movs	r3, #1
 8000efc:	f000 fb56 	bl	80015ac <HAL_RCC_OscConfig+0x6c0>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	2201      	movs	r2, #1
 8000f06:	4013      	ands	r3, r2
 8000f08:	d100      	bne.n	8000f0c <HAL_RCC_OscConfig+0x20>
 8000f0a:	e07d      	b.n	8001008 <HAL_RCC_OscConfig+0x11c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f0c:	4bc3      	ldr	r3, [pc, #780]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000f0e:	689b      	ldr	r3, [r3, #8]
 8000f10:	2238      	movs	r2, #56	; 0x38
 8000f12:	4013      	ands	r3, r2
 8000f14:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f16:	4bc1      	ldr	r3, [pc, #772]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000f18:	68db      	ldr	r3, [r3, #12]
 8000f1a:	2203      	movs	r2, #3
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8000f20:	69bb      	ldr	r3, [r7, #24]
 8000f22:	2b10      	cmp	r3, #16
 8000f24:	d102      	bne.n	8000f2c <HAL_RCC_OscConfig+0x40>
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	2b03      	cmp	r3, #3
 8000f2a:	d002      	beq.n	8000f32 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000f2c:	69bb      	ldr	r3, [r7, #24]
 8000f2e:	2b08      	cmp	r3, #8
 8000f30:	d10c      	bne.n	8000f4c <HAL_RCC_OscConfig+0x60>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f32:	4bba      	ldr	r3, [pc, #744]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000f34:	681a      	ldr	r2, [r3, #0]
 8000f36:	2380      	movs	r3, #128	; 0x80
 8000f38:	029b      	lsls	r3, r3, #10
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	d063      	beq.n	8001006 <HAL_RCC_OscConfig+0x11a>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d15f      	bne.n	8001006 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8000f46:	2301      	movs	r3, #1
 8000f48:	f000 fb30 	bl	80015ac <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	685a      	ldr	r2, [r3, #4]
 8000f50:	2380      	movs	r3, #128	; 0x80
 8000f52:	025b      	lsls	r3, r3, #9
 8000f54:	429a      	cmp	r2, r3
 8000f56:	d107      	bne.n	8000f68 <HAL_RCC_OscConfig+0x7c>
 8000f58:	4bb0      	ldr	r3, [pc, #704]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000f5a:	681a      	ldr	r2, [r3, #0]
 8000f5c:	4baf      	ldr	r3, [pc, #700]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000f5e:	2180      	movs	r1, #128	; 0x80
 8000f60:	0249      	lsls	r1, r1, #9
 8000f62:	430a      	orrs	r2, r1
 8000f64:	601a      	str	r2, [r3, #0]
 8000f66:	e020      	b.n	8000faa <HAL_RCC_OscConfig+0xbe>
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	685a      	ldr	r2, [r3, #4]
 8000f6c:	23a0      	movs	r3, #160	; 0xa0
 8000f6e:	02db      	lsls	r3, r3, #11
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d10e      	bne.n	8000f92 <HAL_RCC_OscConfig+0xa6>
 8000f74:	4ba9      	ldr	r3, [pc, #676]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000f76:	681a      	ldr	r2, [r3, #0]
 8000f78:	4ba8      	ldr	r3, [pc, #672]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000f7a:	2180      	movs	r1, #128	; 0x80
 8000f7c:	02c9      	lsls	r1, r1, #11
 8000f7e:	430a      	orrs	r2, r1
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	4ba6      	ldr	r3, [pc, #664]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	4ba5      	ldr	r3, [pc, #660]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000f88:	2180      	movs	r1, #128	; 0x80
 8000f8a:	0249      	lsls	r1, r1, #9
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	e00b      	b.n	8000faa <HAL_RCC_OscConfig+0xbe>
 8000f92:	4ba2      	ldr	r3, [pc, #648]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	4ba1      	ldr	r3, [pc, #644]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000f98:	49a1      	ldr	r1, [pc, #644]	; (8001220 <HAL_RCC_OscConfig+0x334>)
 8000f9a:	400a      	ands	r2, r1
 8000f9c:	601a      	str	r2, [r3, #0]
 8000f9e:	4b9f      	ldr	r3, [pc, #636]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000fa0:	681a      	ldr	r2, [r3, #0]
 8000fa2:	4b9e      	ldr	r3, [pc, #632]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000fa4:	499f      	ldr	r1, [pc, #636]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8000fa6:	400a      	ands	r2, r1
 8000fa8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d014      	beq.n	8000fdc <HAL_RCC_OscConfig+0xf0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fb2:	f7ff fc99 	bl	80008e8 <HAL_GetTick>
 8000fb6:	0003      	movs	r3, r0
 8000fb8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000fba:	e008      	b.n	8000fce <HAL_RCC_OscConfig+0xe2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fbc:	f7ff fc94 	bl	80008e8 <HAL_GetTick>
 8000fc0:	0002      	movs	r2, r0
 8000fc2:	693b      	ldr	r3, [r7, #16]
 8000fc4:	1ad3      	subs	r3, r2, r3
 8000fc6:	2b64      	cmp	r3, #100	; 0x64
 8000fc8:	d901      	bls.n	8000fce <HAL_RCC_OscConfig+0xe2>
          {
            return HAL_TIMEOUT;
 8000fca:	2303      	movs	r3, #3
 8000fcc:	e2ee      	b.n	80015ac <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000fce:	4b93      	ldr	r3, [pc, #588]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	2380      	movs	r3, #128	; 0x80
 8000fd4:	029b      	lsls	r3, r3, #10
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	d0f0      	beq.n	8000fbc <HAL_RCC_OscConfig+0xd0>
 8000fda:	e015      	b.n	8001008 <HAL_RCC_OscConfig+0x11c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fdc:	f7ff fc84 	bl	80008e8 <HAL_GetTick>
 8000fe0:	0003      	movs	r3, r0
 8000fe2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000fe4:	e008      	b.n	8000ff8 <HAL_RCC_OscConfig+0x10c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fe6:	f7ff fc7f 	bl	80008e8 <HAL_GetTick>
 8000fea:	0002      	movs	r2, r0
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	1ad3      	subs	r3, r2, r3
 8000ff0:	2b64      	cmp	r3, #100	; 0x64
 8000ff2:	d901      	bls.n	8000ff8 <HAL_RCC_OscConfig+0x10c>
          {
            return HAL_TIMEOUT;
 8000ff4:	2303      	movs	r3, #3
 8000ff6:	e2d9      	b.n	80015ac <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ff8:	4b88      	ldr	r3, [pc, #544]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	2380      	movs	r3, #128	; 0x80
 8000ffe:	029b      	lsls	r3, r3, #10
 8001000:	4013      	ands	r3, r2
 8001002:	d1f0      	bne.n	8000fe6 <HAL_RCC_OscConfig+0xfa>
 8001004:	e000      	b.n	8001008 <HAL_RCC_OscConfig+0x11c>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001006:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	2202      	movs	r2, #2
 800100e:	4013      	ands	r3, r2
 8001010:	d100      	bne.n	8001014 <HAL_RCC_OscConfig+0x128>
 8001012:	e099      	b.n	8001148 <HAL_RCC_OscConfig+0x25c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001014:	4b81      	ldr	r3, [pc, #516]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8001016:	689b      	ldr	r3, [r3, #8]
 8001018:	2238      	movs	r2, #56	; 0x38
 800101a:	4013      	ands	r3, r2
 800101c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800101e:	4b7f      	ldr	r3, [pc, #508]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8001020:	68db      	ldr	r3, [r3, #12]
 8001022:	2203      	movs	r2, #3
 8001024:	4013      	ands	r3, r2
 8001026:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001028:	69bb      	ldr	r3, [r7, #24]
 800102a:	2b10      	cmp	r3, #16
 800102c:	d102      	bne.n	8001034 <HAL_RCC_OscConfig+0x148>
 800102e:	697b      	ldr	r3, [r7, #20]
 8001030:	2b02      	cmp	r3, #2
 8001032:	d002      	beq.n	800103a <HAL_RCC_OscConfig+0x14e>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001034:	69bb      	ldr	r3, [r7, #24]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d135      	bne.n	80010a6 <HAL_RCC_OscConfig+0x1ba>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800103a:	4b78      	ldr	r3, [pc, #480]	; (800121c <HAL_RCC_OscConfig+0x330>)
 800103c:	681a      	ldr	r2, [r3, #0]
 800103e:	2380      	movs	r3, #128	; 0x80
 8001040:	00db      	lsls	r3, r3, #3
 8001042:	4013      	ands	r3, r2
 8001044:	d005      	beq.n	8001052 <HAL_RCC_OscConfig+0x166>
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	68db      	ldr	r3, [r3, #12]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d101      	bne.n	8001052 <HAL_RCC_OscConfig+0x166>
      {
        return HAL_ERROR;
 800104e:	2301      	movs	r3, #1
 8001050:	e2ac      	b.n	80015ac <HAL_RCC_OscConfig+0x6c0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001052:	4b72      	ldr	r3, [pc, #456]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	4a74      	ldr	r2, [pc, #464]	; (8001228 <HAL_RCC_OscConfig+0x33c>)
 8001058:	4013      	ands	r3, r2
 800105a:	0019      	movs	r1, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	695b      	ldr	r3, [r3, #20]
 8001060:	021a      	lsls	r2, r3, #8
 8001062:	4b6e      	ldr	r3, [pc, #440]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8001064:	430a      	orrs	r2, r1
 8001066:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001068:	69bb      	ldr	r3, [r7, #24]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d112      	bne.n	8001094 <HAL_RCC_OscConfig+0x1a8>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800106e:	4b6b      	ldr	r3, [pc, #428]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	4a6e      	ldr	r2, [pc, #440]	; (800122c <HAL_RCC_OscConfig+0x340>)
 8001074:	4013      	ands	r3, r2
 8001076:	0019      	movs	r1, r3
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	691a      	ldr	r2, [r3, #16]
 800107c:	4b67      	ldr	r3, [pc, #412]	; (800121c <HAL_RCC_OscConfig+0x330>)
 800107e:	430a      	orrs	r2, r1
 8001080:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001082:	4b66      	ldr	r3, [pc, #408]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	0adb      	lsrs	r3, r3, #11
 8001088:	2207      	movs	r2, #7
 800108a:	4013      	ands	r3, r2
 800108c:	4a68      	ldr	r2, [pc, #416]	; (8001230 <HAL_RCC_OscConfig+0x344>)
 800108e:	40da      	lsrs	r2, r3
 8001090:	4b68      	ldr	r3, [pc, #416]	; (8001234 <HAL_RCC_OscConfig+0x348>)
 8001092:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001094:	4b68      	ldr	r3, [pc, #416]	; (8001238 <HAL_RCC_OscConfig+0x34c>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	0018      	movs	r0, r3
 800109a:	f7ff fbc9 	bl	8000830 <HAL_InitTick>
 800109e:	1e03      	subs	r3, r0, #0
 80010a0:	d051      	beq.n	8001146 <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_ERROR;
 80010a2:	2301      	movs	r3, #1
 80010a4:	e282      	b.n	80015ac <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	68db      	ldr	r3, [r3, #12]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d030      	beq.n	8001110 <HAL_RCC_OscConfig+0x224>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80010ae:	4b5b      	ldr	r3, [pc, #364]	; (800121c <HAL_RCC_OscConfig+0x330>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4a5e      	ldr	r2, [pc, #376]	; (800122c <HAL_RCC_OscConfig+0x340>)
 80010b4:	4013      	ands	r3, r2
 80010b6:	0019      	movs	r1, r3
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	691a      	ldr	r2, [r3, #16]
 80010bc:	4b57      	ldr	r3, [pc, #348]	; (800121c <HAL_RCC_OscConfig+0x330>)
 80010be:	430a      	orrs	r2, r1
 80010c0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80010c2:	4b56      	ldr	r3, [pc, #344]	; (800121c <HAL_RCC_OscConfig+0x330>)
 80010c4:	681a      	ldr	r2, [r3, #0]
 80010c6:	4b55      	ldr	r3, [pc, #340]	; (800121c <HAL_RCC_OscConfig+0x330>)
 80010c8:	2180      	movs	r1, #128	; 0x80
 80010ca:	0049      	lsls	r1, r1, #1
 80010cc:	430a      	orrs	r2, r1
 80010ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010d0:	f7ff fc0a 	bl	80008e8 <HAL_GetTick>
 80010d4:	0003      	movs	r3, r0
 80010d6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80010d8:	e008      	b.n	80010ec <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010da:	f7ff fc05 	bl	80008e8 <HAL_GetTick>
 80010de:	0002      	movs	r2, r0
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	1ad3      	subs	r3, r2, r3
 80010e4:	2b02      	cmp	r3, #2
 80010e6:	d901      	bls.n	80010ec <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80010e8:	2303      	movs	r3, #3
 80010ea:	e25f      	b.n	80015ac <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80010ec:	4b4b      	ldr	r3, [pc, #300]	; (800121c <HAL_RCC_OscConfig+0x330>)
 80010ee:	681a      	ldr	r2, [r3, #0]
 80010f0:	2380      	movs	r3, #128	; 0x80
 80010f2:	00db      	lsls	r3, r3, #3
 80010f4:	4013      	ands	r3, r2
 80010f6:	d0f0      	beq.n	80010da <HAL_RCC_OscConfig+0x1ee>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010f8:	4b48      	ldr	r3, [pc, #288]	; (800121c <HAL_RCC_OscConfig+0x330>)
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	4a4a      	ldr	r2, [pc, #296]	; (8001228 <HAL_RCC_OscConfig+0x33c>)
 80010fe:	4013      	ands	r3, r2
 8001100:	0019      	movs	r1, r3
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	695b      	ldr	r3, [r3, #20]
 8001106:	021a      	lsls	r2, r3, #8
 8001108:	4b44      	ldr	r3, [pc, #272]	; (800121c <HAL_RCC_OscConfig+0x330>)
 800110a:	430a      	orrs	r2, r1
 800110c:	605a      	str	r2, [r3, #4]
 800110e:	e01b      	b.n	8001148 <HAL_RCC_OscConfig+0x25c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001110:	4b42      	ldr	r3, [pc, #264]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	4b41      	ldr	r3, [pc, #260]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8001116:	4949      	ldr	r1, [pc, #292]	; (800123c <HAL_RCC_OscConfig+0x350>)
 8001118:	400a      	ands	r2, r1
 800111a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800111c:	f7ff fbe4 	bl	80008e8 <HAL_GetTick>
 8001120:	0003      	movs	r3, r0
 8001122:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001124:	e008      	b.n	8001138 <HAL_RCC_OscConfig+0x24c>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001126:	f7ff fbdf 	bl	80008e8 <HAL_GetTick>
 800112a:	0002      	movs	r2, r0
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	1ad3      	subs	r3, r2, r3
 8001130:	2b02      	cmp	r3, #2
 8001132:	d901      	bls.n	8001138 <HAL_RCC_OscConfig+0x24c>
          {
            return HAL_TIMEOUT;
 8001134:	2303      	movs	r3, #3
 8001136:	e239      	b.n	80015ac <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001138:	4b38      	ldr	r3, [pc, #224]	; (800121c <HAL_RCC_OscConfig+0x330>)
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	2380      	movs	r3, #128	; 0x80
 800113e:	00db      	lsls	r3, r3, #3
 8001140:	4013      	ands	r3, r2
 8001142:	d1f0      	bne.n	8001126 <HAL_RCC_OscConfig+0x23a>
 8001144:	e000      	b.n	8001148 <HAL_RCC_OscConfig+0x25c>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001146:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2208      	movs	r2, #8
 800114e:	4013      	ands	r3, r2
 8001150:	d047      	beq.n	80011e2 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001152:	4b32      	ldr	r3, [pc, #200]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8001154:	689b      	ldr	r3, [r3, #8]
 8001156:	2238      	movs	r2, #56	; 0x38
 8001158:	4013      	ands	r3, r2
 800115a:	2b18      	cmp	r3, #24
 800115c:	d10a      	bne.n	8001174 <HAL_RCC_OscConfig+0x288>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800115e:	4b2f      	ldr	r3, [pc, #188]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8001160:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001162:	2202      	movs	r2, #2
 8001164:	4013      	ands	r3, r2
 8001166:	d03c      	beq.n	80011e2 <HAL_RCC_OscConfig+0x2f6>
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	699b      	ldr	r3, [r3, #24]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d138      	bne.n	80011e2 <HAL_RCC_OscConfig+0x2f6>
      {
        return HAL_ERROR;
 8001170:	2301      	movs	r3, #1
 8001172:	e21b      	b.n	80015ac <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	699b      	ldr	r3, [r3, #24]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d019      	beq.n	80011b0 <HAL_RCC_OscConfig+0x2c4>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800117c:	4b27      	ldr	r3, [pc, #156]	; (800121c <HAL_RCC_OscConfig+0x330>)
 800117e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001180:	4b26      	ldr	r3, [pc, #152]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8001182:	2101      	movs	r1, #1
 8001184:	430a      	orrs	r2, r1
 8001186:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001188:	f7ff fbae 	bl	80008e8 <HAL_GetTick>
 800118c:	0003      	movs	r3, r0
 800118e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001190:	e008      	b.n	80011a4 <HAL_RCC_OscConfig+0x2b8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001192:	f7ff fba9 	bl	80008e8 <HAL_GetTick>
 8001196:	0002      	movs	r2, r0
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	1ad3      	subs	r3, r2, r3
 800119c:	2b02      	cmp	r3, #2
 800119e:	d901      	bls.n	80011a4 <HAL_RCC_OscConfig+0x2b8>
          {
            return HAL_TIMEOUT;
 80011a0:	2303      	movs	r3, #3
 80011a2:	e203      	b.n	80015ac <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80011a4:	4b1d      	ldr	r3, [pc, #116]	; (800121c <HAL_RCC_OscConfig+0x330>)
 80011a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011a8:	2202      	movs	r2, #2
 80011aa:	4013      	ands	r3, r2
 80011ac:	d0f1      	beq.n	8001192 <HAL_RCC_OscConfig+0x2a6>
 80011ae:	e018      	b.n	80011e2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80011b0:	4b1a      	ldr	r3, [pc, #104]	; (800121c <HAL_RCC_OscConfig+0x330>)
 80011b2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80011b4:	4b19      	ldr	r3, [pc, #100]	; (800121c <HAL_RCC_OscConfig+0x330>)
 80011b6:	2101      	movs	r1, #1
 80011b8:	438a      	bics	r2, r1
 80011ba:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011bc:	f7ff fb94 	bl	80008e8 <HAL_GetTick>
 80011c0:	0003      	movs	r3, r0
 80011c2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80011c4:	e008      	b.n	80011d8 <HAL_RCC_OscConfig+0x2ec>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011c6:	f7ff fb8f 	bl	80008e8 <HAL_GetTick>
 80011ca:	0002      	movs	r2, r0
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	1ad3      	subs	r3, r2, r3
 80011d0:	2b02      	cmp	r3, #2
 80011d2:	d901      	bls.n	80011d8 <HAL_RCC_OscConfig+0x2ec>
          {
            return HAL_TIMEOUT;
 80011d4:	2303      	movs	r3, #3
 80011d6:	e1e9      	b.n	80015ac <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80011d8:	4b10      	ldr	r3, [pc, #64]	; (800121c <HAL_RCC_OscConfig+0x330>)
 80011da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011dc:	2202      	movs	r2, #2
 80011de:	4013      	ands	r3, r2
 80011e0:	d1f1      	bne.n	80011c6 <HAL_RCC_OscConfig+0x2da>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	2204      	movs	r2, #4
 80011e8:	4013      	ands	r3, r2
 80011ea:	d100      	bne.n	80011ee <HAL_RCC_OscConfig+0x302>
 80011ec:	e0c6      	b.n	800137c <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011ee:	231f      	movs	r3, #31
 80011f0:	18fb      	adds	r3, r7, r3
 80011f2:	2200      	movs	r2, #0
 80011f4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80011f6:	4b09      	ldr	r3, [pc, #36]	; (800121c <HAL_RCC_OscConfig+0x330>)
 80011f8:	689b      	ldr	r3, [r3, #8]
 80011fa:	2238      	movs	r2, #56	; 0x38
 80011fc:	4013      	ands	r3, r2
 80011fe:	2b20      	cmp	r3, #32
 8001200:	d11e      	bne.n	8001240 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001202:	4b06      	ldr	r3, [pc, #24]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8001204:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001206:	2202      	movs	r2, #2
 8001208:	4013      	ands	r3, r2
 800120a:	d100      	bne.n	800120e <HAL_RCC_OscConfig+0x322>
 800120c:	e0b6      	b.n	800137c <HAL_RCC_OscConfig+0x490>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	689b      	ldr	r3, [r3, #8]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d000      	beq.n	8001218 <HAL_RCC_OscConfig+0x32c>
 8001216:	e0b1      	b.n	800137c <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8001218:	2301      	movs	r3, #1
 800121a:	e1c7      	b.n	80015ac <HAL_RCC_OscConfig+0x6c0>
 800121c:	40021000 	.word	0x40021000
 8001220:	fffeffff 	.word	0xfffeffff
 8001224:	fffbffff 	.word	0xfffbffff
 8001228:	ffff80ff 	.word	0xffff80ff
 800122c:	ffffc7ff 	.word	0xffffc7ff
 8001230:	00f42400 	.word	0x00f42400
 8001234:	20000004 	.word	0x20000004
 8001238:	20000008 	.word	0x20000008
 800123c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001240:	4bb8      	ldr	r3, [pc, #736]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 8001242:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001244:	2380      	movs	r3, #128	; 0x80
 8001246:	055b      	lsls	r3, r3, #21
 8001248:	4013      	ands	r3, r2
 800124a:	d101      	bne.n	8001250 <HAL_RCC_OscConfig+0x364>
 800124c:	2301      	movs	r3, #1
 800124e:	e000      	b.n	8001252 <HAL_RCC_OscConfig+0x366>
 8001250:	2300      	movs	r3, #0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d011      	beq.n	800127a <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001256:	4bb3      	ldr	r3, [pc, #716]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 8001258:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800125a:	4bb2      	ldr	r3, [pc, #712]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 800125c:	2180      	movs	r1, #128	; 0x80
 800125e:	0549      	lsls	r1, r1, #21
 8001260:	430a      	orrs	r2, r1
 8001262:	63da      	str	r2, [r3, #60]	; 0x3c
 8001264:	4baf      	ldr	r3, [pc, #700]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 8001266:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001268:	2380      	movs	r3, #128	; 0x80
 800126a:	055b      	lsls	r3, r3, #21
 800126c:	4013      	ands	r3, r2
 800126e:	60fb      	str	r3, [r7, #12]
 8001270:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001272:	231f      	movs	r3, #31
 8001274:	18fb      	adds	r3, r7, r3
 8001276:	2201      	movs	r2, #1
 8001278:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800127a:	4bab      	ldr	r3, [pc, #684]	; (8001528 <HAL_RCC_OscConfig+0x63c>)
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	2380      	movs	r3, #128	; 0x80
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	4013      	ands	r3, r2
 8001284:	d11a      	bne.n	80012bc <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001286:	4ba8      	ldr	r3, [pc, #672]	; (8001528 <HAL_RCC_OscConfig+0x63c>)
 8001288:	681a      	ldr	r2, [r3, #0]
 800128a:	4ba7      	ldr	r3, [pc, #668]	; (8001528 <HAL_RCC_OscConfig+0x63c>)
 800128c:	2180      	movs	r1, #128	; 0x80
 800128e:	0049      	lsls	r1, r1, #1
 8001290:	430a      	orrs	r2, r1
 8001292:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001294:	f7ff fb28 	bl	80008e8 <HAL_GetTick>
 8001298:	0003      	movs	r3, r0
 800129a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800129c:	e008      	b.n	80012b0 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800129e:	f7ff fb23 	bl	80008e8 <HAL_GetTick>
 80012a2:	0002      	movs	r2, r0
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	1ad3      	subs	r3, r2, r3
 80012a8:	2b02      	cmp	r3, #2
 80012aa:	d901      	bls.n	80012b0 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 80012ac:	2303      	movs	r3, #3
 80012ae:	e17d      	b.n	80015ac <HAL_RCC_OscConfig+0x6c0>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012b0:	4b9d      	ldr	r3, [pc, #628]	; (8001528 <HAL_RCC_OscConfig+0x63c>)
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	2380      	movs	r3, #128	; 0x80
 80012b6:	005b      	lsls	r3, r3, #1
 80012b8:	4013      	ands	r3, r2
 80012ba:	d0f0      	beq.n	800129e <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d106      	bne.n	80012d2 <HAL_RCC_OscConfig+0x3e6>
 80012c4:	4b97      	ldr	r3, [pc, #604]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 80012c6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80012c8:	4b96      	ldr	r3, [pc, #600]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 80012ca:	2101      	movs	r1, #1
 80012cc:	430a      	orrs	r2, r1
 80012ce:	65da      	str	r2, [r3, #92]	; 0x5c
 80012d0:	e01c      	b.n	800130c <HAL_RCC_OscConfig+0x420>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	689b      	ldr	r3, [r3, #8]
 80012d6:	2b05      	cmp	r3, #5
 80012d8:	d10c      	bne.n	80012f4 <HAL_RCC_OscConfig+0x408>
 80012da:	4b92      	ldr	r3, [pc, #584]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 80012dc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80012de:	4b91      	ldr	r3, [pc, #580]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 80012e0:	2104      	movs	r1, #4
 80012e2:	430a      	orrs	r2, r1
 80012e4:	65da      	str	r2, [r3, #92]	; 0x5c
 80012e6:	4b8f      	ldr	r3, [pc, #572]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 80012e8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80012ea:	4b8e      	ldr	r3, [pc, #568]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 80012ec:	2101      	movs	r1, #1
 80012ee:	430a      	orrs	r2, r1
 80012f0:	65da      	str	r2, [r3, #92]	; 0x5c
 80012f2:	e00b      	b.n	800130c <HAL_RCC_OscConfig+0x420>
 80012f4:	4b8b      	ldr	r3, [pc, #556]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 80012f6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80012f8:	4b8a      	ldr	r3, [pc, #552]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 80012fa:	2101      	movs	r1, #1
 80012fc:	438a      	bics	r2, r1
 80012fe:	65da      	str	r2, [r3, #92]	; 0x5c
 8001300:	4b88      	ldr	r3, [pc, #544]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 8001302:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001304:	4b87      	ldr	r3, [pc, #540]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 8001306:	2104      	movs	r1, #4
 8001308:	438a      	bics	r2, r1
 800130a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	689b      	ldr	r3, [r3, #8]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d014      	beq.n	800133e <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001314:	f7ff fae8 	bl	80008e8 <HAL_GetTick>
 8001318:	0003      	movs	r3, r0
 800131a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800131c:	e009      	b.n	8001332 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800131e:	f7ff fae3 	bl	80008e8 <HAL_GetTick>
 8001322:	0002      	movs	r2, r0
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	1ad3      	subs	r3, r2, r3
 8001328:	4a80      	ldr	r2, [pc, #512]	; (800152c <HAL_RCC_OscConfig+0x640>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d901      	bls.n	8001332 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800132e:	2303      	movs	r3, #3
 8001330:	e13c      	b.n	80015ac <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001332:	4b7c      	ldr	r3, [pc, #496]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 8001334:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001336:	2202      	movs	r2, #2
 8001338:	4013      	ands	r3, r2
 800133a:	d0f0      	beq.n	800131e <HAL_RCC_OscConfig+0x432>
 800133c:	e013      	b.n	8001366 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800133e:	f7ff fad3 	bl	80008e8 <HAL_GetTick>
 8001342:	0003      	movs	r3, r0
 8001344:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001346:	e009      	b.n	800135c <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001348:	f7ff face 	bl	80008e8 <HAL_GetTick>
 800134c:	0002      	movs	r2, r0
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	4a76      	ldr	r2, [pc, #472]	; (800152c <HAL_RCC_OscConfig+0x640>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d901      	bls.n	800135c <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8001358:	2303      	movs	r3, #3
 800135a:	e127      	b.n	80015ac <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800135c:	4b71      	ldr	r3, [pc, #452]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 800135e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001360:	2202      	movs	r2, #2
 8001362:	4013      	ands	r3, r2
 8001364:	d1f0      	bne.n	8001348 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001366:	231f      	movs	r3, #31
 8001368:	18fb      	adds	r3, r7, r3
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	2b01      	cmp	r3, #1
 800136e:	d105      	bne.n	800137c <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001370:	4b6c      	ldr	r3, [pc, #432]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 8001372:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001374:	4b6b      	ldr	r3, [pc, #428]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 8001376:	496e      	ldr	r1, [pc, #440]	; (8001530 <HAL_RCC_OscConfig+0x644>)
 8001378:	400a      	ands	r2, r1
 800137a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	2220      	movs	r2, #32
 8001382:	4013      	ands	r3, r2
 8001384:	d039      	beq.n	80013fa <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	69db      	ldr	r3, [r3, #28]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d01b      	beq.n	80013c6 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800138e:	4b65      	ldr	r3, [pc, #404]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	4b64      	ldr	r3, [pc, #400]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 8001394:	2180      	movs	r1, #128	; 0x80
 8001396:	03c9      	lsls	r1, r1, #15
 8001398:	430a      	orrs	r2, r1
 800139a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800139c:	f7ff faa4 	bl	80008e8 <HAL_GetTick>
 80013a0:	0003      	movs	r3, r0
 80013a2:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80013a4:	e008      	b.n	80013b8 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80013a6:	f7ff fa9f 	bl	80008e8 <HAL_GetTick>
 80013aa:	0002      	movs	r2, r0
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	2b02      	cmp	r3, #2
 80013b2:	d901      	bls.n	80013b8 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 80013b4:	2303      	movs	r3, #3
 80013b6:	e0f9      	b.n	80015ac <HAL_RCC_OscConfig+0x6c0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80013b8:	4b5a      	ldr	r3, [pc, #360]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	2380      	movs	r3, #128	; 0x80
 80013be:	041b      	lsls	r3, r3, #16
 80013c0:	4013      	ands	r3, r2
 80013c2:	d0f0      	beq.n	80013a6 <HAL_RCC_OscConfig+0x4ba>
 80013c4:	e019      	b.n	80013fa <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80013c6:	4b57      	ldr	r3, [pc, #348]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 80013c8:	681a      	ldr	r2, [r3, #0]
 80013ca:	4b56      	ldr	r3, [pc, #344]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 80013cc:	4959      	ldr	r1, [pc, #356]	; (8001534 <HAL_RCC_OscConfig+0x648>)
 80013ce:	400a      	ands	r2, r1
 80013d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013d2:	f7ff fa89 	bl	80008e8 <HAL_GetTick>
 80013d6:	0003      	movs	r3, r0
 80013d8:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80013da:	e008      	b.n	80013ee <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80013dc:	f7ff fa84 	bl	80008e8 <HAL_GetTick>
 80013e0:	0002      	movs	r2, r0
 80013e2:	693b      	ldr	r3, [r7, #16]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	2b02      	cmp	r3, #2
 80013e8:	d901      	bls.n	80013ee <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 80013ea:	2303      	movs	r3, #3
 80013ec:	e0de      	b.n	80015ac <HAL_RCC_OscConfig+0x6c0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80013ee:	4b4d      	ldr	r3, [pc, #308]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	2380      	movs	r3, #128	; 0x80
 80013f4:	041b      	lsls	r3, r3, #16
 80013f6:	4013      	ands	r3, r2
 80013f8:	d1f0      	bne.n	80013dc <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6a1b      	ldr	r3, [r3, #32]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d100      	bne.n	8001404 <HAL_RCC_OscConfig+0x518>
 8001402:	e0d2      	b.n	80015aa <HAL_RCC_OscConfig+0x6be>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001404:	4b47      	ldr	r3, [pc, #284]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 8001406:	689b      	ldr	r3, [r3, #8]
 8001408:	2238      	movs	r2, #56	; 0x38
 800140a:	4013      	ands	r3, r2
 800140c:	2b10      	cmp	r3, #16
 800140e:	d100      	bne.n	8001412 <HAL_RCC_OscConfig+0x526>
 8001410:	e081      	b.n	8001516 <HAL_RCC_OscConfig+0x62a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6a1b      	ldr	r3, [r3, #32]
 8001416:	2b02      	cmp	r3, #2
 8001418:	d156      	bne.n	80014c8 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800141a:	4b42      	ldr	r3, [pc, #264]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	4b41      	ldr	r3, [pc, #260]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 8001420:	4945      	ldr	r1, [pc, #276]	; (8001538 <HAL_RCC_OscConfig+0x64c>)
 8001422:	400a      	ands	r2, r1
 8001424:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001426:	f7ff fa5f 	bl	80008e8 <HAL_GetTick>
 800142a:	0003      	movs	r3, r0
 800142c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800142e:	e008      	b.n	8001442 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001430:	f7ff fa5a 	bl	80008e8 <HAL_GetTick>
 8001434:	0002      	movs	r2, r0
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	2b02      	cmp	r3, #2
 800143c:	d901      	bls.n	8001442 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 800143e:	2303      	movs	r3, #3
 8001440:	e0b4      	b.n	80015ac <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001442:	4b38      	ldr	r3, [pc, #224]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 8001444:	681a      	ldr	r2, [r3, #0]
 8001446:	2380      	movs	r3, #128	; 0x80
 8001448:	049b      	lsls	r3, r3, #18
 800144a:	4013      	ands	r3, r2
 800144c:	d1f0      	bne.n	8001430 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800144e:	4b35      	ldr	r3, [pc, #212]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 8001450:	68db      	ldr	r3, [r3, #12]
 8001452:	4a3a      	ldr	r2, [pc, #232]	; (800153c <HAL_RCC_OscConfig+0x650>)
 8001454:	4013      	ands	r3, r2
 8001456:	0019      	movs	r1, r3
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001460:	431a      	orrs	r2, r3
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001466:	021b      	lsls	r3, r3, #8
 8001468:	431a      	orrs	r2, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146e:	431a      	orrs	r2, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001474:	431a      	orrs	r2, r3
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800147a:	431a      	orrs	r2, r3
 800147c:	4b29      	ldr	r3, [pc, #164]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 800147e:	430a      	orrs	r2, r1
 8001480:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001482:	4b28      	ldr	r3, [pc, #160]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	4b27      	ldr	r3, [pc, #156]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 8001488:	2180      	movs	r1, #128	; 0x80
 800148a:	0449      	lsls	r1, r1, #17
 800148c:	430a      	orrs	r2, r1
 800148e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001490:	4b24      	ldr	r3, [pc, #144]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 8001492:	68da      	ldr	r2, [r3, #12]
 8001494:	4b23      	ldr	r3, [pc, #140]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 8001496:	2180      	movs	r1, #128	; 0x80
 8001498:	0549      	lsls	r1, r1, #21
 800149a:	430a      	orrs	r2, r1
 800149c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800149e:	f7ff fa23 	bl	80008e8 <HAL_GetTick>
 80014a2:	0003      	movs	r3, r0
 80014a4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014a6:	e008      	b.n	80014ba <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014a8:	f7ff fa1e 	bl	80008e8 <HAL_GetTick>
 80014ac:	0002      	movs	r2, r0
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	2b02      	cmp	r3, #2
 80014b4:	d901      	bls.n	80014ba <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 80014b6:	2303      	movs	r3, #3
 80014b8:	e078      	b.n	80015ac <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014ba:	4b1a      	ldr	r3, [pc, #104]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	2380      	movs	r3, #128	; 0x80
 80014c0:	049b      	lsls	r3, r3, #18
 80014c2:	4013      	ands	r3, r2
 80014c4:	d0f0      	beq.n	80014a8 <HAL_RCC_OscConfig+0x5bc>
 80014c6:	e070      	b.n	80015aa <HAL_RCC_OscConfig+0x6be>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014c8:	4b16      	ldr	r3, [pc, #88]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	4b15      	ldr	r3, [pc, #84]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 80014ce:	491a      	ldr	r1, [pc, #104]	; (8001538 <HAL_RCC_OscConfig+0x64c>)
 80014d0:	400a      	ands	r2, r1
 80014d2:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 80014d4:	4b13      	ldr	r3, [pc, #76]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 80014d6:	68da      	ldr	r2, [r3, #12]
 80014d8:	4b12      	ldr	r3, [pc, #72]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 80014da:	2103      	movs	r1, #3
 80014dc:	438a      	bics	r2, r1
 80014de:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80014e0:	4b10      	ldr	r3, [pc, #64]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 80014e2:	68da      	ldr	r2, [r3, #12]
 80014e4:	4b0f      	ldr	r3, [pc, #60]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 80014e6:	4916      	ldr	r1, [pc, #88]	; (8001540 <HAL_RCC_OscConfig+0x654>)
 80014e8:	400a      	ands	r2, r1
 80014ea:	60da      	str	r2, [r3, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014ec:	f7ff f9fc 	bl	80008e8 <HAL_GetTick>
 80014f0:	0003      	movs	r3, r0
 80014f2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014f4:	e008      	b.n	8001508 <HAL_RCC_OscConfig+0x61c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014f6:	f7ff f9f7 	bl	80008e8 <HAL_GetTick>
 80014fa:	0002      	movs	r2, r0
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	1ad3      	subs	r3, r2, r3
 8001500:	2b02      	cmp	r3, #2
 8001502:	d901      	bls.n	8001508 <HAL_RCC_OscConfig+0x61c>
          {
            return HAL_TIMEOUT;
 8001504:	2303      	movs	r3, #3
 8001506:	e051      	b.n	80015ac <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001508:	4b06      	ldr	r3, [pc, #24]	; (8001524 <HAL_RCC_OscConfig+0x638>)
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	2380      	movs	r3, #128	; 0x80
 800150e:	049b      	lsls	r3, r3, #18
 8001510:	4013      	ands	r3, r2
 8001512:	d1f0      	bne.n	80014f6 <HAL_RCC_OscConfig+0x60a>
 8001514:	e049      	b.n	80015aa <HAL_RCC_OscConfig+0x6be>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6a1b      	ldr	r3, [r3, #32]
 800151a:	2b01      	cmp	r3, #1
 800151c:	d112      	bne.n	8001544 <HAL_RCC_OscConfig+0x658>
      {
        return HAL_ERROR;
 800151e:	2301      	movs	r3, #1
 8001520:	e044      	b.n	80015ac <HAL_RCC_OscConfig+0x6c0>
 8001522:	46c0      	nop			; (mov r8, r8)
 8001524:	40021000 	.word	0x40021000
 8001528:	40007000 	.word	0x40007000
 800152c:	00001388 	.word	0x00001388
 8001530:	efffffff 	.word	0xefffffff
 8001534:	ffbfffff 	.word	0xffbfffff
 8001538:	feffffff 	.word	0xfeffffff
 800153c:	11c1808c 	.word	0x11c1808c
 8001540:	eefeffff 	.word	0xeefeffff
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001544:	4b1b      	ldr	r3, [pc, #108]	; (80015b4 <HAL_RCC_OscConfig+0x6c8>)
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	2203      	movs	r2, #3
 800154e:	401a      	ands	r2, r3
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001554:	429a      	cmp	r2, r3
 8001556:	d126      	bne.n	80015a6 <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	2270      	movs	r2, #112	; 0x70
 800155c:	401a      	ands	r2, r3
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001562:	429a      	cmp	r2, r3
 8001564:	d11f      	bne.n	80015a6 <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001566:	697a      	ldr	r2, [r7, #20]
 8001568:	23fe      	movs	r3, #254	; 0xfe
 800156a:	01db      	lsls	r3, r3, #7
 800156c:	401a      	ands	r2, r3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001572:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001574:	429a      	cmp	r2, r3
 8001576:	d116      	bne.n	80015a6 <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001578:	697a      	ldr	r2, [r7, #20]
 800157a:	23f8      	movs	r3, #248	; 0xf8
 800157c:	039b      	lsls	r3, r3, #14
 800157e:	401a      	ands	r2, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001584:	429a      	cmp	r2, r3
 8001586:	d10e      	bne.n	80015a6 <HAL_RCC_OscConfig+0x6ba>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001588:	697a      	ldr	r2, [r7, #20]
 800158a:	23e0      	movs	r3, #224	; 0xe0
 800158c:	051b      	lsls	r3, r3, #20
 800158e:	401a      	ands	r2, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001594:	429a      	cmp	r2, r3
 8001596:	d106      	bne.n	80015a6 <HAL_RCC_OscConfig+0x6ba>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	0f5b      	lsrs	r3, r3, #29
 800159c:	075a      	lsls	r2, r3, #29
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80015a2:	429a      	cmp	r2, r3
 80015a4:	d001      	beq.n	80015aa <HAL_RCC_OscConfig+0x6be>
        {
          return HAL_ERROR;
 80015a6:	2301      	movs	r3, #1
 80015a8:	e000      	b.n	80015ac <HAL_RCC_OscConfig+0x6c0>
        }
      }
    }
  }
  return HAL_OK;
 80015aa:	2300      	movs	r3, #0
}
 80015ac:	0018      	movs	r0, r3
 80015ae:	46bd      	mov	sp, r7
 80015b0:	b008      	add	sp, #32
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	40021000 	.word	0x40021000

080015b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d101      	bne.n	80015cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015c8:	2301      	movs	r3, #1
 80015ca:	e0e9      	b.n	80017a0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80015cc:	4b76      	ldr	r3, [pc, #472]	; (80017a8 <HAL_RCC_ClockConfig+0x1f0>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	2207      	movs	r2, #7
 80015d2:	4013      	ands	r3, r2
 80015d4:	683a      	ldr	r2, [r7, #0]
 80015d6:	429a      	cmp	r2, r3
 80015d8:	d91e      	bls.n	8001618 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015da:	4b73      	ldr	r3, [pc, #460]	; (80017a8 <HAL_RCC_ClockConfig+0x1f0>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2207      	movs	r2, #7
 80015e0:	4393      	bics	r3, r2
 80015e2:	0019      	movs	r1, r3
 80015e4:	4b70      	ldr	r3, [pc, #448]	; (80017a8 <HAL_RCC_ClockConfig+0x1f0>)
 80015e6:	683a      	ldr	r2, [r7, #0]
 80015e8:	430a      	orrs	r2, r1
 80015ea:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80015ec:	f7ff f97c 	bl	80008e8 <HAL_GetTick>
 80015f0:	0003      	movs	r3, r0
 80015f2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80015f4:	e009      	b.n	800160a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015f6:	f7ff f977 	bl	80008e8 <HAL_GetTick>
 80015fa:	0002      	movs	r2, r0
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	1ad3      	subs	r3, r2, r3
 8001600:	4a6a      	ldr	r2, [pc, #424]	; (80017ac <HAL_RCC_ClockConfig+0x1f4>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d901      	bls.n	800160a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001606:	2303      	movs	r3, #3
 8001608:	e0ca      	b.n	80017a0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800160a:	4b67      	ldr	r3, [pc, #412]	; (80017a8 <HAL_RCC_ClockConfig+0x1f0>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	2207      	movs	r2, #7
 8001610:	4013      	ands	r3, r2
 8001612:	683a      	ldr	r2, [r7, #0]
 8001614:	429a      	cmp	r2, r3
 8001616:	d1ee      	bne.n	80015f6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	2202      	movs	r2, #2
 800161e:	4013      	ands	r3, r2
 8001620:	d015      	beq.n	800164e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	2204      	movs	r2, #4
 8001628:	4013      	ands	r3, r2
 800162a:	d006      	beq.n	800163a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800162c:	4b60      	ldr	r3, [pc, #384]	; (80017b0 <HAL_RCC_ClockConfig+0x1f8>)
 800162e:	689a      	ldr	r2, [r3, #8]
 8001630:	4b5f      	ldr	r3, [pc, #380]	; (80017b0 <HAL_RCC_ClockConfig+0x1f8>)
 8001632:	21e0      	movs	r1, #224	; 0xe0
 8001634:	01c9      	lsls	r1, r1, #7
 8001636:	430a      	orrs	r2, r1
 8001638:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800163a:	4b5d      	ldr	r3, [pc, #372]	; (80017b0 <HAL_RCC_ClockConfig+0x1f8>)
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	4a5d      	ldr	r2, [pc, #372]	; (80017b4 <HAL_RCC_ClockConfig+0x1fc>)
 8001640:	4013      	ands	r3, r2
 8001642:	0019      	movs	r1, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	689a      	ldr	r2, [r3, #8]
 8001648:	4b59      	ldr	r3, [pc, #356]	; (80017b0 <HAL_RCC_ClockConfig+0x1f8>)
 800164a:	430a      	orrs	r2, r1
 800164c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	2201      	movs	r2, #1
 8001654:	4013      	ands	r3, r2
 8001656:	d057      	beq.n	8001708 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	2b01      	cmp	r3, #1
 800165e:	d107      	bne.n	8001670 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001660:	4b53      	ldr	r3, [pc, #332]	; (80017b0 <HAL_RCC_ClockConfig+0x1f8>)
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	2380      	movs	r3, #128	; 0x80
 8001666:	029b      	lsls	r3, r3, #10
 8001668:	4013      	ands	r3, r2
 800166a:	d12b      	bne.n	80016c4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	e097      	b.n	80017a0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	2b02      	cmp	r3, #2
 8001676:	d107      	bne.n	8001688 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001678:	4b4d      	ldr	r3, [pc, #308]	; (80017b0 <HAL_RCC_ClockConfig+0x1f8>)
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	2380      	movs	r3, #128	; 0x80
 800167e:	049b      	lsls	r3, r3, #18
 8001680:	4013      	ands	r3, r2
 8001682:	d11f      	bne.n	80016c4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001684:	2301      	movs	r3, #1
 8001686:	e08b      	b.n	80017a0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d107      	bne.n	80016a0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001690:	4b47      	ldr	r3, [pc, #284]	; (80017b0 <HAL_RCC_ClockConfig+0x1f8>)
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	2380      	movs	r3, #128	; 0x80
 8001696:	00db      	lsls	r3, r3, #3
 8001698:	4013      	ands	r3, r2
 800169a:	d113      	bne.n	80016c4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	e07f      	b.n	80017a0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	2b03      	cmp	r3, #3
 80016a6:	d106      	bne.n	80016b6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016a8:	4b41      	ldr	r3, [pc, #260]	; (80017b0 <HAL_RCC_ClockConfig+0x1f8>)
 80016aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016ac:	2202      	movs	r2, #2
 80016ae:	4013      	ands	r3, r2
 80016b0:	d108      	bne.n	80016c4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80016b2:	2301      	movs	r3, #1
 80016b4:	e074      	b.n	80017a0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80016b6:	4b3e      	ldr	r3, [pc, #248]	; (80017b0 <HAL_RCC_ClockConfig+0x1f8>)
 80016b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016ba:	2202      	movs	r2, #2
 80016bc:	4013      	ands	r3, r2
 80016be:	d101      	bne.n	80016c4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80016c0:	2301      	movs	r3, #1
 80016c2:	e06d      	b.n	80017a0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80016c4:	4b3a      	ldr	r3, [pc, #232]	; (80017b0 <HAL_RCC_ClockConfig+0x1f8>)
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	2207      	movs	r2, #7
 80016ca:	4393      	bics	r3, r2
 80016cc:	0019      	movs	r1, r3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	685a      	ldr	r2, [r3, #4]
 80016d2:	4b37      	ldr	r3, [pc, #220]	; (80017b0 <HAL_RCC_ClockConfig+0x1f8>)
 80016d4:	430a      	orrs	r2, r1
 80016d6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80016d8:	f7ff f906 	bl	80008e8 <HAL_GetTick>
 80016dc:	0003      	movs	r3, r0
 80016de:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016e0:	e009      	b.n	80016f6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016e2:	f7ff f901 	bl	80008e8 <HAL_GetTick>
 80016e6:	0002      	movs	r2, r0
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	1ad3      	subs	r3, r2, r3
 80016ec:	4a2f      	ldr	r2, [pc, #188]	; (80017ac <HAL_RCC_ClockConfig+0x1f4>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d901      	bls.n	80016f6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80016f2:	2303      	movs	r3, #3
 80016f4:	e054      	b.n	80017a0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016f6:	4b2e      	ldr	r3, [pc, #184]	; (80017b0 <HAL_RCC_ClockConfig+0x1f8>)
 80016f8:	689b      	ldr	r3, [r3, #8]
 80016fa:	2238      	movs	r2, #56	; 0x38
 80016fc:	401a      	ands	r2, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	00db      	lsls	r3, r3, #3
 8001704:	429a      	cmp	r2, r3
 8001706:	d1ec      	bne.n	80016e2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001708:	4b27      	ldr	r3, [pc, #156]	; (80017a8 <HAL_RCC_ClockConfig+0x1f0>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2207      	movs	r2, #7
 800170e:	4013      	ands	r3, r2
 8001710:	683a      	ldr	r2, [r7, #0]
 8001712:	429a      	cmp	r2, r3
 8001714:	d21e      	bcs.n	8001754 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001716:	4b24      	ldr	r3, [pc, #144]	; (80017a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	2207      	movs	r2, #7
 800171c:	4393      	bics	r3, r2
 800171e:	0019      	movs	r1, r3
 8001720:	4b21      	ldr	r3, [pc, #132]	; (80017a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001722:	683a      	ldr	r2, [r7, #0]
 8001724:	430a      	orrs	r2, r1
 8001726:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001728:	f7ff f8de 	bl	80008e8 <HAL_GetTick>
 800172c:	0003      	movs	r3, r0
 800172e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001730:	e009      	b.n	8001746 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001732:	f7ff f8d9 	bl	80008e8 <HAL_GetTick>
 8001736:	0002      	movs	r2, r0
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	1ad3      	subs	r3, r2, r3
 800173c:	4a1b      	ldr	r2, [pc, #108]	; (80017ac <HAL_RCC_ClockConfig+0x1f4>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d901      	bls.n	8001746 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001742:	2303      	movs	r3, #3
 8001744:	e02c      	b.n	80017a0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001746:	4b18      	ldr	r3, [pc, #96]	; (80017a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	2207      	movs	r2, #7
 800174c:	4013      	ands	r3, r2
 800174e:	683a      	ldr	r2, [r7, #0]
 8001750:	429a      	cmp	r2, r3
 8001752:	d1ee      	bne.n	8001732 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	2204      	movs	r2, #4
 800175a:	4013      	ands	r3, r2
 800175c:	d009      	beq.n	8001772 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800175e:	4b14      	ldr	r3, [pc, #80]	; (80017b0 <HAL_RCC_ClockConfig+0x1f8>)
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	4a15      	ldr	r2, [pc, #84]	; (80017b8 <HAL_RCC_ClockConfig+0x200>)
 8001764:	4013      	ands	r3, r2
 8001766:	0019      	movs	r1, r3
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	68da      	ldr	r2, [r3, #12]
 800176c:	4b10      	ldr	r3, [pc, #64]	; (80017b0 <HAL_RCC_ClockConfig+0x1f8>)
 800176e:	430a      	orrs	r2, r1
 8001770:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001772:	f000 f829 	bl	80017c8 <HAL_RCC_GetSysClockFreq>
 8001776:	0001      	movs	r1, r0
 8001778:	4b0d      	ldr	r3, [pc, #52]	; (80017b0 <HAL_RCC_ClockConfig+0x1f8>)
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	0a1b      	lsrs	r3, r3, #8
 800177e:	220f      	movs	r2, #15
 8001780:	401a      	ands	r2, r3
 8001782:	4b0e      	ldr	r3, [pc, #56]	; (80017bc <HAL_RCC_ClockConfig+0x204>)
 8001784:	0092      	lsls	r2, r2, #2
 8001786:	58d3      	ldr	r3, [r2, r3]
 8001788:	221f      	movs	r2, #31
 800178a:	4013      	ands	r3, r2
 800178c:	000a      	movs	r2, r1
 800178e:	40da      	lsrs	r2, r3
 8001790:	4b0b      	ldr	r3, [pc, #44]	; (80017c0 <HAL_RCC_ClockConfig+0x208>)
 8001792:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001794:	4b0b      	ldr	r3, [pc, #44]	; (80017c4 <HAL_RCC_ClockConfig+0x20c>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	0018      	movs	r0, r3
 800179a:	f7ff f849 	bl	8000830 <HAL_InitTick>
 800179e:	0003      	movs	r3, r0
}
 80017a0:	0018      	movs	r0, r3
 80017a2:	46bd      	mov	sp, r7
 80017a4:	b004      	add	sp, #16
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	40022000 	.word	0x40022000
 80017ac:	00001388 	.word	0x00001388
 80017b0:	40021000 	.word	0x40021000
 80017b4:	fffff0ff 	.word	0xfffff0ff
 80017b8:	ffff8fff 	.word	0xffff8fff
 80017bc:	08002c18 	.word	0x08002c18
 80017c0:	20000004 	.word	0x20000004
 80017c4:	20000008 	.word	0x20000008

080017c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b086      	sub	sp, #24
 80017cc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80017ce:	4b3c      	ldr	r3, [pc, #240]	; (80018c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	2238      	movs	r2, #56	; 0x38
 80017d4:	4013      	ands	r3, r2
 80017d6:	d10f      	bne.n	80017f8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80017d8:	4b39      	ldr	r3, [pc, #228]	; (80018c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	0adb      	lsrs	r3, r3, #11
 80017de:	2207      	movs	r2, #7
 80017e0:	4013      	ands	r3, r2
 80017e2:	2201      	movs	r2, #1
 80017e4:	409a      	lsls	r2, r3
 80017e6:	0013      	movs	r3, r2
 80017e8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80017ea:	6839      	ldr	r1, [r7, #0]
 80017ec:	4835      	ldr	r0, [pc, #212]	; (80018c4 <HAL_RCC_GetSysClockFreq+0xfc>)
 80017ee:	f7fe fc89 	bl	8000104 <__udivsi3>
 80017f2:	0003      	movs	r3, r0
 80017f4:	613b      	str	r3, [r7, #16]
 80017f6:	e05d      	b.n	80018b4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017f8:	4b31      	ldr	r3, [pc, #196]	; (80018c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	2238      	movs	r2, #56	; 0x38
 80017fe:	4013      	ands	r3, r2
 8001800:	2b08      	cmp	r3, #8
 8001802:	d102      	bne.n	800180a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001804:	4b30      	ldr	r3, [pc, #192]	; (80018c8 <HAL_RCC_GetSysClockFreq+0x100>)
 8001806:	613b      	str	r3, [r7, #16]
 8001808:	e054      	b.n	80018b4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800180a:	4b2d      	ldr	r3, [pc, #180]	; (80018c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	2238      	movs	r2, #56	; 0x38
 8001810:	4013      	ands	r3, r2
 8001812:	2b10      	cmp	r3, #16
 8001814:	d138      	bne.n	8001888 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001816:	4b2a      	ldr	r3, [pc, #168]	; (80018c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001818:	68db      	ldr	r3, [r3, #12]
 800181a:	2203      	movs	r2, #3
 800181c:	4013      	ands	r3, r2
 800181e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001820:	4b27      	ldr	r3, [pc, #156]	; (80018c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	091b      	lsrs	r3, r3, #4
 8001826:	2207      	movs	r2, #7
 8001828:	4013      	ands	r3, r2
 800182a:	3301      	adds	r3, #1
 800182c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	2b03      	cmp	r3, #3
 8001832:	d10d      	bne.n	8001850 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001834:	68b9      	ldr	r1, [r7, #8]
 8001836:	4824      	ldr	r0, [pc, #144]	; (80018c8 <HAL_RCC_GetSysClockFreq+0x100>)
 8001838:	f7fe fc64 	bl	8000104 <__udivsi3>
 800183c:	0003      	movs	r3, r0
 800183e:	0019      	movs	r1, r3
 8001840:	4b1f      	ldr	r3, [pc, #124]	; (80018c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	0a1b      	lsrs	r3, r3, #8
 8001846:	227f      	movs	r2, #127	; 0x7f
 8001848:	4013      	ands	r3, r2
 800184a:	434b      	muls	r3, r1
 800184c:	617b      	str	r3, [r7, #20]
        break;
 800184e:	e00d      	b.n	800186c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001850:	68b9      	ldr	r1, [r7, #8]
 8001852:	481c      	ldr	r0, [pc, #112]	; (80018c4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001854:	f7fe fc56 	bl	8000104 <__udivsi3>
 8001858:	0003      	movs	r3, r0
 800185a:	0019      	movs	r1, r3
 800185c:	4b18      	ldr	r3, [pc, #96]	; (80018c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	0a1b      	lsrs	r3, r3, #8
 8001862:	227f      	movs	r2, #127	; 0x7f
 8001864:	4013      	ands	r3, r2
 8001866:	434b      	muls	r3, r1
 8001868:	617b      	str	r3, [r7, #20]
        break;
 800186a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800186c:	4b14      	ldr	r3, [pc, #80]	; (80018c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800186e:	68db      	ldr	r3, [r3, #12]
 8001870:	0f5b      	lsrs	r3, r3, #29
 8001872:	2207      	movs	r2, #7
 8001874:	4013      	ands	r3, r2
 8001876:	3301      	adds	r3, #1
 8001878:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800187a:	6879      	ldr	r1, [r7, #4]
 800187c:	6978      	ldr	r0, [r7, #20]
 800187e:	f7fe fc41 	bl	8000104 <__udivsi3>
 8001882:	0003      	movs	r3, r0
 8001884:	613b      	str	r3, [r7, #16]
 8001886:	e015      	b.n	80018b4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001888:	4b0d      	ldr	r3, [pc, #52]	; (80018c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	2238      	movs	r2, #56	; 0x38
 800188e:	4013      	ands	r3, r2
 8001890:	2b20      	cmp	r3, #32
 8001892:	d103      	bne.n	800189c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001894:	2380      	movs	r3, #128	; 0x80
 8001896:	021b      	lsls	r3, r3, #8
 8001898:	613b      	str	r3, [r7, #16]
 800189a:	e00b      	b.n	80018b4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800189c:	4b08      	ldr	r3, [pc, #32]	; (80018c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	2238      	movs	r2, #56	; 0x38
 80018a2:	4013      	ands	r3, r2
 80018a4:	2b18      	cmp	r3, #24
 80018a6:	d103      	bne.n	80018b0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80018a8:	23fa      	movs	r3, #250	; 0xfa
 80018aa:	01db      	lsls	r3, r3, #7
 80018ac:	613b      	str	r3, [r7, #16]
 80018ae:	e001      	b.n	80018b4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80018b0:	2300      	movs	r3, #0
 80018b2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80018b4:	693b      	ldr	r3, [r7, #16]
}
 80018b6:	0018      	movs	r0, r3
 80018b8:	46bd      	mov	sp, r7
 80018ba:	b006      	add	sp, #24
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	46c0      	nop			; (mov r8, r8)
 80018c0:	40021000 	.word	0x40021000
 80018c4:	00f42400 	.word	0x00f42400
 80018c8:	007a1200 	.word	0x007a1200

080018cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d101      	bne.n	80018de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e04a      	b.n	8001974 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	223d      	movs	r2, #61	; 0x3d
 80018e2:	5c9b      	ldrb	r3, [r3, r2]
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d107      	bne.n	80018fa <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	223c      	movs	r2, #60	; 0x3c
 80018ee:	2100      	movs	r1, #0
 80018f0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	0018      	movs	r0, r3
 80018f6:	f7fe febd 	bl	8000674 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	223d      	movs	r2, #61	; 0x3d
 80018fe:	2102      	movs	r1, #2
 8001900:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	3304      	adds	r3, #4
 800190a:	0019      	movs	r1, r3
 800190c:	0010      	movs	r0, r2
 800190e:	f000 fca1 	bl	8002254 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2248      	movs	r2, #72	; 0x48
 8001916:	2101      	movs	r1, #1
 8001918:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	223e      	movs	r2, #62	; 0x3e
 800191e:	2101      	movs	r1, #1
 8001920:	5499      	strb	r1, [r3, r2]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	223f      	movs	r2, #63	; 0x3f
 8001926:	2101      	movs	r1, #1
 8001928:	5499      	strb	r1, [r3, r2]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2240      	movs	r2, #64	; 0x40
 800192e:	2101      	movs	r1, #1
 8001930:	5499      	strb	r1, [r3, r2]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2241      	movs	r2, #65	; 0x41
 8001936:	2101      	movs	r1, #1
 8001938:	5499      	strb	r1, [r3, r2]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2242      	movs	r2, #66	; 0x42
 800193e:	2101      	movs	r1, #1
 8001940:	5499      	strb	r1, [r3, r2]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2243      	movs	r2, #67	; 0x43
 8001946:	2101      	movs	r1, #1
 8001948:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2244      	movs	r2, #68	; 0x44
 800194e:	2101      	movs	r1, #1
 8001950:	5499      	strb	r1, [r3, r2]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2245      	movs	r2, #69	; 0x45
 8001956:	2101      	movs	r1, #1
 8001958:	5499      	strb	r1, [r3, r2]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2246      	movs	r2, #70	; 0x46
 800195e:	2101      	movs	r1, #1
 8001960:	5499      	strb	r1, [r3, r2]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2247      	movs	r2, #71	; 0x47
 8001966:	2101      	movs	r1, #1
 8001968:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	223d      	movs	r2, #61	; 0x3d
 800196e:	2101      	movs	r1, #1
 8001970:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001972:	2300      	movs	r3, #0
}
 8001974:	0018      	movs	r0, r3
 8001976:	46bd      	mov	sp, r7
 8001978:	b002      	add	sp, #8
 800197a:	bd80      	pop	{r7, pc}

0800197c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d101      	bne.n	800198e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e04a      	b.n	8001a24 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	223d      	movs	r2, #61	; 0x3d
 8001992:	5c9b      	ldrb	r3, [r3, r2]
 8001994:	b2db      	uxtb	r3, r3
 8001996:	2b00      	cmp	r3, #0
 8001998:	d107      	bne.n	80019aa <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	223c      	movs	r2, #60	; 0x3c
 800199e:	2100      	movs	r1, #0
 80019a0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	0018      	movs	r0, r3
 80019a6:	f000 f841 	bl	8001a2c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	223d      	movs	r2, #61	; 0x3d
 80019ae:	2102      	movs	r1, #2
 80019b0:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	3304      	adds	r3, #4
 80019ba:	0019      	movs	r1, r3
 80019bc:	0010      	movs	r0, r2
 80019be:	f000 fc49 	bl	8002254 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2248      	movs	r2, #72	; 0x48
 80019c6:	2101      	movs	r1, #1
 80019c8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	223e      	movs	r2, #62	; 0x3e
 80019ce:	2101      	movs	r1, #1
 80019d0:	5499      	strb	r1, [r3, r2]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	223f      	movs	r2, #63	; 0x3f
 80019d6:	2101      	movs	r1, #1
 80019d8:	5499      	strb	r1, [r3, r2]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2240      	movs	r2, #64	; 0x40
 80019de:	2101      	movs	r1, #1
 80019e0:	5499      	strb	r1, [r3, r2]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2241      	movs	r2, #65	; 0x41
 80019e6:	2101      	movs	r1, #1
 80019e8:	5499      	strb	r1, [r3, r2]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2242      	movs	r2, #66	; 0x42
 80019ee:	2101      	movs	r1, #1
 80019f0:	5499      	strb	r1, [r3, r2]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2243      	movs	r2, #67	; 0x43
 80019f6:	2101      	movs	r1, #1
 80019f8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2244      	movs	r2, #68	; 0x44
 80019fe:	2101      	movs	r1, #1
 8001a00:	5499      	strb	r1, [r3, r2]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2245      	movs	r2, #69	; 0x45
 8001a06:	2101      	movs	r1, #1
 8001a08:	5499      	strb	r1, [r3, r2]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2246      	movs	r2, #70	; 0x46
 8001a0e:	2101      	movs	r1, #1
 8001a10:	5499      	strb	r1, [r3, r2]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2247      	movs	r2, #71	; 0x47
 8001a16:	2101      	movs	r1, #1
 8001a18:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	223d      	movs	r2, #61	; 0x3d
 8001a1e:	2101      	movs	r1, #1
 8001a20:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001a22:	2300      	movs	r3, #0
}
 8001a24:	0018      	movs	r0, r3
 8001a26:	46bd      	mov	sp, r7
 8001a28:	b002      	add	sp, #8
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001a34:	46c0      	nop			; (mov r8, r8)
 8001a36:	46bd      	mov	sp, r7
 8001a38:	b002      	add	sp, #8
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b084      	sub	sp, #16
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
 8001a44:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d108      	bne.n	8001a5e <HAL_TIM_PWM_Start+0x22>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	223e      	movs	r2, #62	; 0x3e
 8001a50:	5c9b      	ldrb	r3, [r3, r2]
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	3b01      	subs	r3, #1
 8001a56:	1e5a      	subs	r2, r3, #1
 8001a58:	4193      	sbcs	r3, r2
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	e037      	b.n	8001ace <HAL_TIM_PWM_Start+0x92>
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	2b04      	cmp	r3, #4
 8001a62:	d108      	bne.n	8001a76 <HAL_TIM_PWM_Start+0x3a>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	223f      	movs	r2, #63	; 0x3f
 8001a68:	5c9b      	ldrb	r3, [r3, r2]
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	3b01      	subs	r3, #1
 8001a6e:	1e5a      	subs	r2, r3, #1
 8001a70:	4193      	sbcs	r3, r2
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	e02b      	b.n	8001ace <HAL_TIM_PWM_Start+0x92>
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	2b08      	cmp	r3, #8
 8001a7a:	d108      	bne.n	8001a8e <HAL_TIM_PWM_Start+0x52>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2240      	movs	r2, #64	; 0x40
 8001a80:	5c9b      	ldrb	r3, [r3, r2]
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	3b01      	subs	r3, #1
 8001a86:	1e5a      	subs	r2, r3, #1
 8001a88:	4193      	sbcs	r3, r2
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	e01f      	b.n	8001ace <HAL_TIM_PWM_Start+0x92>
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	2b0c      	cmp	r3, #12
 8001a92:	d108      	bne.n	8001aa6 <HAL_TIM_PWM_Start+0x6a>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2241      	movs	r2, #65	; 0x41
 8001a98:	5c9b      	ldrb	r3, [r3, r2]
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	3b01      	subs	r3, #1
 8001a9e:	1e5a      	subs	r2, r3, #1
 8001aa0:	4193      	sbcs	r3, r2
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	e013      	b.n	8001ace <HAL_TIM_PWM_Start+0x92>
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	2b10      	cmp	r3, #16
 8001aaa:	d108      	bne.n	8001abe <HAL_TIM_PWM_Start+0x82>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2242      	movs	r2, #66	; 0x42
 8001ab0:	5c9b      	ldrb	r3, [r3, r2]
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	3b01      	subs	r3, #1
 8001ab6:	1e5a      	subs	r2, r3, #1
 8001ab8:	4193      	sbcs	r3, r2
 8001aba:	b2db      	uxtb	r3, r3
 8001abc:	e007      	b.n	8001ace <HAL_TIM_PWM_Start+0x92>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2243      	movs	r2, #67	; 0x43
 8001ac2:	5c9b      	ldrb	r3, [r3, r2]
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	3b01      	subs	r3, #1
 8001ac8:	1e5a      	subs	r2, r3, #1
 8001aca:	4193      	sbcs	r3, r2
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e090      	b.n	8001bf8 <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d104      	bne.n	8001ae6 <HAL_TIM_PWM_Start+0xaa>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	223e      	movs	r2, #62	; 0x3e
 8001ae0:	2102      	movs	r1, #2
 8001ae2:	5499      	strb	r1, [r3, r2]
 8001ae4:	e023      	b.n	8001b2e <HAL_TIM_PWM_Start+0xf2>
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	2b04      	cmp	r3, #4
 8001aea:	d104      	bne.n	8001af6 <HAL_TIM_PWM_Start+0xba>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	223f      	movs	r2, #63	; 0x3f
 8001af0:	2102      	movs	r1, #2
 8001af2:	5499      	strb	r1, [r3, r2]
 8001af4:	e01b      	b.n	8001b2e <HAL_TIM_PWM_Start+0xf2>
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	2b08      	cmp	r3, #8
 8001afa:	d104      	bne.n	8001b06 <HAL_TIM_PWM_Start+0xca>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2240      	movs	r2, #64	; 0x40
 8001b00:	2102      	movs	r1, #2
 8001b02:	5499      	strb	r1, [r3, r2]
 8001b04:	e013      	b.n	8001b2e <HAL_TIM_PWM_Start+0xf2>
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	2b0c      	cmp	r3, #12
 8001b0a:	d104      	bne.n	8001b16 <HAL_TIM_PWM_Start+0xda>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2241      	movs	r2, #65	; 0x41
 8001b10:	2102      	movs	r1, #2
 8001b12:	5499      	strb	r1, [r3, r2]
 8001b14:	e00b      	b.n	8001b2e <HAL_TIM_PWM_Start+0xf2>
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	2b10      	cmp	r3, #16
 8001b1a:	d104      	bne.n	8001b26 <HAL_TIM_PWM_Start+0xea>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2242      	movs	r2, #66	; 0x42
 8001b20:	2102      	movs	r1, #2
 8001b22:	5499      	strb	r1, [r3, r2]
 8001b24:	e003      	b.n	8001b2e <HAL_TIM_PWM_Start+0xf2>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2243      	movs	r2, #67	; 0x43
 8001b2a:	2102      	movs	r1, #2
 8001b2c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	6839      	ldr	r1, [r7, #0]
 8001b34:	2201      	movs	r2, #1
 8001b36:	0018      	movs	r0, r3
 8001b38:	f000 ff76 	bl	8002a28 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a2f      	ldr	r2, [pc, #188]	; (8001c00 <HAL_TIM_PWM_Start+0x1c4>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d00e      	beq.n	8001b64 <HAL_TIM_PWM_Start+0x128>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a2e      	ldr	r2, [pc, #184]	; (8001c04 <HAL_TIM_PWM_Start+0x1c8>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d009      	beq.n	8001b64 <HAL_TIM_PWM_Start+0x128>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a2c      	ldr	r2, [pc, #176]	; (8001c08 <HAL_TIM_PWM_Start+0x1cc>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d004      	beq.n	8001b64 <HAL_TIM_PWM_Start+0x128>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a2b      	ldr	r2, [pc, #172]	; (8001c0c <HAL_TIM_PWM_Start+0x1d0>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d101      	bne.n	8001b68 <HAL_TIM_PWM_Start+0x12c>
 8001b64:	2301      	movs	r3, #1
 8001b66:	e000      	b.n	8001b6a <HAL_TIM_PWM_Start+0x12e>
 8001b68:	2300      	movs	r3, #0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d008      	beq.n	8001b80 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2180      	movs	r1, #128	; 0x80
 8001b7a:	0209      	lsls	r1, r1, #8
 8001b7c:	430a      	orrs	r2, r1
 8001b7e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a1e      	ldr	r2, [pc, #120]	; (8001c00 <HAL_TIM_PWM_Start+0x1c4>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d014      	beq.n	8001bb4 <HAL_TIM_PWM_Start+0x178>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	2380      	movs	r3, #128	; 0x80
 8001b90:	05db      	lsls	r3, r3, #23
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d00e      	beq.n	8001bb4 <HAL_TIM_PWM_Start+0x178>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a1d      	ldr	r2, [pc, #116]	; (8001c10 <HAL_TIM_PWM_Start+0x1d4>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d009      	beq.n	8001bb4 <HAL_TIM_PWM_Start+0x178>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a1b      	ldr	r2, [pc, #108]	; (8001c14 <HAL_TIM_PWM_Start+0x1d8>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d004      	beq.n	8001bb4 <HAL_TIM_PWM_Start+0x178>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a15      	ldr	r2, [pc, #84]	; (8001c04 <HAL_TIM_PWM_Start+0x1c8>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d116      	bne.n	8001be2 <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	4a17      	ldr	r2, [pc, #92]	; (8001c18 <HAL_TIM_PWM_Start+0x1dc>)
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	2b06      	cmp	r3, #6
 8001bc4:	d016      	beq.n	8001bf4 <HAL_TIM_PWM_Start+0x1b8>
 8001bc6:	68fa      	ldr	r2, [r7, #12]
 8001bc8:	2380      	movs	r3, #128	; 0x80
 8001bca:	025b      	lsls	r3, r3, #9
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d011      	beq.n	8001bf4 <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	2101      	movs	r1, #1
 8001bdc:	430a      	orrs	r2, r1
 8001bde:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001be0:	e008      	b.n	8001bf4 <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	2101      	movs	r1, #1
 8001bee:	430a      	orrs	r2, r1
 8001bf0:	601a      	str	r2, [r3, #0]
 8001bf2:	e000      	b.n	8001bf6 <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bf4:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8001bf6:	2300      	movs	r3, #0
}
 8001bf8:	0018      	movs	r0, r3
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	b004      	add	sp, #16
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	40012c00 	.word	0x40012c00
 8001c04:	40014000 	.word	0x40014000
 8001c08:	40014400 	.word	0x40014400
 8001c0c:	40014800 	.word	0x40014800
 8001c10:	40000400 	.word	0x40000400
 8001c14:	40000800 	.word	0x40000800
 8001c18:	00010007 	.word	0x00010007

08001c1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	691b      	ldr	r3, [r3, #16]
 8001c2a:	2202      	movs	r2, #2
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	2b02      	cmp	r3, #2
 8001c30:	d124      	bne.n	8001c7c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	2202      	movs	r2, #2
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	2b02      	cmp	r3, #2
 8001c3e:	d11d      	bne.n	8001c7c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2203      	movs	r2, #3
 8001c46:	4252      	negs	r2, r2
 8001c48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	699b      	ldr	r3, [r3, #24]
 8001c56:	2203      	movs	r2, #3
 8001c58:	4013      	ands	r3, r2
 8001c5a:	d004      	beq.n	8001c66 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	0018      	movs	r0, r3
 8001c60:	f000 fae0 	bl	8002224 <HAL_TIM_IC_CaptureCallback>
 8001c64:	e007      	b.n	8001c76 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	0018      	movs	r0, r3
 8001c6a:	f000 fad3 	bl	8002214 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	0018      	movs	r0, r3
 8001c72:	f000 fadf 	bl	8002234 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2200      	movs	r2, #0
 8001c7a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	2204      	movs	r2, #4
 8001c84:	4013      	ands	r3, r2
 8001c86:	2b04      	cmp	r3, #4
 8001c88:	d125      	bne.n	8001cd6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	2204      	movs	r2, #4
 8001c92:	4013      	ands	r3, r2
 8001c94:	2b04      	cmp	r3, #4
 8001c96:	d11e      	bne.n	8001cd6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2205      	movs	r2, #5
 8001c9e:	4252      	negs	r2, r2
 8001ca0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2202      	movs	r2, #2
 8001ca6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	699a      	ldr	r2, [r3, #24]
 8001cae:	23c0      	movs	r3, #192	; 0xc0
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	d004      	beq.n	8001cc0 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	0018      	movs	r0, r3
 8001cba:	f000 fab3 	bl	8002224 <HAL_TIM_IC_CaptureCallback>
 8001cbe:	e007      	b.n	8001cd0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	0018      	movs	r0, r3
 8001cc4:	f000 faa6 	bl	8002214 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	0018      	movs	r0, r3
 8001ccc:	f000 fab2 	bl	8002234 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	691b      	ldr	r3, [r3, #16]
 8001cdc:	2208      	movs	r2, #8
 8001cde:	4013      	ands	r3, r2
 8001ce0:	2b08      	cmp	r3, #8
 8001ce2:	d124      	bne.n	8001d2e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	2208      	movs	r2, #8
 8001cec:	4013      	ands	r3, r2
 8001cee:	2b08      	cmp	r3, #8
 8001cf0:	d11d      	bne.n	8001d2e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	2209      	movs	r2, #9
 8001cf8:	4252      	negs	r2, r2
 8001cfa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2204      	movs	r2, #4
 8001d00:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	69db      	ldr	r3, [r3, #28]
 8001d08:	2203      	movs	r2, #3
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	d004      	beq.n	8001d18 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	0018      	movs	r0, r3
 8001d12:	f000 fa87 	bl	8002224 <HAL_TIM_IC_CaptureCallback>
 8001d16:	e007      	b.n	8001d28 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	0018      	movs	r0, r3
 8001d1c:	f000 fa7a 	bl	8002214 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	0018      	movs	r0, r3
 8001d24:	f000 fa86 	bl	8002234 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	691b      	ldr	r3, [r3, #16]
 8001d34:	2210      	movs	r2, #16
 8001d36:	4013      	ands	r3, r2
 8001d38:	2b10      	cmp	r3, #16
 8001d3a:	d125      	bne.n	8001d88 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	68db      	ldr	r3, [r3, #12]
 8001d42:	2210      	movs	r2, #16
 8001d44:	4013      	ands	r3, r2
 8001d46:	2b10      	cmp	r3, #16
 8001d48:	d11e      	bne.n	8001d88 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	2211      	movs	r2, #17
 8001d50:	4252      	negs	r2, r2
 8001d52:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2208      	movs	r2, #8
 8001d58:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	69da      	ldr	r2, [r3, #28]
 8001d60:	23c0      	movs	r3, #192	; 0xc0
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	4013      	ands	r3, r2
 8001d66:	d004      	beq.n	8001d72 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	0018      	movs	r0, r3
 8001d6c:	f000 fa5a 	bl	8002224 <HAL_TIM_IC_CaptureCallback>
 8001d70:	e007      	b.n	8001d82 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	0018      	movs	r0, r3
 8001d76:	f000 fa4d 	bl	8002214 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	0018      	movs	r0, r3
 8001d7e:	f000 fa59 	bl	8002234 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2200      	movs	r2, #0
 8001d86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	691b      	ldr	r3, [r3, #16]
 8001d8e:	2201      	movs	r2, #1
 8001d90:	4013      	ands	r3, r2
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d10f      	bne.n	8001db6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	4013      	ands	r3, r2
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d108      	bne.n	8001db6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	2202      	movs	r2, #2
 8001daa:	4252      	negs	r2, r2
 8001dac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	0018      	movs	r0, r3
 8001db2:	f000 fa27 	bl	8002204 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	691b      	ldr	r3, [r3, #16]
 8001dbc:	2280      	movs	r2, #128	; 0x80
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	2b80      	cmp	r3, #128	; 0x80
 8001dc2:	d10f      	bne.n	8001de4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	68db      	ldr	r3, [r3, #12]
 8001dca:	2280      	movs	r2, #128	; 0x80
 8001dcc:	4013      	ands	r3, r2
 8001dce:	2b80      	cmp	r3, #128	; 0x80
 8001dd0:	d108      	bne.n	8001de4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	2281      	movs	r2, #129	; 0x81
 8001dd8:	4252      	negs	r2, r2
 8001dda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	0018      	movs	r0, r3
 8001de0:	f000 fec4 	bl	8002b6c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	691a      	ldr	r2, [r3, #16]
 8001dea:	2380      	movs	r3, #128	; 0x80
 8001dec:	005b      	lsls	r3, r3, #1
 8001dee:	401a      	ands	r2, r3
 8001df0:	2380      	movs	r3, #128	; 0x80
 8001df2:	005b      	lsls	r3, r3, #1
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d10e      	bne.n	8001e16 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	2280      	movs	r2, #128	; 0x80
 8001e00:	4013      	ands	r3, r2
 8001e02:	2b80      	cmp	r3, #128	; 0x80
 8001e04:	d107      	bne.n	8001e16 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a1c      	ldr	r2, [pc, #112]	; (8001e7c <HAL_TIM_IRQHandler+0x260>)
 8001e0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	0018      	movs	r0, r3
 8001e12:	f000 feb3 	bl	8002b7c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	691b      	ldr	r3, [r3, #16]
 8001e1c:	2240      	movs	r2, #64	; 0x40
 8001e1e:	4013      	ands	r3, r2
 8001e20:	2b40      	cmp	r3, #64	; 0x40
 8001e22:	d10f      	bne.n	8001e44 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	68db      	ldr	r3, [r3, #12]
 8001e2a:	2240      	movs	r2, #64	; 0x40
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	2b40      	cmp	r3, #64	; 0x40
 8001e30:	d108      	bne.n	8001e44 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	2241      	movs	r2, #65	; 0x41
 8001e38:	4252      	negs	r2, r2
 8001e3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	0018      	movs	r0, r3
 8001e40:	f000 fa00 	bl	8002244 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	691b      	ldr	r3, [r3, #16]
 8001e4a:	2220      	movs	r2, #32
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	2b20      	cmp	r3, #32
 8001e50:	d10f      	bne.n	8001e72 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	2220      	movs	r2, #32
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	2b20      	cmp	r3, #32
 8001e5e:	d108      	bne.n	8001e72 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	2221      	movs	r2, #33	; 0x21
 8001e66:	4252      	negs	r2, r2
 8001e68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	0018      	movs	r0, r3
 8001e6e:	f000 fe75 	bl	8002b5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e72:	46c0      	nop			; (mov r8, r8)
 8001e74:	46bd      	mov	sp, r7
 8001e76:	b002      	add	sp, #8
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	46c0      	nop			; (mov r8, r8)
 8001e7c:	fffffeff 	.word	0xfffffeff

08001e80 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b084      	sub	sp, #16
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	223c      	movs	r2, #60	; 0x3c
 8001e90:	5c9b      	ldrb	r3, [r3, r2]
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d101      	bne.n	8001e9a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8001e96:	2302      	movs	r3, #2
 8001e98:	e0df      	b.n	800205a <HAL_TIM_PWM_ConfigChannel+0x1da>
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	223c      	movs	r2, #60	; 0x3c
 8001e9e:	2101      	movs	r1, #1
 8001ea0:	5499      	strb	r1, [r3, r2]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2b14      	cmp	r3, #20
 8001ea6:	d900      	bls.n	8001eaa <HAL_TIM_PWM_ConfigChannel+0x2a>
 8001ea8:	e0d1      	b.n	800204e <HAL_TIM_PWM_ConfigChannel+0x1ce>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	009a      	lsls	r2, r3, #2
 8001eae:	4b6d      	ldr	r3, [pc, #436]	; (8002064 <HAL_TIM_PWM_ConfigChannel+0x1e4>)
 8001eb0:	18d3      	adds	r3, r2, r3
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	68ba      	ldr	r2, [r7, #8]
 8001ebc:	0011      	movs	r1, r2
 8001ebe:	0018      	movs	r0, r3
 8001ec0:	f000 fa52 	bl	8002368 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	699a      	ldr	r2, [r3, #24]
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2108      	movs	r1, #8
 8001ed0:	430a      	orrs	r2, r1
 8001ed2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	699a      	ldr	r2, [r3, #24]
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	2104      	movs	r1, #4
 8001ee0:	438a      	bics	r2, r1
 8001ee2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	6999      	ldr	r1, [r3, #24]
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	691a      	ldr	r2, [r3, #16]
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	430a      	orrs	r2, r1
 8001ef4:	619a      	str	r2, [r3, #24]
      break;
 8001ef6:	e0ab      	b.n	8002050 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	68ba      	ldr	r2, [r7, #8]
 8001efe:	0011      	movs	r1, r2
 8001f00:	0018      	movs	r0, r3
 8001f02:	f000 fabb 	bl	800247c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	699a      	ldr	r2, [r3, #24]
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	2180      	movs	r1, #128	; 0x80
 8001f12:	0109      	lsls	r1, r1, #4
 8001f14:	430a      	orrs	r2, r1
 8001f16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	699a      	ldr	r2, [r3, #24]
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4951      	ldr	r1, [pc, #324]	; (8002068 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 8001f24:	400a      	ands	r2, r1
 8001f26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	6999      	ldr	r1, [r3, #24]
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	691b      	ldr	r3, [r3, #16]
 8001f32:	021a      	lsls	r2, r3, #8
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	430a      	orrs	r2, r1
 8001f3a:	619a      	str	r2, [r3, #24]
      break;
 8001f3c:	e088      	b.n	8002050 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	68ba      	ldr	r2, [r7, #8]
 8001f44:	0011      	movs	r1, r2
 8001f46:	0018      	movs	r0, r3
 8001f48:	f000 fb1c 	bl	8002584 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	69da      	ldr	r2, [r3, #28]
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	2108      	movs	r1, #8
 8001f58:	430a      	orrs	r2, r1
 8001f5a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	69da      	ldr	r2, [r3, #28]
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	2104      	movs	r1, #4
 8001f68:	438a      	bics	r2, r1
 8001f6a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	69d9      	ldr	r1, [r3, #28]
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	691a      	ldr	r2, [r3, #16]
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	430a      	orrs	r2, r1
 8001f7c:	61da      	str	r2, [r3, #28]
      break;
 8001f7e:	e067      	b.n	8002050 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	68ba      	ldr	r2, [r7, #8]
 8001f86:	0011      	movs	r1, r2
 8001f88:	0018      	movs	r0, r3
 8001f8a:	f000 fb83 	bl	8002694 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	69da      	ldr	r2, [r3, #28]
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	2180      	movs	r1, #128	; 0x80
 8001f9a:	0109      	lsls	r1, r1, #4
 8001f9c:	430a      	orrs	r2, r1
 8001f9e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	69da      	ldr	r2, [r3, #28]
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	492f      	ldr	r1, [pc, #188]	; (8002068 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 8001fac:	400a      	ands	r2, r1
 8001fae:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	69d9      	ldr	r1, [r3, #28]
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	691b      	ldr	r3, [r3, #16]
 8001fba:	021a      	lsls	r2, r3, #8
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	430a      	orrs	r2, r1
 8001fc2:	61da      	str	r2, [r3, #28]
      break;
 8001fc4:	e044      	b.n	8002050 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	68ba      	ldr	r2, [r7, #8]
 8001fcc:	0011      	movs	r1, r2
 8001fce:	0018      	movs	r0, r3
 8001fd0:	f000 fbca 	bl	8002768 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	2108      	movs	r1, #8
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2104      	movs	r1, #4
 8001ff0:	438a      	bics	r2, r1
 8001ff2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	691a      	ldr	r2, [r3, #16]
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	430a      	orrs	r2, r1
 8002004:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002006:	e023      	b.n	8002050 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	68ba      	ldr	r2, [r7, #8]
 800200e:	0011      	movs	r1, r2
 8002010:	0018      	movs	r0, r3
 8002012:	f000 fc09 	bl	8002828 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2180      	movs	r1, #128	; 0x80
 8002022:	0109      	lsls	r1, r1, #4
 8002024:	430a      	orrs	r2, r1
 8002026:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	490d      	ldr	r1, [pc, #52]	; (8002068 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 8002034:	400a      	ands	r2, r1
 8002036:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800203e:	68bb      	ldr	r3, [r7, #8]
 8002040:	691b      	ldr	r3, [r3, #16]
 8002042:	021a      	lsls	r2, r3, #8
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	430a      	orrs	r2, r1
 800204a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800204c:	e000      	b.n	8002050 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    }

    default:
      break;
 800204e:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	223c      	movs	r2, #60	; 0x3c
 8002054:	2100      	movs	r1, #0
 8002056:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002058:	2300      	movs	r3, #0
}
 800205a:	0018      	movs	r0, r3
 800205c:	46bd      	mov	sp, r7
 800205e:	b004      	add	sp, #16
 8002060:	bd80      	pop	{r7, pc}
 8002062:	46c0      	nop			; (mov r8, r8)
 8002064:	08002c58 	.word	0x08002c58
 8002068:	fffffbff 	.word	0xfffffbff

0800206c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	223c      	movs	r2, #60	; 0x3c
 800207a:	5c9b      	ldrb	r3, [r3, r2]
 800207c:	2b01      	cmp	r3, #1
 800207e:	d101      	bne.n	8002084 <HAL_TIM_ConfigClockSource+0x18>
 8002080:	2302      	movs	r3, #2
 8002082:	e0b7      	b.n	80021f4 <HAL_TIM_ConfigClockSource+0x188>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	223c      	movs	r2, #60	; 0x3c
 8002088:	2101      	movs	r1, #1
 800208a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	223d      	movs	r2, #61	; 0x3d
 8002090:	2102      	movs	r1, #2
 8002092:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	4a57      	ldr	r2, [pc, #348]	; (80021fc <HAL_TIM_ConfigClockSource+0x190>)
 80020a0:	4013      	ands	r3, r2
 80020a2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	4a56      	ldr	r2, [pc, #344]	; (8002200 <HAL_TIM_ConfigClockSource+0x194>)
 80020a8:	4013      	ands	r3, r2
 80020aa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	68fa      	ldr	r2, [r7, #12]
 80020b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	2280      	movs	r2, #128	; 0x80
 80020ba:	0192      	lsls	r2, r2, #6
 80020bc:	4293      	cmp	r3, r2
 80020be:	d040      	beq.n	8002142 <HAL_TIM_ConfigClockSource+0xd6>
 80020c0:	2280      	movs	r2, #128	; 0x80
 80020c2:	0192      	lsls	r2, r2, #6
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d900      	bls.n	80020ca <HAL_TIM_ConfigClockSource+0x5e>
 80020c8:	e088      	b.n	80021dc <HAL_TIM_ConfigClockSource+0x170>
 80020ca:	2280      	movs	r2, #128	; 0x80
 80020cc:	0152      	lsls	r2, r2, #5
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d100      	bne.n	80020d4 <HAL_TIM_ConfigClockSource+0x68>
 80020d2:	e085      	b.n	80021e0 <HAL_TIM_ConfigClockSource+0x174>
 80020d4:	2280      	movs	r2, #128	; 0x80
 80020d6:	0152      	lsls	r2, r2, #5
 80020d8:	4293      	cmp	r3, r2
 80020da:	d900      	bls.n	80020de <HAL_TIM_ConfigClockSource+0x72>
 80020dc:	e07e      	b.n	80021dc <HAL_TIM_ConfigClockSource+0x170>
 80020de:	2b70      	cmp	r3, #112	; 0x70
 80020e0:	d018      	beq.n	8002114 <HAL_TIM_ConfigClockSource+0xa8>
 80020e2:	d900      	bls.n	80020e6 <HAL_TIM_ConfigClockSource+0x7a>
 80020e4:	e07a      	b.n	80021dc <HAL_TIM_ConfigClockSource+0x170>
 80020e6:	2b60      	cmp	r3, #96	; 0x60
 80020e8:	d04f      	beq.n	800218a <HAL_TIM_ConfigClockSource+0x11e>
 80020ea:	d900      	bls.n	80020ee <HAL_TIM_ConfigClockSource+0x82>
 80020ec:	e076      	b.n	80021dc <HAL_TIM_ConfigClockSource+0x170>
 80020ee:	2b50      	cmp	r3, #80	; 0x50
 80020f0:	d03b      	beq.n	800216a <HAL_TIM_ConfigClockSource+0xfe>
 80020f2:	d900      	bls.n	80020f6 <HAL_TIM_ConfigClockSource+0x8a>
 80020f4:	e072      	b.n	80021dc <HAL_TIM_ConfigClockSource+0x170>
 80020f6:	2b40      	cmp	r3, #64	; 0x40
 80020f8:	d057      	beq.n	80021aa <HAL_TIM_ConfigClockSource+0x13e>
 80020fa:	d900      	bls.n	80020fe <HAL_TIM_ConfigClockSource+0x92>
 80020fc:	e06e      	b.n	80021dc <HAL_TIM_ConfigClockSource+0x170>
 80020fe:	2b30      	cmp	r3, #48	; 0x30
 8002100:	d063      	beq.n	80021ca <HAL_TIM_ConfigClockSource+0x15e>
 8002102:	d86b      	bhi.n	80021dc <HAL_TIM_ConfigClockSource+0x170>
 8002104:	2b20      	cmp	r3, #32
 8002106:	d060      	beq.n	80021ca <HAL_TIM_ConfigClockSource+0x15e>
 8002108:	d868      	bhi.n	80021dc <HAL_TIM_ConfigClockSource+0x170>
 800210a:	2b00      	cmp	r3, #0
 800210c:	d05d      	beq.n	80021ca <HAL_TIM_ConfigClockSource+0x15e>
 800210e:	2b10      	cmp	r3, #16
 8002110:	d05b      	beq.n	80021ca <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002112:	e063      	b.n	80021dc <HAL_TIM_ConfigClockSource+0x170>
      TIM_ETR_SetConfig(htim->Instance,
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6818      	ldr	r0, [r3, #0]
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	6899      	ldr	r1, [r3, #8]
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	685a      	ldr	r2, [r3, #4]
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	f000 fc60 	bl	80029e8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2277      	movs	r2, #119	; 0x77
 8002134:	4313      	orrs	r3, r2
 8002136:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	68fa      	ldr	r2, [r7, #12]
 800213e:	609a      	str	r2, [r3, #8]
      break;
 8002140:	e04f      	b.n	80021e2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6818      	ldr	r0, [r3, #0]
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	6899      	ldr	r1, [r3, #8]
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	685a      	ldr	r2, [r3, #4]
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	68db      	ldr	r3, [r3, #12]
 8002152:	f000 fc49 	bl	80029e8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	689a      	ldr	r2, [r3, #8]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2180      	movs	r1, #128	; 0x80
 8002162:	01c9      	lsls	r1, r1, #7
 8002164:	430a      	orrs	r2, r1
 8002166:	609a      	str	r2, [r3, #8]
      break;
 8002168:	e03b      	b.n	80021e2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6818      	ldr	r0, [r3, #0]
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	6859      	ldr	r1, [r3, #4]
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	68db      	ldr	r3, [r3, #12]
 8002176:	001a      	movs	r2, r3
 8002178:	f000 fbba 	bl	80028f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	2150      	movs	r1, #80	; 0x50
 8002182:	0018      	movs	r0, r3
 8002184:	f000 fc14 	bl	80029b0 <TIM_ITRx_SetConfig>
      break;
 8002188:	e02b      	b.n	80021e2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6818      	ldr	r0, [r3, #0]
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	6859      	ldr	r1, [r3, #4]
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	68db      	ldr	r3, [r3, #12]
 8002196:	001a      	movs	r2, r3
 8002198:	f000 fbd8 	bl	800294c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	2160      	movs	r1, #96	; 0x60
 80021a2:	0018      	movs	r0, r3
 80021a4:	f000 fc04 	bl	80029b0 <TIM_ITRx_SetConfig>
      break;
 80021a8:	e01b      	b.n	80021e2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6818      	ldr	r0, [r3, #0]
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	6859      	ldr	r1, [r3, #4]
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	001a      	movs	r2, r3
 80021b8:	f000 fb9a 	bl	80028f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2140      	movs	r1, #64	; 0x40
 80021c2:	0018      	movs	r0, r3
 80021c4:	f000 fbf4 	bl	80029b0 <TIM_ITRx_SetConfig>
      break;
 80021c8:	e00b      	b.n	80021e2 <HAL_TIM_ConfigClockSource+0x176>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	0019      	movs	r1, r3
 80021d4:	0010      	movs	r0, r2
 80021d6:	f000 fbeb 	bl	80029b0 <TIM_ITRx_SetConfig>
        break;
 80021da:	e002      	b.n	80021e2 <HAL_TIM_ConfigClockSource+0x176>
      break;
 80021dc:	46c0      	nop			; (mov r8, r8)
 80021de:	e000      	b.n	80021e2 <HAL_TIM_ConfigClockSource+0x176>
      break;
 80021e0:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	223d      	movs	r2, #61	; 0x3d
 80021e6:	2101      	movs	r1, #1
 80021e8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	223c      	movs	r2, #60	; 0x3c
 80021ee:	2100      	movs	r1, #0
 80021f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80021f2:	2300      	movs	r3, #0
}
 80021f4:	0018      	movs	r0, r3
 80021f6:	46bd      	mov	sp, r7
 80021f8:	b004      	add	sp, #16
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	ffceff88 	.word	0xffceff88
 8002200:	ffff00ff 	.word	0xffff00ff

08002204 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800220c:	46c0      	nop			; (mov r8, r8)
 800220e:	46bd      	mov	sp, r7
 8002210:	b002      	add	sp, #8
 8002212:	bd80      	pop	{r7, pc}

08002214 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800221c:	46c0      	nop			; (mov r8, r8)
 800221e:	46bd      	mov	sp, r7
 8002220:	b002      	add	sp, #8
 8002222:	bd80      	pop	{r7, pc}

08002224 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b082      	sub	sp, #8
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800222c:	46c0      	nop			; (mov r8, r8)
 800222e:	46bd      	mov	sp, r7
 8002230:	b002      	add	sp, #8
 8002232:	bd80      	pop	{r7, pc}

08002234 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800223c:	46c0      	nop			; (mov r8, r8)
 800223e:	46bd      	mov	sp, r7
 8002240:	b002      	add	sp, #8
 8002242:	bd80      	pop	{r7, pc}

08002244 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b082      	sub	sp, #8
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800224c:	46c0      	nop			; (mov r8, r8)
 800224e:	46bd      	mov	sp, r7
 8002250:	b002      	add	sp, #8
 8002252:	bd80      	pop	{r7, pc}

08002254 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	4a38      	ldr	r2, [pc, #224]	; (8002348 <TIM_Base_SetConfig+0xf4>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d00c      	beq.n	8002286 <TIM_Base_SetConfig+0x32>
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	2380      	movs	r3, #128	; 0x80
 8002270:	05db      	lsls	r3, r3, #23
 8002272:	429a      	cmp	r2, r3
 8002274:	d007      	beq.n	8002286 <TIM_Base_SetConfig+0x32>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a34      	ldr	r2, [pc, #208]	; (800234c <TIM_Base_SetConfig+0xf8>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d003      	beq.n	8002286 <TIM_Base_SetConfig+0x32>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a33      	ldr	r2, [pc, #204]	; (8002350 <TIM_Base_SetConfig+0xfc>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d108      	bne.n	8002298 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2270      	movs	r2, #112	; 0x70
 800228a:	4393      	bics	r3, r2
 800228c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	68fa      	ldr	r2, [r7, #12]
 8002294:	4313      	orrs	r3, r2
 8002296:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	4a2b      	ldr	r2, [pc, #172]	; (8002348 <TIM_Base_SetConfig+0xf4>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d01c      	beq.n	80022da <TIM_Base_SetConfig+0x86>
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	2380      	movs	r3, #128	; 0x80
 80022a4:	05db      	lsls	r3, r3, #23
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d017      	beq.n	80022da <TIM_Base_SetConfig+0x86>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a27      	ldr	r2, [pc, #156]	; (800234c <TIM_Base_SetConfig+0xf8>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d013      	beq.n	80022da <TIM_Base_SetConfig+0x86>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4a26      	ldr	r2, [pc, #152]	; (8002350 <TIM_Base_SetConfig+0xfc>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d00f      	beq.n	80022da <TIM_Base_SetConfig+0x86>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4a25      	ldr	r2, [pc, #148]	; (8002354 <TIM_Base_SetConfig+0x100>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d00b      	beq.n	80022da <TIM_Base_SetConfig+0x86>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4a24      	ldr	r2, [pc, #144]	; (8002358 <TIM_Base_SetConfig+0x104>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d007      	beq.n	80022da <TIM_Base_SetConfig+0x86>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4a23      	ldr	r2, [pc, #140]	; (800235c <TIM_Base_SetConfig+0x108>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d003      	beq.n	80022da <TIM_Base_SetConfig+0x86>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4a22      	ldr	r2, [pc, #136]	; (8002360 <TIM_Base_SetConfig+0x10c>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d108      	bne.n	80022ec <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	4a21      	ldr	r2, [pc, #132]	; (8002364 <TIM_Base_SetConfig+0x110>)
 80022de:	4013      	ands	r3, r2
 80022e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	68db      	ldr	r3, [r3, #12]
 80022e6:	68fa      	ldr	r2, [r7, #12]
 80022e8:	4313      	orrs	r3, r2
 80022ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2280      	movs	r2, #128	; 0x80
 80022f0:	4393      	bics	r3, r2
 80022f2:	001a      	movs	r2, r3
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	695b      	ldr	r3, [r3, #20]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	68fa      	ldr	r2, [r7, #12]
 8002300:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	689a      	ldr	r2, [r3, #8]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4a0c      	ldr	r2, [pc, #48]	; (8002348 <TIM_Base_SetConfig+0xf4>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d00b      	beq.n	8002332 <TIM_Base_SetConfig+0xde>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4a0e      	ldr	r2, [pc, #56]	; (8002358 <TIM_Base_SetConfig+0x104>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d007      	beq.n	8002332 <TIM_Base_SetConfig+0xde>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a0d      	ldr	r2, [pc, #52]	; (800235c <TIM_Base_SetConfig+0x108>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d003      	beq.n	8002332 <TIM_Base_SetConfig+0xde>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a0c      	ldr	r2, [pc, #48]	; (8002360 <TIM_Base_SetConfig+0x10c>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d103      	bne.n	800233a <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	691a      	ldr	r2, [r3, #16]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2201      	movs	r2, #1
 800233e:	615a      	str	r2, [r3, #20]
}
 8002340:	46c0      	nop			; (mov r8, r8)
 8002342:	46bd      	mov	sp, r7
 8002344:	b004      	add	sp, #16
 8002346:	bd80      	pop	{r7, pc}
 8002348:	40012c00 	.word	0x40012c00
 800234c:	40000400 	.word	0x40000400
 8002350:	40000800 	.word	0x40000800
 8002354:	40002000 	.word	0x40002000
 8002358:	40014000 	.word	0x40014000
 800235c:	40014400 	.word	0x40014400
 8002360:	40014800 	.word	0x40014800
 8002364:	fffffcff 	.word	0xfffffcff

08002368 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b086      	sub	sp, #24
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6a1b      	ldr	r3, [r3, #32]
 8002376:	2201      	movs	r2, #1
 8002378:	4393      	bics	r3, r2
 800237a:	001a      	movs	r2, r3
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6a1b      	ldr	r3, [r3, #32]
 8002384:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	699b      	ldr	r3, [r3, #24]
 8002390:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	4a32      	ldr	r2, [pc, #200]	; (8002460 <TIM_OC1_SetConfig+0xf8>)
 8002396:	4013      	ands	r3, r2
 8002398:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	2203      	movs	r2, #3
 800239e:	4393      	bics	r3, r2
 80023a0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	68fa      	ldr	r2, [r7, #12]
 80023a8:	4313      	orrs	r3, r2
 80023aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	2202      	movs	r2, #2
 80023b0:	4393      	bics	r3, r2
 80023b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	697a      	ldr	r2, [r7, #20]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a28      	ldr	r2, [pc, #160]	; (8002464 <TIM_OC1_SetConfig+0xfc>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d00b      	beq.n	80023de <TIM_OC1_SetConfig+0x76>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a27      	ldr	r2, [pc, #156]	; (8002468 <TIM_OC1_SetConfig+0x100>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d007      	beq.n	80023de <TIM_OC1_SetConfig+0x76>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a26      	ldr	r2, [pc, #152]	; (800246c <TIM_OC1_SetConfig+0x104>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d003      	beq.n	80023de <TIM_OC1_SetConfig+0x76>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a25      	ldr	r2, [pc, #148]	; (8002470 <TIM_OC1_SetConfig+0x108>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d10c      	bne.n	80023f8 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	2208      	movs	r2, #8
 80023e2:	4393      	bics	r3, r2
 80023e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	697a      	ldr	r2, [r7, #20]
 80023ec:	4313      	orrs	r3, r2
 80023ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	2204      	movs	r2, #4
 80023f4:	4393      	bics	r3, r2
 80023f6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	4a1a      	ldr	r2, [pc, #104]	; (8002464 <TIM_OC1_SetConfig+0xfc>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d00b      	beq.n	8002418 <TIM_OC1_SetConfig+0xb0>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	4a19      	ldr	r2, [pc, #100]	; (8002468 <TIM_OC1_SetConfig+0x100>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d007      	beq.n	8002418 <TIM_OC1_SetConfig+0xb0>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	4a18      	ldr	r2, [pc, #96]	; (800246c <TIM_OC1_SetConfig+0x104>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d003      	beq.n	8002418 <TIM_OC1_SetConfig+0xb0>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	4a17      	ldr	r2, [pc, #92]	; (8002470 <TIM_OC1_SetConfig+0x108>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d111      	bne.n	800243c <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	4a16      	ldr	r2, [pc, #88]	; (8002474 <TIM_OC1_SetConfig+0x10c>)
 800241c:	4013      	ands	r3, r2
 800241e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	4a15      	ldr	r2, [pc, #84]	; (8002478 <TIM_OC1_SetConfig+0x110>)
 8002424:	4013      	ands	r3, r2
 8002426:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	695b      	ldr	r3, [r3, #20]
 800242c:	693a      	ldr	r2, [r7, #16]
 800242e:	4313      	orrs	r3, r2
 8002430:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	699b      	ldr	r3, [r3, #24]
 8002436:	693a      	ldr	r2, [r7, #16]
 8002438:	4313      	orrs	r3, r2
 800243a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	693a      	ldr	r2, [r7, #16]
 8002440:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	68fa      	ldr	r2, [r7, #12]
 8002446:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685a      	ldr	r2, [r3, #4]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	697a      	ldr	r2, [r7, #20]
 8002454:	621a      	str	r2, [r3, #32]
}
 8002456:	46c0      	nop			; (mov r8, r8)
 8002458:	46bd      	mov	sp, r7
 800245a:	b006      	add	sp, #24
 800245c:	bd80      	pop	{r7, pc}
 800245e:	46c0      	nop			; (mov r8, r8)
 8002460:	fffeff8f 	.word	0xfffeff8f
 8002464:	40012c00 	.word	0x40012c00
 8002468:	40014000 	.word	0x40014000
 800246c:	40014400 	.word	0x40014400
 8002470:	40014800 	.word	0x40014800
 8002474:	fffffeff 	.word	0xfffffeff
 8002478:	fffffdff 	.word	0xfffffdff

0800247c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b086      	sub	sp, #24
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a1b      	ldr	r3, [r3, #32]
 800248a:	2210      	movs	r2, #16
 800248c:	4393      	bics	r3, r2
 800248e:	001a      	movs	r2, r3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6a1b      	ldr	r3, [r3, #32]
 8002498:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	699b      	ldr	r3, [r3, #24]
 80024a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	4a2e      	ldr	r2, [pc, #184]	; (8002564 <TIM_OC2_SetConfig+0xe8>)
 80024aa:	4013      	ands	r3, r2
 80024ac:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	4a2d      	ldr	r2, [pc, #180]	; (8002568 <TIM_OC2_SetConfig+0xec>)
 80024b2:	4013      	ands	r3, r2
 80024b4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	021b      	lsls	r3, r3, #8
 80024bc:	68fa      	ldr	r2, [r7, #12]
 80024be:	4313      	orrs	r3, r2
 80024c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	2220      	movs	r2, #32
 80024c6:	4393      	bics	r3, r2
 80024c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	011b      	lsls	r3, r3, #4
 80024d0:	697a      	ldr	r2, [r7, #20]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a24      	ldr	r2, [pc, #144]	; (800256c <TIM_OC2_SetConfig+0xf0>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d10d      	bne.n	80024fa <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	2280      	movs	r2, #128	; 0x80
 80024e2:	4393      	bics	r3, r2
 80024e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	011b      	lsls	r3, r3, #4
 80024ec:	697a      	ldr	r2, [r7, #20]
 80024ee:	4313      	orrs	r3, r2
 80024f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	2240      	movs	r2, #64	; 0x40
 80024f6:	4393      	bics	r3, r2
 80024f8:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4a1b      	ldr	r2, [pc, #108]	; (800256c <TIM_OC2_SetConfig+0xf0>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d00b      	beq.n	800251a <TIM_OC2_SetConfig+0x9e>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a1a      	ldr	r2, [pc, #104]	; (8002570 <TIM_OC2_SetConfig+0xf4>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d007      	beq.n	800251a <TIM_OC2_SetConfig+0x9e>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a19      	ldr	r2, [pc, #100]	; (8002574 <TIM_OC2_SetConfig+0xf8>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d003      	beq.n	800251a <TIM_OC2_SetConfig+0x9e>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4a18      	ldr	r2, [pc, #96]	; (8002578 <TIM_OC2_SetConfig+0xfc>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d113      	bne.n	8002542 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	4a17      	ldr	r2, [pc, #92]	; (800257c <TIM_OC2_SetConfig+0x100>)
 800251e:	4013      	ands	r3, r2
 8002520:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	4a16      	ldr	r2, [pc, #88]	; (8002580 <TIM_OC2_SetConfig+0x104>)
 8002526:	4013      	ands	r3, r2
 8002528:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	695b      	ldr	r3, [r3, #20]
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	4313      	orrs	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	699b      	ldr	r3, [r3, #24]
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	693a      	ldr	r2, [r7, #16]
 800253e:	4313      	orrs	r3, r2
 8002540:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	693a      	ldr	r2, [r7, #16]
 8002546:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	68fa      	ldr	r2, [r7, #12]
 800254c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	685a      	ldr	r2, [r3, #4]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	697a      	ldr	r2, [r7, #20]
 800255a:	621a      	str	r2, [r3, #32]
}
 800255c:	46c0      	nop			; (mov r8, r8)
 800255e:	46bd      	mov	sp, r7
 8002560:	b006      	add	sp, #24
 8002562:	bd80      	pop	{r7, pc}
 8002564:	feff8fff 	.word	0xfeff8fff
 8002568:	fffffcff 	.word	0xfffffcff
 800256c:	40012c00 	.word	0x40012c00
 8002570:	40014000 	.word	0x40014000
 8002574:	40014400 	.word	0x40014400
 8002578:	40014800 	.word	0x40014800
 800257c:	fffffbff 	.word	0xfffffbff
 8002580:	fffff7ff 	.word	0xfffff7ff

08002584 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b086      	sub	sp, #24
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6a1b      	ldr	r3, [r3, #32]
 8002592:	4a35      	ldr	r2, [pc, #212]	; (8002668 <TIM_OC3_SetConfig+0xe4>)
 8002594:	401a      	ands	r2, r3
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6a1b      	ldr	r3, [r3, #32]
 800259e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	69db      	ldr	r3, [r3, #28]
 80025aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	4a2f      	ldr	r2, [pc, #188]	; (800266c <TIM_OC3_SetConfig+0xe8>)
 80025b0:	4013      	ands	r3, r2
 80025b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2203      	movs	r2, #3
 80025b8:	4393      	bics	r3, r2
 80025ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	68fa      	ldr	r2, [r7, #12]
 80025c2:	4313      	orrs	r3, r2
 80025c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	4a29      	ldr	r2, [pc, #164]	; (8002670 <TIM_OC3_SetConfig+0xec>)
 80025ca:	4013      	ands	r3, r2
 80025cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	021b      	lsls	r3, r3, #8
 80025d4:	697a      	ldr	r2, [r7, #20]
 80025d6:	4313      	orrs	r3, r2
 80025d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4a25      	ldr	r2, [pc, #148]	; (8002674 <TIM_OC3_SetConfig+0xf0>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d10d      	bne.n	80025fe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	4a24      	ldr	r2, [pc, #144]	; (8002678 <TIM_OC3_SetConfig+0xf4>)
 80025e6:	4013      	ands	r3, r2
 80025e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	68db      	ldr	r3, [r3, #12]
 80025ee:	021b      	lsls	r3, r3, #8
 80025f0:	697a      	ldr	r2, [r7, #20]
 80025f2:	4313      	orrs	r3, r2
 80025f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	4a20      	ldr	r2, [pc, #128]	; (800267c <TIM_OC3_SetConfig+0xf8>)
 80025fa:	4013      	ands	r3, r2
 80025fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4a1c      	ldr	r2, [pc, #112]	; (8002674 <TIM_OC3_SetConfig+0xf0>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d00b      	beq.n	800261e <TIM_OC3_SetConfig+0x9a>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4a1d      	ldr	r2, [pc, #116]	; (8002680 <TIM_OC3_SetConfig+0xfc>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d007      	beq.n	800261e <TIM_OC3_SetConfig+0x9a>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a1c      	ldr	r2, [pc, #112]	; (8002684 <TIM_OC3_SetConfig+0x100>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d003      	beq.n	800261e <TIM_OC3_SetConfig+0x9a>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a1b      	ldr	r2, [pc, #108]	; (8002688 <TIM_OC3_SetConfig+0x104>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d113      	bne.n	8002646 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	4a1a      	ldr	r2, [pc, #104]	; (800268c <TIM_OC3_SetConfig+0x108>)
 8002622:	4013      	ands	r3, r2
 8002624:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	4a19      	ldr	r2, [pc, #100]	; (8002690 <TIM_OC3_SetConfig+0x10c>)
 800262a:	4013      	ands	r3, r2
 800262c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	695b      	ldr	r3, [r3, #20]
 8002632:	011b      	lsls	r3, r3, #4
 8002634:	693a      	ldr	r2, [r7, #16]
 8002636:	4313      	orrs	r3, r2
 8002638:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	699b      	ldr	r3, [r3, #24]
 800263e:	011b      	lsls	r3, r3, #4
 8002640:	693a      	ldr	r2, [r7, #16]
 8002642:	4313      	orrs	r3, r2
 8002644:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	693a      	ldr	r2, [r7, #16]
 800264a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	68fa      	ldr	r2, [r7, #12]
 8002650:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	685a      	ldr	r2, [r3, #4]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	697a      	ldr	r2, [r7, #20]
 800265e:	621a      	str	r2, [r3, #32]
}
 8002660:	46c0      	nop			; (mov r8, r8)
 8002662:	46bd      	mov	sp, r7
 8002664:	b006      	add	sp, #24
 8002666:	bd80      	pop	{r7, pc}
 8002668:	fffffeff 	.word	0xfffffeff
 800266c:	fffeff8f 	.word	0xfffeff8f
 8002670:	fffffdff 	.word	0xfffffdff
 8002674:	40012c00 	.word	0x40012c00
 8002678:	fffff7ff 	.word	0xfffff7ff
 800267c:	fffffbff 	.word	0xfffffbff
 8002680:	40014000 	.word	0x40014000
 8002684:	40014400 	.word	0x40014400
 8002688:	40014800 	.word	0x40014800
 800268c:	ffffefff 	.word	0xffffefff
 8002690:	ffffdfff 	.word	0xffffdfff

08002694 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b086      	sub	sp, #24
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6a1b      	ldr	r3, [r3, #32]
 80026a2:	4a28      	ldr	r2, [pc, #160]	; (8002744 <TIM_OC4_SetConfig+0xb0>)
 80026a4:	401a      	ands	r2, r3
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a1b      	ldr	r3, [r3, #32]
 80026ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	69db      	ldr	r3, [r3, #28]
 80026ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	4a22      	ldr	r2, [pc, #136]	; (8002748 <TIM_OC4_SetConfig+0xb4>)
 80026c0:	4013      	ands	r3, r2
 80026c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	4a21      	ldr	r2, [pc, #132]	; (800274c <TIM_OC4_SetConfig+0xb8>)
 80026c8:	4013      	ands	r3, r2
 80026ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	021b      	lsls	r3, r3, #8
 80026d2:	68fa      	ldr	r2, [r7, #12]
 80026d4:	4313      	orrs	r3, r2
 80026d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	4a1d      	ldr	r2, [pc, #116]	; (8002750 <TIM_OC4_SetConfig+0xbc>)
 80026dc:	4013      	ands	r3, r2
 80026de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	031b      	lsls	r3, r3, #12
 80026e6:	693a      	ldr	r2, [r7, #16]
 80026e8:	4313      	orrs	r3, r2
 80026ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	4a19      	ldr	r2, [pc, #100]	; (8002754 <TIM_OC4_SetConfig+0xc0>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d00b      	beq.n	800270c <TIM_OC4_SetConfig+0x78>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	4a18      	ldr	r2, [pc, #96]	; (8002758 <TIM_OC4_SetConfig+0xc4>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d007      	beq.n	800270c <TIM_OC4_SetConfig+0x78>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	4a17      	ldr	r2, [pc, #92]	; (800275c <TIM_OC4_SetConfig+0xc8>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d003      	beq.n	800270c <TIM_OC4_SetConfig+0x78>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	4a16      	ldr	r2, [pc, #88]	; (8002760 <TIM_OC4_SetConfig+0xcc>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d109      	bne.n	8002720 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	4a15      	ldr	r2, [pc, #84]	; (8002764 <TIM_OC4_SetConfig+0xd0>)
 8002710:	4013      	ands	r3, r2
 8002712:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	695b      	ldr	r3, [r3, #20]
 8002718:	019b      	lsls	r3, r3, #6
 800271a:	697a      	ldr	r2, [r7, #20]
 800271c:	4313      	orrs	r3, r2
 800271e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	697a      	ldr	r2, [r7, #20]
 8002724:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	68fa      	ldr	r2, [r7, #12]
 800272a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	685a      	ldr	r2, [r3, #4]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	693a      	ldr	r2, [r7, #16]
 8002738:	621a      	str	r2, [r3, #32]
}
 800273a:	46c0      	nop			; (mov r8, r8)
 800273c:	46bd      	mov	sp, r7
 800273e:	b006      	add	sp, #24
 8002740:	bd80      	pop	{r7, pc}
 8002742:	46c0      	nop			; (mov r8, r8)
 8002744:	ffffefff 	.word	0xffffefff
 8002748:	feff8fff 	.word	0xfeff8fff
 800274c:	fffffcff 	.word	0xfffffcff
 8002750:	ffffdfff 	.word	0xffffdfff
 8002754:	40012c00 	.word	0x40012c00
 8002758:	40014000 	.word	0x40014000
 800275c:	40014400 	.word	0x40014400
 8002760:	40014800 	.word	0x40014800
 8002764:	ffffbfff 	.word	0xffffbfff

08002768 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b086      	sub	sp, #24
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6a1b      	ldr	r3, [r3, #32]
 8002776:	4a25      	ldr	r2, [pc, #148]	; (800280c <TIM_OC5_SetConfig+0xa4>)
 8002778:	401a      	ands	r2, r3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6a1b      	ldr	r3, [r3, #32]
 8002782:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800278e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	4a1f      	ldr	r2, [pc, #124]	; (8002810 <TIM_OC5_SetConfig+0xa8>)
 8002794:	4013      	ands	r3, r2
 8002796:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	68fa      	ldr	r2, [r7, #12]
 800279e:	4313      	orrs	r3, r2
 80027a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	4a1b      	ldr	r2, [pc, #108]	; (8002814 <TIM_OC5_SetConfig+0xac>)
 80027a6:	4013      	ands	r3, r2
 80027a8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	041b      	lsls	r3, r3, #16
 80027b0:	693a      	ldr	r2, [r7, #16]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a17      	ldr	r2, [pc, #92]	; (8002818 <TIM_OC5_SetConfig+0xb0>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d00b      	beq.n	80027d6 <TIM_OC5_SetConfig+0x6e>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a16      	ldr	r2, [pc, #88]	; (800281c <TIM_OC5_SetConfig+0xb4>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d007      	beq.n	80027d6 <TIM_OC5_SetConfig+0x6e>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a15      	ldr	r2, [pc, #84]	; (8002820 <TIM_OC5_SetConfig+0xb8>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d003      	beq.n	80027d6 <TIM_OC5_SetConfig+0x6e>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a14      	ldr	r2, [pc, #80]	; (8002824 <TIM_OC5_SetConfig+0xbc>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d109      	bne.n	80027ea <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	4a0c      	ldr	r2, [pc, #48]	; (800280c <TIM_OC5_SetConfig+0xa4>)
 80027da:	4013      	ands	r3, r2
 80027dc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	695b      	ldr	r3, [r3, #20]
 80027e2:	021b      	lsls	r3, r3, #8
 80027e4:	697a      	ldr	r2, [r7, #20]
 80027e6:	4313      	orrs	r3, r2
 80027e8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	697a      	ldr	r2, [r7, #20]
 80027ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	68fa      	ldr	r2, [r7, #12]
 80027f4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	685a      	ldr	r2, [r3, #4]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	693a      	ldr	r2, [r7, #16]
 8002802:	621a      	str	r2, [r3, #32]
}
 8002804:	46c0      	nop			; (mov r8, r8)
 8002806:	46bd      	mov	sp, r7
 8002808:	b006      	add	sp, #24
 800280a:	bd80      	pop	{r7, pc}
 800280c:	fffeffff 	.word	0xfffeffff
 8002810:	fffeff8f 	.word	0xfffeff8f
 8002814:	fffdffff 	.word	0xfffdffff
 8002818:	40012c00 	.word	0x40012c00
 800281c:	40014000 	.word	0x40014000
 8002820:	40014400 	.word	0x40014400
 8002824:	40014800 	.word	0x40014800

08002828 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b086      	sub	sp, #24
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6a1b      	ldr	r3, [r3, #32]
 8002836:	4a26      	ldr	r2, [pc, #152]	; (80028d0 <TIM_OC6_SetConfig+0xa8>)
 8002838:	401a      	ands	r2, r3
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6a1b      	ldr	r3, [r3, #32]
 8002842:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800284e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	4a20      	ldr	r2, [pc, #128]	; (80028d4 <TIM_OC6_SetConfig+0xac>)
 8002854:	4013      	ands	r3, r2
 8002856:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	021b      	lsls	r3, r3, #8
 800285e:	68fa      	ldr	r2, [r7, #12]
 8002860:	4313      	orrs	r3, r2
 8002862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	4a1c      	ldr	r2, [pc, #112]	; (80028d8 <TIM_OC6_SetConfig+0xb0>)
 8002868:	4013      	ands	r3, r2
 800286a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	051b      	lsls	r3, r3, #20
 8002872:	693a      	ldr	r2, [r7, #16]
 8002874:	4313      	orrs	r3, r2
 8002876:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	4a18      	ldr	r2, [pc, #96]	; (80028dc <TIM_OC6_SetConfig+0xb4>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d00b      	beq.n	8002898 <TIM_OC6_SetConfig+0x70>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	4a17      	ldr	r2, [pc, #92]	; (80028e0 <TIM_OC6_SetConfig+0xb8>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d007      	beq.n	8002898 <TIM_OC6_SetConfig+0x70>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	4a16      	ldr	r2, [pc, #88]	; (80028e4 <TIM_OC6_SetConfig+0xbc>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d003      	beq.n	8002898 <TIM_OC6_SetConfig+0x70>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	4a15      	ldr	r2, [pc, #84]	; (80028e8 <TIM_OC6_SetConfig+0xc0>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d109      	bne.n	80028ac <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	4a14      	ldr	r2, [pc, #80]	; (80028ec <TIM_OC6_SetConfig+0xc4>)
 800289c:	4013      	ands	r3, r2
 800289e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	695b      	ldr	r3, [r3, #20]
 80028a4:	029b      	lsls	r3, r3, #10
 80028a6:	697a      	ldr	r2, [r7, #20]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	697a      	ldr	r2, [r7, #20]
 80028b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	68fa      	ldr	r2, [r7, #12]
 80028b6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685a      	ldr	r2, [r3, #4]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	693a      	ldr	r2, [r7, #16]
 80028c4:	621a      	str	r2, [r3, #32]
}
 80028c6:	46c0      	nop			; (mov r8, r8)
 80028c8:	46bd      	mov	sp, r7
 80028ca:	b006      	add	sp, #24
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	46c0      	nop			; (mov r8, r8)
 80028d0:	ffefffff 	.word	0xffefffff
 80028d4:	feff8fff 	.word	0xfeff8fff
 80028d8:	ffdfffff 	.word	0xffdfffff
 80028dc:	40012c00 	.word	0x40012c00
 80028e0:	40014000 	.word	0x40014000
 80028e4:	40014400 	.word	0x40014400
 80028e8:	40014800 	.word	0x40014800
 80028ec:	fffbffff 	.word	0xfffbffff

080028f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b086      	sub	sp, #24
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	60f8      	str	r0, [r7, #12]
 80028f8:	60b9      	str	r1, [r7, #8]
 80028fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	6a1b      	ldr	r3, [r3, #32]
 8002900:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	6a1b      	ldr	r3, [r3, #32]
 8002906:	2201      	movs	r2, #1
 8002908:	4393      	bics	r3, r2
 800290a:	001a      	movs	r2, r3
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	699b      	ldr	r3, [r3, #24]
 8002914:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	22f0      	movs	r2, #240	; 0xf0
 800291a:	4393      	bics	r3, r2
 800291c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	011b      	lsls	r3, r3, #4
 8002922:	693a      	ldr	r2, [r7, #16]
 8002924:	4313      	orrs	r3, r2
 8002926:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	220a      	movs	r2, #10
 800292c:	4393      	bics	r3, r2
 800292e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002930:	697a      	ldr	r2, [r7, #20]
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	4313      	orrs	r3, r2
 8002936:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	693a      	ldr	r2, [r7, #16]
 800293c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	697a      	ldr	r2, [r7, #20]
 8002942:	621a      	str	r2, [r3, #32]
}
 8002944:	46c0      	nop			; (mov r8, r8)
 8002946:	46bd      	mov	sp, r7
 8002948:	b006      	add	sp, #24
 800294a:	bd80      	pop	{r7, pc}

0800294c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b086      	sub	sp, #24
 8002950:	af00      	add	r7, sp, #0
 8002952:	60f8      	str	r0, [r7, #12]
 8002954:	60b9      	str	r1, [r7, #8]
 8002956:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6a1b      	ldr	r3, [r3, #32]
 800295c:	2210      	movs	r2, #16
 800295e:	4393      	bics	r3, r2
 8002960:	001a      	movs	r2, r3
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	699b      	ldr	r3, [r3, #24]
 800296a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	6a1b      	ldr	r3, [r3, #32]
 8002970:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	4a0d      	ldr	r2, [pc, #52]	; (80029ac <TIM_TI2_ConfigInputStage+0x60>)
 8002976:	4013      	ands	r3, r2
 8002978:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	031b      	lsls	r3, r3, #12
 800297e:	697a      	ldr	r2, [r7, #20]
 8002980:	4313      	orrs	r3, r2
 8002982:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	22a0      	movs	r2, #160	; 0xa0
 8002988:	4393      	bics	r3, r2
 800298a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	011b      	lsls	r3, r3, #4
 8002990:	693a      	ldr	r2, [r7, #16]
 8002992:	4313      	orrs	r3, r2
 8002994:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	697a      	ldr	r2, [r7, #20]
 800299a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	693a      	ldr	r2, [r7, #16]
 80029a0:	621a      	str	r2, [r3, #32]
}
 80029a2:	46c0      	nop			; (mov r8, r8)
 80029a4:	46bd      	mov	sp, r7
 80029a6:	b006      	add	sp, #24
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	46c0      	nop			; (mov r8, r8)
 80029ac:	ffff0fff 	.word	0xffff0fff

080029b0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	4a08      	ldr	r2, [pc, #32]	; (80029e4 <TIM_ITRx_SetConfig+0x34>)
 80029c4:	4013      	ands	r3, r2
 80029c6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80029c8:	683a      	ldr	r2, [r7, #0]
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	2207      	movs	r2, #7
 80029d0:	4313      	orrs	r3, r2
 80029d2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	68fa      	ldr	r2, [r7, #12]
 80029d8:	609a      	str	r2, [r3, #8]
}
 80029da:	46c0      	nop			; (mov r8, r8)
 80029dc:	46bd      	mov	sp, r7
 80029de:	b004      	add	sp, #16
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	46c0      	nop			; (mov r8, r8)
 80029e4:	ffcfff8f 	.word	0xffcfff8f

080029e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b086      	sub	sp, #24
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	60b9      	str	r1, [r7, #8]
 80029f2:	607a      	str	r2, [r7, #4]
 80029f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	4a09      	ldr	r2, [pc, #36]	; (8002a24 <TIM_ETR_SetConfig+0x3c>)
 8002a00:	4013      	ands	r3, r2
 8002a02:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	021a      	lsls	r2, r3, #8
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	431a      	orrs	r2, r3
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	697a      	ldr	r2, [r7, #20]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	697a      	ldr	r2, [r7, #20]
 8002a1a:	609a      	str	r2, [r3, #8]
}
 8002a1c:	46c0      	nop			; (mov r8, r8)
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	b006      	add	sp, #24
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	ffff00ff 	.word	0xffff00ff

08002a28 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b086      	sub	sp, #24
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	221f      	movs	r2, #31
 8002a38:	4013      	ands	r3, r2
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	409a      	lsls	r2, r3
 8002a3e:	0013      	movs	r3, r2
 8002a40:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	6a1b      	ldr	r3, [r3, #32]
 8002a46:	697a      	ldr	r2, [r7, #20]
 8002a48:	43d2      	mvns	r2, r2
 8002a4a:	401a      	ands	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6a1a      	ldr	r2, [r3, #32]
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	211f      	movs	r1, #31
 8002a58:	400b      	ands	r3, r1
 8002a5a:	6879      	ldr	r1, [r7, #4]
 8002a5c:	4099      	lsls	r1, r3
 8002a5e:	000b      	movs	r3, r1
 8002a60:	431a      	orrs	r2, r3
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	621a      	str	r2, [r3, #32]
}
 8002a66:	46c0      	nop			; (mov r8, r8)
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	b006      	add	sp, #24
 8002a6c:	bd80      	pop	{r7, pc}
	...

08002a70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b084      	sub	sp, #16
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	223c      	movs	r2, #60	; 0x3c
 8002a7e:	5c9b      	ldrb	r3, [r3, r2]
 8002a80:	2b01      	cmp	r3, #1
 8002a82:	d101      	bne.n	8002a88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002a84:	2302      	movs	r3, #2
 8002a86:	e05a      	b.n	8002b3e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	223c      	movs	r2, #60	; 0x3c
 8002a8c:	2101      	movs	r1, #1
 8002a8e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	223d      	movs	r2, #61	; 0x3d
 8002a94:	2102      	movs	r1, #2
 8002a96:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a26      	ldr	r2, [pc, #152]	; (8002b48 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d108      	bne.n	8002ac4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	4a25      	ldr	r2, [pc, #148]	; (8002b4c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	68fa      	ldr	r2, [r7, #12]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2270      	movs	r2, #112	; 0x70
 8002ac8:	4393      	bics	r3, r2
 8002aca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	68fa      	ldr	r2, [r7, #12]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	68fa      	ldr	r2, [r7, #12]
 8002adc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a19      	ldr	r2, [pc, #100]	; (8002b48 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d014      	beq.n	8002b12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	2380      	movs	r3, #128	; 0x80
 8002aee:	05db      	lsls	r3, r3, #23
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d00e      	beq.n	8002b12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a15      	ldr	r2, [pc, #84]	; (8002b50 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d009      	beq.n	8002b12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a14      	ldr	r2, [pc, #80]	; (8002b54 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d004      	beq.n	8002b12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a12      	ldr	r2, [pc, #72]	; (8002b58 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d10c      	bne.n	8002b2c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	2280      	movs	r2, #128	; 0x80
 8002b16:	4393      	bics	r3, r2
 8002b18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	68ba      	ldr	r2, [r7, #8]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	68ba      	ldr	r2, [r7, #8]
 8002b2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	223d      	movs	r2, #61	; 0x3d
 8002b30:	2101      	movs	r1, #1
 8002b32:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	223c      	movs	r2, #60	; 0x3c
 8002b38:	2100      	movs	r1, #0
 8002b3a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b3c:	2300      	movs	r3, #0
}
 8002b3e:	0018      	movs	r0, r3
 8002b40:	46bd      	mov	sp, r7
 8002b42:	b004      	add	sp, #16
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	46c0      	nop			; (mov r8, r8)
 8002b48:	40012c00 	.word	0x40012c00
 8002b4c:	ff0fffff 	.word	0xff0fffff
 8002b50:	40000400 	.word	0x40000400
 8002b54:	40000800 	.word	0x40000800
 8002b58:	40014000 	.word	0x40014000

08002b5c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b082      	sub	sp, #8
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002b64:	46c0      	nop			; (mov r8, r8)
 8002b66:	46bd      	mov	sp, r7
 8002b68:	b002      	add	sp, #8
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002b74:	46c0      	nop			; (mov r8, r8)
 8002b76:	46bd      	mov	sp, r7
 8002b78:	b002      	add	sp, #8
 8002b7a:	bd80      	pop	{r7, pc}

08002b7c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b082      	sub	sp, #8
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002b84:	46c0      	nop			; (mov r8, r8)
 8002b86:	46bd      	mov	sp, r7
 8002b88:	b002      	add	sp, #8
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <__libc_init_array>:
 8002b8c:	b570      	push	{r4, r5, r6, lr}
 8002b8e:	2600      	movs	r6, #0
 8002b90:	4d0c      	ldr	r5, [pc, #48]	; (8002bc4 <__libc_init_array+0x38>)
 8002b92:	4c0d      	ldr	r4, [pc, #52]	; (8002bc8 <__libc_init_array+0x3c>)
 8002b94:	1b64      	subs	r4, r4, r5
 8002b96:	10a4      	asrs	r4, r4, #2
 8002b98:	42a6      	cmp	r6, r4
 8002b9a:	d109      	bne.n	8002bb0 <__libc_init_array+0x24>
 8002b9c:	2600      	movs	r6, #0
 8002b9e:	f000 f821 	bl	8002be4 <_init>
 8002ba2:	4d0a      	ldr	r5, [pc, #40]	; (8002bcc <__libc_init_array+0x40>)
 8002ba4:	4c0a      	ldr	r4, [pc, #40]	; (8002bd0 <__libc_init_array+0x44>)
 8002ba6:	1b64      	subs	r4, r4, r5
 8002ba8:	10a4      	asrs	r4, r4, #2
 8002baa:	42a6      	cmp	r6, r4
 8002bac:	d105      	bne.n	8002bba <__libc_init_array+0x2e>
 8002bae:	bd70      	pop	{r4, r5, r6, pc}
 8002bb0:	00b3      	lsls	r3, r6, #2
 8002bb2:	58eb      	ldr	r3, [r5, r3]
 8002bb4:	4798      	blx	r3
 8002bb6:	3601      	adds	r6, #1
 8002bb8:	e7ee      	b.n	8002b98 <__libc_init_array+0xc>
 8002bba:	00b3      	lsls	r3, r6, #2
 8002bbc:	58eb      	ldr	r3, [r5, r3]
 8002bbe:	4798      	blx	r3
 8002bc0:	3601      	adds	r6, #1
 8002bc2:	e7f2      	b.n	8002baa <__libc_init_array+0x1e>
 8002bc4:	08002cac 	.word	0x08002cac
 8002bc8:	08002cac 	.word	0x08002cac
 8002bcc:	08002cac 	.word	0x08002cac
 8002bd0:	08002cb0 	.word	0x08002cb0

08002bd4 <memset>:
 8002bd4:	0003      	movs	r3, r0
 8002bd6:	1882      	adds	r2, r0, r2
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d100      	bne.n	8002bde <memset+0xa>
 8002bdc:	4770      	bx	lr
 8002bde:	7019      	strb	r1, [r3, #0]
 8002be0:	3301      	adds	r3, #1
 8002be2:	e7f9      	b.n	8002bd8 <memset+0x4>

08002be4 <_init>:
 8002be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002be6:	46c0      	nop			; (mov r8, r8)
 8002be8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bea:	bc08      	pop	{r3}
 8002bec:	469e      	mov	lr, r3
 8002bee:	4770      	bx	lr

08002bf0 <_fini>:
 8002bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bf2:	46c0      	nop			; (mov r8, r8)
 8002bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bf6:	bc08      	pop	{r3}
 8002bf8:	469e      	mov	lr, r3
 8002bfa:	4770      	bx	lr
