# Reading D:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do smirnov_var_8_V2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/staff/Knowledge/3\ year/Practice/smirnov_var_8_V2 {D:/staff/Knowledge/3 year/Practice/smirnov_var_8_V2/Display.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:00 on Jun 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/staff/Knowledge/3 year/Practice/smirnov_var_8_V2" D:/staff/Knowledge/3 year/Practice/smirnov_var_8_V2/Display.sv 
# -- Compiling module Counter
# -- Compiling module Display
# 
# Top level modules:
# 	Counter
# 	Display
# End time: 18:58:00 on Jun 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/staff/Knowledge/3\ year/Practice/smirnov_var_8_V2 {D:/staff/Knowledge/3 year/Practice/smirnov_var_8_V2/TopEntity.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:00 on Jun 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/staff/Knowledge/3 year/Practice/smirnov_var_8_V2" D:/staff/Knowledge/3 year/Practice/smirnov_var_8_V2/TopEntity.sv 
# -- Compiling module TopEntity
# 
# Top level modules:
# 	TopEntity
# End time: 18:58:00 on Jun 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/staff/Knowledge/3\ year/Practice/smirnov_var_8_V2 {D:/staff/Knowledge/3 year/Practice/smirnov_var_8_V2/TestBench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:00 on Jun 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/staff/Knowledge/3 year/Practice/smirnov_var_8_V2" D:/staff/Knowledge/3 year/Practice/smirnov_var_8_V2/TestBench.sv 
# -- Compiling module TestBench
# 
# Top level modules:
# 	TestBench
# End time: 18:58:00 on Jun 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  TestBench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 18:58:00 on Jun 29,2020
# Loading sv_std.std
# Loading work.TestBench
# Loading work.TopEntity
# Loading work.Counter
# Loading work.Display
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position end  sim:/TestBench/num
add wave -position end  sim:/TestBench/LEDs
add wave -position end  sim:/TestBench/seg
run -all
restart -f
run -all
# GetModuleFileName: Не найден указанный модуль.
# 
# 
run -all
run -all
run -all
# End time: 19:31:50 on Jun 29,2020, Elapsed time: 0:33:50
# Errors: 0, Warnings: 0
