$comment
	File created using the following command:
		vcd file full.msim.vcd -direction
$end
$date
	Fri Dec 16 09:53:53 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module full_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c0 $end
$var wire 1 $ c $end
$var wire 1 % s $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - s~output_o $end
$var wire 1 . c~output_o $end
$var wire 1 / a~input_o $end
$var wire 1 0 c0~input_o $end
$var wire 1 1 b~input_o $end
$var wire 1 2 x1|s~0_combout $end
$var wire 1 3 x2|c~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
1$
0%
x&
0'
1(
x)
1*
1+
1,
0-
1.
0/
10
11
02
13
$end
#80000
1!
0"
0#
1/
01
00
0&
03
12
0.
1-
0$
1%
#160000
0!
1"
0/
11
1&
#240000
0"
01
0&
02
0-
0%
#400000
1#
1!
10
1/
1&
13
1.
1$
#480000
1"
11
0&
12
1-
1%
#560000
0#
0!
00
0/
1&
03
0.
0$
#640000
1#
1!
10
1/
0&
13
1.
1$
#720000
0#
0!
00
0/
1&
03
0.
0$
#800000
1!
1/
0&
13
02
1.
0-
1$
0%
#880000
1#
0!
10
0/
1&
#960000
0"
0#
01
00
0&
03
0.
0$
#1000000
