.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000111100000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000001000000000000011100001000000001000000000
000000000000001111000000000000101010000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000001000000000000001100000000000001000000000
000000000000001111000000000000001011000000000000000000
000000000000000000000011100101100001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000011100010100001100000000000001000000000
000000000000000000100110010000001000000000000000000000
000001000000000000000000000011100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000111000011100000000001000000001000000000
000000000000000000000000000000001101000000000000000000

.ramb_tile 3 1
000000000000010000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000001000000000010101000000000000001000000000
000000000000001111000011010000100000000000000000000000
000000000000000000000111110000000001000000001000000000
000000000000000000000111110000001011000000000000000000
000000000000000111100111100000000000000000001000000000
000000000000000000100110000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000011100101100001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000111000001100001000000001000000000
000000000000000000000100000000101011000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000010000000000000
000000000000000000000000000000010000000000000010000101

.logic_tile 2 2
000000000000000000000010100101100000000000001000000000
000000000000000000000100000000101100000000000000010000
000000000000000111000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000011100000000001000000001000000000
000000000000000000000010010000001000000000000000000000
000000000000000000000111010111100000000000001000000000
000000000000000111000111000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000100000011100000000101100000000000001000000000
000000000000000000000011100000101101000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000000011000000000000001111000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101101000000000000010000
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000010000000000000000000000111000000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000000000011100111010000000001000000001000000000
000000000000000000100111010000001011000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011100000001010000000000000000000
000000000000000000000111100101100000000000001000000000
000000000000000000000010010000100000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000001000000000000100000000000000000000000
000000000000000000000000010011000000000000001000000000
000000000000000000000011010000100000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000011001010000000000000000
000000000000000000000011110000011100000000000010000000
010000000000000000000110000000000000000000000100000000
010000000000000000000000001101000000000010000000000011
000000000000000000000000000000001100000010000000000001
000000000000000000000000000000010000000000000000000000
000001000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000001000000001000000000
000010000110000000000000000000001111000000000000001000
111000000000000000000110000101100001000000001000000000
000000000000001101000000000000101101000000000000000000
010000000000000000000111100011101001001100111000000000
110000000000000000000100000000101000110011000000000000
000000000000000000000011101000001001001100110000000000
000000000000000000000000000111001101110011000000000000
000000001110000101100000000000011000000010000000000000
000000000000000000000000000000010000000000000000000000
000000000001000000000111000000000000000010000110000101
000000000000100000000100000000001100000000000000000001
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110100111000000000010000100000000
000000000000000001000000000000100000000000000010000001

.logic_tile 7 2
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111010000000000111100000000000000001001100110000000000
000001000000000000000000000111001101110011000000000000
010000000000000000000000010000011000001100110000000000
010000000000000000000010000111000000110011000000000000
000000000000000101100000000000000000000010000100000000
000000000000000000000000001101000000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000011010000010000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000010000000000000
000000000000010000000011110000001101000000000000000000
111000000000000001100000001000000000000010000100000000
000000000000100000000000001111000000000000000000000000
010000000000000000000000000000000001000010000100000000
010000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000011000000000000000000000100
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000111100000000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 9 2
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000010000100000000
000000001010001101000000001001000000000000000000000000
010000000000000001100011100000000000000010000000000000
110010000000000000000110110101000000000000000000000000
000000000000000000000000000000000000000010000100000000
000001000000000000000000000000001011000000000000000000
000000000000000000000000000000011100000010000010000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110000111000000000010000000000000
000000000000000000000000000000100000000000000000100000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000010000100000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000010100111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000101000010100011100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000000111000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000000000000010100000001100000000000000000000
000000000000000000000010100101100000000000001000000000
000000000000000101000000000000100000000000000000000000

.logic_tile 2 3
000000000000000000000000000000001000111100001000000010
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000010000010000001
000000000000000000000000000000010000000000000000000100
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000001010000000000000000000000000000
001000000000100000000000000000000000000000

.logic_tile 4 3
000010100001010000000000001111101001000000000010000000
000000000000000000000000000101001000100000000000010000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000011000000000000000000000000000
000000000000000000000011101111000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000010000100000001
000000000000000000000000001101000000000000000000000011
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000001001111100111100010000000000
000000000000000000000000000011011100010100010000000000
111000000000000101100000001111111111111111010000000000
000000000000000000000000001101101000110110010000000000
010000000000000000000000000001111101110101010000000000
000000000000000000000000001011011011110111110000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001101100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000001011100110000000000000000000000000000000
000000000000000101100100000000000000000000000000000000
000000000000100000000000000000011100000100000100000000
000000000001000000000000000000000000000000000000000000
000000000000000101100110000000000000000000000100000000
000000000000000000000100000011000000000010000000000000

.logic_tile 8 3
000000000000000000000000010000011010000100000100000000
000000000000000101000010010000000000000000000000000000
111000000000000000000000010111000000000010000000000000
000000000000000000000010000000100000000000000000000000
010000000000001000000010000000000000000000100100000000
000000000000000101000100000000001100000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001101000011110000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000001001000000000000001001000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000110000000000000000000100100000000
000000000000000000000100000000001000000000000000000000
000000000000000000000000000001101011101101010000000000
000000000000000000000010010101111011011000100000000100

.logic_tile 9 3
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000101000000000111100001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000101100000000001101001001100111000000000
000000000000000000000010100000001110110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000101000000000000001011110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101000010010011101001001100111000000000
000000000000000000100010010000101101110011000000000000
000000000000001000000110000011101000001100111000000000
000000000000001001000100000000101111110011000000000000
000000000000000001000000000111101000001100111000000000
000000000000000000000000000000001110110011000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000010100000000000000000001000000000
001000000000000000000110110000001001000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001000110000000000000000000001000000000
001000000000000000000110000000001011000000000000000000
000000000000000000000000000111100000000000001000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000001000000000
001000100000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000000000000001101000000000000000000
000000000000000000000000000101000000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000000000001000010000000000000000000001000000000
001000000000000000100100000000001001000000000000000000

.logic_tile 2 4
010000000001001000000000001000000000000010000010100001
001000000100100111000000000111000000000000000000000000
000000000000000000000000001000000000000010000010000001
000000000000000000000000000111000000000000000000000010
000000000000000111000000000000000001000010000000000001
001000000010000000000000000000001011000000000010100001
000000000001010000000010010000001110000010000000100001
001000000000100000000011010000000000000000000010000001
000000000000100000000000000000000000000010000011000000
001000000000000000000000000000001000000000000000100000
000000000000000000000000000101000000000010000010000000
001000000000000000000000000000000000000000000010100001
000000000001010101000000000111111010000000000000000010
001000000000000000100000000001011110001000000000000000
000000000000000101000000000000000001000010000000000000
001000000000001101100000000000001011000000000010000011

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000010000000000000101100000000000001000000000
001000000000100000000000000000000000000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001101000000000000000000
000000000000001000000000000111100001000000001000000000
001000000000001101000000000000101111000000000000000000
000010100000000000000111110111000000000000001000000000
001001000000000000000111110000100000000000000000000000
000000000000000000000000000011100000000000001000000000
001000000000001111000011110000000000000000000000000000
000000000000001000000000010111000001000000001000000000
001000000000001111000011100000001111000000000000000000
000010100000000000000110110000000000000000001000000000
001001000000000000000011100000001101000000000000000000

.logic_tile 5 4
010000000000000101000000000000000001000000001000000000
001000000000000000100000000000001001000000000000001000
111000000000000001100000000000000001000000001000000000
000000000000000000000011110000001011000000000000000000
110000000000000000000000000001001001001100111000000000
101000000000000000000000000000001011110011000000000000
000000000000000000000110000011101001001100111000000000
001000000000001101000011100000101101110011000000000000
000000000000000000000110100011101001001100110000000000
001010000000000000000000000000001011110011000000000000
000000000000000101100110010011111111100001010000000000
001001001000001001000010001011011111100000000000000000
000000000000000000000000000101111000000100000110000100
001000000000000000000000000000000000001001000000000001
000000000000000000000010010000000000000010000010000101
001000000010000000000010000000000000000000000011100010

.logic_tile 6 4
010000000000100000000000000000000000000000001000000000
001000000000010000000000000000001011000000000000001000
111000000000001000000000000000000000000000001000000000
000000000000000001000000000000001010000000000000000000
110000000000000000000111100011001000001100111000000000
101000000000000111000100000000000000110011000000000000
000000000000000000000011110000001001001100111000000000
001000000010000000000010100000001011110011000000000000
000000000000000101000000001000001000001100110000000000
001000000000000000100000000111000000110011000000000000
000000000000000000000000000001111011111001010100000110
001000000000000000000000001111011110110110110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010110000000000000000000000000000
000000000000001001100000000000000000000000000000000000
001000000000001011000000000000000000000000000000000000

.logic_tile 7 4
010000000000000101000111001011111000110100110100000000
001000000000000000000010100111101010111100110000000000
111000000000000111000000001011100000000001000000000000
000000000000000000100011100011000000000000000000000000
110000000000100001100000011101101110000111000000000000
101000000000000000000010000011000000001101000000000000
000000000000001111000011100111101000101001000000000000
001000001000000001100100000001111001011001000000000000
000000000010000111000000001101011111110111110100000100
001000000000000000000000000101111011010110100000000000
000000000000001001100110010011100000001100110000000000
001001000000001011000011100111100000110011000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000101000010110000011000000110100000000000
001000000000000000100011010011011110000000000000000000

.logic_tile 8 4
010000000000000000000000000001100000000001000000000000
001000000000000000000010010111100000000000000000000001
111000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000010000000000000
001000000000000000000000000000010000000000000000000000
000000000000000001100010100000011110000010000000000100
001000000000000000000000000000010000000000000000000000
000000000000000011100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000110001000000000000000000100000000
001000000000000000000000000011000000000010000000000000

.logic_tile 9 4
010000000000000000000010100001001000001100111000000000
001000000000000000000100000000100000110011000000010000
000000000000000000000000010011001001001100111000000000
000000000000001101000011100000101011110011000000000001
000000000000000101000000000101101000001100111000000000
001000000000000000100000000000101100110011000000000001
000000000000001000000000010001101001001100111000000000
001000000000000101000011100000101010110011000000000000
000000000000001000000000010000001001001100111000000000
001000000000000011000011000000001000110011000000000000
000000000000000000000000000111001001001100111000000000
001000000000000000000000000000101011110011000000000000
000000000000000000000010100101101000001100111000000000
001000000000000000000100000000101010110011000000000000
000000000000001000000000001000001001001100110000000000
001000000000000011000000001101001110110011000000000001

.ramt_tile 10 4
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000000001000111100001000000001
001000000000000000000010110000000000111100000000010000
111000000000000111000000000000001001000100000100000001
000000000000000000100000000000011000000000000000000100
010000000000000000000000000111000000000010000010000000
101000000000010000000000000000000000000000000010000010
000000000000000000000000000000001110000010000000000001
001000000000000000000010110000010000000000000010000010
000000000000000000000000000111111001000000100100000000
001000000000000000000000000000001110000001000010000001
000000000000000001100000001000000001000000100100000001
001000000000000000000000000001001011000000000000000001
000000000000001000000111001000011100000100000000000000
001000000000000011000000001111000000000000000000000010
000000000000001001000111000000000000000000000000000000
001000000000000001100100000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000101100000000000001000000000
001000000000000000000010100000000000000000000000001000
000000000000000101000010110101000000000000001000000000
000000000000000000000011100000000000000000000000000000
000000100000000101000010110000000000000000001000000000
001001000100000101000011010000001011000000000000000000
000000000000000000000000010000000001000000001000000000
001000000000000101000011100000001001000000000000000000
000000000000000000000000000001100001000000001000000000
001000000000000000000000000000001001000000000000000000
000000000000000000000000000001000001000000001000000000
001000000000000000000000000000101011000000000000000000
000000000000000000000000000101000001000000001000000000
001000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000000000000001011000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000100000000000000000000000000000000
001010000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000010000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000000000000001000000000
001000000000000000000000000000001110000000000000010000
000000000000000000000111110001100000000000001000000000
000000000000000000000111100000100000000000000000000000
000010100000000000000111110101100000000000001000000000
001001000000000000000111110000000000000000000000000000
000000000000000000000000000101000000000000001000000000
001000000000001001000000000000100000000000000000000000
000000000000000000000000000001100000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000000000000001011000000000000000000
000000000000000111100111100000000001000000001000000000
001000000000000000100100000000001110000000000000000000
000000000000000001000000000111000000000000001000000000
001001000000000000000000000000100000000000000000000000

.logic_tile 5 5
010000000000000101000010100000000000000000000000000000
001000000000000000100110100000000000000000000000000000
111000000000000000000000001111101100101001010100000000
000000000000000101000010100101111011111101110000000011
110000000000010001100010111001011111100000000000000000
101000000000000001000010010101001000110100000000000000
000001000000000001100010000000000000000000000000000000
001000000000001001100000000000000000000000000000000000
000000000000000000000000000001011111111000000000000000
001000000000000000000010001101001001010000000000000000
000000000000000000000000000000000000000000000000000000
001001000000100000000000000000000000000000000000000000
000001000001010101100000000101001001011100000000000010
001010100000000000000000000111011011111100000000000000
000000000001010000000110001001001010101000010000000000
001000000000001001000000000111101000000100000000000000

.logic_tile 6 5
010000000000100000000110000101101001010000000000000000
001000000001001101000110110000011001101001000000000000
111000000000001111000011100111001100000000000000000000
000000000000001001000111110000110000001000000000000000
110000000001001001000011100011101100101001000000000000
101000000000101001100000001001101000110000010000000000
000000000000001000000000000000000000000000000000000000
001000000000000111000010000000000000000000000000000000
000001000010000001000000000001111010000010000000000000
001010100000000000100010001011011111000000000010000000
000000000000010101100010011001001000001110100000000000
001000000000100000000110001001011111001111100000000000
000000000000000000000010011011101110101000010100000000
001000000100000001000010001011001010110100010000000000
000000000001010000000000011001101010000010000000000000
001000000000000000000010001111011010000000000000000000

.logic_tile 7 5
010000000000000000000000000000000000000000001000000000
001000000000000101000000000000001000000000000000001000
000000000000000000000111110001100001000000001000000000
000000000000000101000010100000001001000000000000000000
000000001110000000000000000111101001001100111000000000
001000000000000000000000000000001011110011000000100000
000000000000000000000111100101101001001100111000000000
001000000000000000000010110000101011110011000000000000
000000000000000001000000000011001001001100111000000000
001000000000000000100000000000001011110011000000000001
000000000000000001000000000001101001001100111000000000
001000000000000000000000000000101001110011000000000000
000001000000010000000000000001101001001100111000000010
001010100000000000000000000000101111110011000000000000
000000000000001000000010000101101001001100111000000010
001000000000001011000000000000101100110011000000000000

.logic_tile 8 5
010000000000000011100111001101011010111011010000000000
001000000000000000100000000011001010111011100000000000
111000000000000101000111010011000000000000000100000000
000000000000001101100111000000100000000001000000000010
010000000000000111100000001001101111100000000000000000
001000000000001101100000001001101000110110100001000000
000000000000001001100000000000001100000010000000000000
001000000000001111000000000000000000000000000000000000
000000000000001000000000000001000000000000000100000000
001000000000000101000010100000100000000001000000000000
000000000000001000000000010111000000000000000100000000
001000000000000001000010000000100000000001000000000000
000000000000001000000110000001000000000000000100000000
001000000000000001000000000000000000000001000000000000
000000000000000000000000001101111101110000010000000000
001000000000000000000000000101011000111001100000000000

.logic_tile 9 5
010000000000000000000000000000011000000010000100000000
001000000000000000000011100000000000000000000000000000
111000000001000101000000000000000001000010000000000000
000000000000000000000000000000001111000000000000000000
010000000000000000000010100101000000000010000100000000
011000000000000101000000000000000000000000000000000000
000000000000000000000000000000001100000010000000000000
001000000000000101000010100000010000000000000000100000
000000000000000000000000010011100000000010000000000000
001000000000000000000010000000000000000000000000100000
000000000000000001100000001000000000000010000100000000
001000000000000000000000000101000000000000000000000000
000000000000000000000000000000011010000010000100000000
001000000000000000000000000000010000000000000000000000
000000000000000000000000010000001010000010000100000000
001000000000000000000010000000010000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000110000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000101000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000101000000000000001100110011000000000100
000000000000000000000000000111001000001100111000000100
000000000000001001000000000000000000110011000000000000
000000000000000001000000000000001001001100111000000000
000000000000000000100000000000001111110011000000000001
000000000000001000000000010000001001001100111000000000
000000000000000011000011000000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000010010000001111110011000000000001

.logic_tile 2 6
000001000000000000000111000011100000000000001000000000
000000100000000000000000000000001101000000000000010000
000010100000000101000010100000000001000000001000000000
000000000000000000100110110000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000000000000000000000000001000000001000000000
000001000000001101000000000000001010000000000000000000
000000000000000000000111010011100001000000001000000000
000000000000000000000110010000001001000000000000000000
000010000000000011100000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000110000011000001000000001000000000
000000000000000000000100000000101110000000000000000000
000000000000000011100000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000

.ramt_tile 3 6
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 4 6
000000000000000000000000001101101000011100000010000010
000000000000000000000000000011001011111100000000010000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000000000001000001111000100000000000000
000000000000000000000000000111001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000011111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 5 6
000000000000001000000111110000000000000000000000000000
000000000000001001000111100000000000000000000000000000
111000000000000111000000010000011111010000000000000000
000000000000000000000011110000001010000000000000000000
010000000000000101000000000101101101000000000010000000
010000000000000000100000000000001110100000000010000010
000000000000000000000010000101011000000000000000100001
000000000000000001000010110000010000001000000000000000
000000000001010001000000000011101000101000000100000001
000000000000100000100000000001111010011000000000000000
000000000000000000000011101000011000000100000000000000
000000000000000000000100000001010000000110000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000001101100000001100110000000000
000000000000000000000000001101100000110011000000000000

.logic_tile 6 6
000000000000000001100010111001001010101001000000000010
000000000000000000000110001101001010111111010000000000
000000000000000000000010100101011000110001010000000000
000000000000000000000010110101011001011111100000000000
000000000100000101000000000001011110010010000000000000
000000001010001101100000000000111111000001010000100000
000000000000001101000010100101101011010100100000000000
000000000000001011100110110101101011000100100000000000
000000101100000101100000001011011011000110100000000000
000001000000000000000000000011001010001111110000000000
000000000000000000000000010111001000100110000000000000
000000000000000001000010100001011001100100010000000000
000000000000000101000110000101101011101000000000000000
000000000000010000000000000101101011010111100000000000
000000000000000101000000011111111101000000000000000000
000000000000000101100010001001011110000010000000000001

.logic_tile 7 6
000000000000000000000010110011101000001100111000000000
000000000000000000000011110000101001110011000000010010
111000100000000101100000010001101001001100111000000000
000001000000001111000011110000101111110011000000000000
110000000100010111100010110011101000001100111000000000
100000000000000111100111110000001001110011000000000001
000000000000001111000000000011001000001100111000000000
000000000000001011000000000000001011110011000000000010
000001000000000000000000000101001001001100111000000000
000000100000000011000000000000101000110011000010000000
000000001110010011100111010101101000001100110000000010
000000000000100000100110000000001011110011000000000000
000000000000000000000000000001011011101000010100000000
000000000000000000000000000101101101111000100000000000
000000000000000000000010111101011110011110100000000000
000000000000000000000111000001111010011111110000100000

.logic_tile 8 6
000010000000000001100111100000000000000000000100000000
000000000000000000100100000011000000000010000000000000
111000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000010000001000000000000000100000000
000000000000000000000011100000000000000001000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010000000001011000000000000000000
000000000000001101100000010001101000111101110000000000
000000000000000101000010001101111101101010110000000000
000000000000000000000000000101001111101000000000000000
000000000000000000000000001001111011111001110000000000
000010000000000000000110000011000000000000000100000000
000001000110000000000000000000000000000001000000000000
000010100000000000000000000000001010000100000100000000
000000001010000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000110010111100000000010000000100000
000000000000000000000011010000000000000000000000000000
111000000000000000000000001000000000000010000000100000
000000000000000000000000001101000000000000000000000000
010000000000000000000000000000001000000010000000100000
010000000000000000000000000000010000000000000000000000
000000000000000000000000010000011110000010000100000000
000000000000000000000010000000010000000000000000000000
000000000110000000000010000000011100000010000100000000
000000001000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000010000100000000
000000001110000000000000000000010000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000010100000000111100011100001001000001100111000000000
000000000000000000000110110000000000110011000000010100
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000011001110000000000010100101101000001100111000000000
000000000000000000000100000000100000110011000000000100
000000000000000000000010100101101000001100111000000000
000000000000001101000110000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000010111001000001100111000000000
000010000000000000000011000000100000110011000000000001
000000000000000000000000000000001000001100110000000100
000000000000000000000000000000001001110011000000000000

.logic_tile 2 7
000000000000000000000010100000001000111100001000000000
000000000000000000000100000000000000111100000000010100
000000000000000000000000000011101010000000000010000001
000000000000000000000000001001101110000001000000000000
000000000000000111100111000001001110000000000000000000
000000000000000000100000000000100000000001000000000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000011100000000000000000000000
000010000000000101000000000000000001000010000010000001
000000000000000000100000000000001111000000000000100000
000000000000000000000000000000000000000010000010000001
000000000000001101000010111111000000000000000000100000
000001000000010000000010100000000000000010000010000001
000000000000001101000110111111000000000000000000100010
000000000000000000000010100000011100000010000010000001
000000000000000000000100000000000000000000000000100010

.ramb_tile 3 7
000001000000100000000000000000000000000000
000010110001000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000010000000000000000111100111000000000000001000000000
000001000000000000000100000000100000000000000000001000
000000000000000000000111100000000001000000001000000000
000000000000100000000000000000001001000000000000000000
000000000000000000000000000011000001000000001000000000
000000001100000000000000000000101011000000000000000000
000000000001000111100111100101100000000000001000000000
000000000000000000000100000000000000000000000000000000
000010000001010000000010000001000000000000001000000000
000001000000100000000000000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001000011100010000000000000000000001000000000
000000000000100000100010000000001111000000000000000000
000000000000000000000010000111000000000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 5 7
000000000000000011100010100001011010000110100000000000
000000001110000000100110101111101001001111110000000000
111000000000011001100000000111111100000000000000000000
000000000000101001000000000000000000001000000010000100
110000000000000101000111010000011110010010100000000000
100000000000000000000110000111001010000000000000000000
000000000000001000000010000101011100001100110000000000
000000000000000001000000000000110000110011000000000000
000000000001001000000010000000000001001100110000000000
000000000000100001000000001101001101110011000000000000
000000000000001000000000010111011001000010100100000000
000000000000001111000010000000001000100001010000000001
000000000000000001000110001000001010000110000100000000
000000000000000000100000001011011100000110100000100000
000000000000000101100000000101100000000000000000000000
000000000000000001000000000001101101000000010000000000

.logic_tile 6 7
000000000100000000000111001111011010010101000000000000
000000000100000101000110101111011110101010110000000000
000000000000000000000010110111001100000111000000000000
000000000000000000000110001001001011101111000000000000
000000000000001000000010100000000000000010000000000000
000000001010001011000110110001001001000000000000000000
000000000001010000000110010101001110011110100000000000
000000000000001101000010100111101010000110100000000000
000000000000000001100000000001111110001000000000000000
000000000000001101000000001111110000000000000000000010
000000000000000101100110000001111010000000000000000001
000000000000000000100100000011110000001000000000000011
000000000000000101000110100011111010010110110000000000
000000000000001101100000000011111110000110100000000000
000000000000000000000010111111001101100001010000000000
000000000000000000000110100101001100110110100000000001

.logic_tile 7 7
000000000000001101000110100001011010000010100000000000
000000000100000101100000000101111000100100100000000000
111000000000000101000110000000001011000010100000000000
000000000000000000100011110101001011000010000000000000
110000000000101101100110100001011000000100000000100000
100000000000000101000000000000001111000000000000000000
000000000000001101100110111101011011000101010000000000
000000000000000111000010101001011011000110100000100100
000000000000010000000000001111100000000010110100000000
000010000000000111000000000111001100000001010000000010
000000000000000000000000001001101111010111100000000000
000000001110000000000000001111101010000111010000000000
000000000000001001000110001111000001000010100000000100
000000000000000001000000000101001011000000010000000000
000000000000011001100000000101001011110101010000000000
000000000000000001000010110101011011000100010000000000

.logic_tile 8 7
000000000000001000000110000000000001000000001000000000
000000000000001111000000000000001100000000000000001000
111000000000000000000110010001100000000000001000000000
000000000000000000000011010000101110000000000000000000
110000000100000000000000010001101001001100111000000000
110000000000000000000010000000101001110011000000000000
000000000000000101000000001001101000001100110000000000
000000000000000000100010111111100000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000111000101101000010000000100000010
000000000000000101000000000000111000101001000010000100
000000000000000000000000010001011010001101000100000010
000000000000000000000010001101000000000100000000000011

.logic_tile 9 7
000000000000000001100000001111011100101000000000000000
000000000000000000000000001101111010111001010000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000101000000000001000000000000
000000000000000111100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000001100010001101101110010100000000000000
000000000000000000000000001011101111001100000000000000
000000000000001000000000001001000000000010100000000100
000000000000000001000000000101001100000001000000000000
000000000000000000000111001101011010010101000000000000
000000000000000000000000001011011111000110000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000011110
000000000000111100
001110000000000000
000001010000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000011010000000000

.logic_tile 1 8
000000000000000101000000000000001010000000000100100001
000000000000000111100000000001000000000010000000000000
111000000000000000000000000000011110000100000100100100
000000000000000101000000000101010000000000000000000000
010000000000000101000010100101000000000000100100000000
100000000000001101000000000000001010000000000000000000
000000000000000101000000010001100000000000000100000000
000000000000000000000011010000001010000001000000000000
000000000000000000000000001101000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001000000000000010000110
000000000000000000000000000101101010000000000100000000
000000000000000000000000000000100000000001000000000010
000000000000000000000010000000001010000100000100000000
000000000000000000000000000101010000000000000000000000

.logic_tile 2 8
000000000000001000000011100101111110000000000000000000
000000000000000101000010101011001011010000000010000000
111000000000001000000000011101001000100000000000000000
000000000000000001000010101111111111000000000000000100
010000000000000101100010101101100001000010000000000000
100000000000000000000000001001001000000000000000000000
000000000000001011100000010011000000000000100100000000
000000000000000011000011000000001001000000000000100010
000000000000000000000110000000000001000000100100000001
000000000000001101000010110011001101000000000000100000
000000000000000000000000010001000000000000000000000000
000000000000000000000010000000001101000000010000000000
000000000000000000000000011000000001001100110000000000
000000000000000000000010000101001000110011000000000000
000000000000001000000000010001001011000000000000000000
000000000000000001000011000000101011100000000000000000

.ramt_tile 3 8
000001001100100000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 4 8
000000000000000011100000000011100000000000001000000000
000000000000000000100000000000100000000000000000010000
000000000000001000000000000001100000000000001000000000
000000000000000111000000000000001000000000000000000000
000000000000000000000111100001000000000000001000000000
000000000000000000000100000000001100000000000000000000
000000000000000111100111110101100000000000001000000000
000000000000000000000011010000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000111000000000000001011000000000000000000
000000000000000000000111000111100000000000001000000000
000000000000000000000100000000101000000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000001111000000000000001111000000000000000000
000000000001010000000111100101001001000011100000000000
000000000000100000000100000111101011000011110010000000

.logic_tile 5 8
000000000000000101000111001011000000000000000010000000
000000000000000000100010101111000000000001000000000001
111000000000010000000010100111111010000010000000000000
000000000000100000000010101111011000000000000010000001
110000100000000000000000010001001011000110000000000000
100000000000000000000010011011111101000001000000000000
000000000000000000000011101000011100000100000000000000
000000000000000000000100000011000000000000000000000000
000000000100000101000000000101001000000000000000000000
000000000000000000100010000000110000001000000000000000
000000000000000101000110011000011001000000000000000000
000000000000001001000010101011011001010000000000000000
000000000000000000000000000011111001000100000000000000
000000000000000001000010110000111001000000000000000100
000000000000000011100010100001011001011000110100000000
000000000000000000100100000111111101010000100000100010

.logic_tile 6 8
000000000000000001100110000000000001000000001000000000
000000000000000000100100000000001101000000000000001000
000000000000001000000010100101100001000000001000000000
000000000000000011000011100000101011000000000000000000
000000000000000101000010100101101001001100111000000000
000000000000000101000000000000101001110011000000000000
000000000000000000000110100001101001001100111000000000
000000000000000001000010000000001010110011000000000000
000000001110000000000000010000001001001100110000000000
000000000000000000000010111011001000110011000000000000
000000000000000000000000011000001010000000000000000000
000000000000000000000010011001001010000100000000100000
000010100000000000000000000001000001000000100000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000110001000001010010010000000000000
000000000000000000000000001001011000000000000000000000

.logic_tile 7 8
000000000000000101000110011000000000000000000000000000
000000001010000000000010001101001001000010000000000000
000000000001000000000000000001100000000000010000100000
000000000000100000000010100101101001000000000001000000
000000000000011000000000000111001101100010100000000000
000000000000000001000000001111001101000000000000000000
000000000000000000000110000000011101010000100000000000
000000000000000000000000000011001111000010100000000001
000000000000000001100110001111000001000000100000000000
000000000000000000100100001011001111000000110000000000
000000000001011000000000010111101110000100100000000000
000000000000100001000010010000111000000000000000000001
000000000000001000000110001011001111011011100000000000
000000000000001001000100001011101111101101010000000000
000000000000000000000110010111011100101111010000000000
000000000000000000000110000011111110100000000000000000

.logic_tile 8 8
000000000000000000000010100001000000000000001000000000
000000000000010000000111110000100000000000000000001000
111000000000000000000000000000000000000000001000000000
000000000000000000000010110000001010000000000000000000
010000000000000000000000010101001000001100111100000001
010000000000001001000010000000100000110011000000000101
000000000000000000000010100001101000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000000101000010110000001100110011000000000000
000000000000000000000000000101101000001100111000000000
000000001100000000000000000000100000110011000000000000
000000000000000000000000000101101000001100110000000000
000000000000001001000000000000100000110011000000000000
000000000000000000000000000011000000000000100000000000
000000000000000000000000000000101110000001010000100000

.logic_tile 9 8
000000000000000000000010111111011010000100000100100000
000000000000000000000010100001000000001110000010000110
111010000000001000000000000111101100000000000010000000
000001000000001011000000001101111001000001000000000000
010000000000000000000010000011011110000010000000000000
110000000000000000000010110111111001000001010000000000
000000100001001000000110000000000000000000000000000000
000001000000100101000000000000000000000000000000000000
000000000000000000000010110111100000000001000000000001
000000000000000111000110001001100000000000000000000000
000000000000000000000000000101111110101001010010000000
000000000000000000000010001101111110010100010000000000
000000000000001001000000001000011110010000100000000000
000000000000000001100000001011011100000010100001000000
000000000000000000000110000001001111000010000000000000
000000000110000000000110111011101111001001000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000100010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000001001100000000111001100000000000000100000
000000000000001011000010111001000000000100000000000000
111000000000000000000010100000011110000100000100100000
000000000000000101000100000000001010000000000000000000
010000000000001101000010101101011110000000000000000000
100000000000000001100010101101111010010000000000000000
000000000000000000000010101101101010000010000000000000
000000000000000101000000001111101011000000000000000000
000000000000000101000000000101111000000010000000000000
000000000000000000000000000111011011000000000000000000
000000000000000000000000000101011011000000100000000000
000000000000000000000000001101011111000000000000000000
000000000000001001100000000101000000000000100100000000
000000000000000101000000000000001000000000000000000100
000000000000000001000000010001101011000000000000000000
000000000000000000000010000001011001000100000010000000

.logic_tile 2 9
000000000100001000000110100011001110000000000000000000
000000000000011011000010011011110000001000000010000000
000000000000001101100110110001100000000000000000000001
000000000000000101000011010000001001000000010000000000
000000000000000000000011101111100000000010100000000000
000000000000001101000010100011101111000001000000000000
000000000000001101000010101111111011100000000010000000
000000001110000101000000000101011000000000000000000000
000000000000001000000111010111100001000001000000000000
000000000000001011000110000001101110000010100000000000
000010000000001000000000000101000000000000100000000000
000001000000001101000000000000101011000000000000000000
000001000000001000000110111001111001100000000000000000
000000000000000001000111000101011001000000000000000000
000000000000000001100000010011001000000010000000000000
000000000000000000000010000101011110000000000010000000

.ramb_tile 3 9
000001000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001001100000000000000000000000000000000

.logic_tile 4 9
000000000000001001100110010011011001001111100000000000
000000000000000001000110011001001100001110000000000000
111000000000011001100000001000011011000110100100000001
000000001110100001100011110011001010010110100011000001
110010000000000101000010101001011010111111110110000001
010001000000000000100110110001111000101101010000000101
000000000000000111100110001011101000111001010000000000
000000000000001101000010010001011100101000000010000000
000000000000000111000110101101011110001000000000000000
000000000000000000100011111011111111000000000000000000
000000000000001101100000010101111110011000100000000000
000000000000000101000011101011101000001000000000000000
000000000000000000000010110111001101010111100000000000
000000000000000000000011011101111110001011100000000000
000000000000000001000000011101011000001110000110000011
000000000000000000100010001101010000000110000000000000

.logic_tile 5 9
000000000000000101100010101001011001000010000000000000
000000000000000000000100000011111110000000000000000000
111000000001000001100010101011111110001111110110000000
000000000000100000100110101111111010101111110001100100
010000000001011101000010010001000000000001000000000000
110000000000100001000011010101000000000000000010000110
000000000000000101000110000011000001000001110000000000
000000000000000101000010111101001011000000010000000000
000000000000000000000000011111000000000010000000000000
000000000000000001000010101001000000000000000000000000
000000000000001000000000011011111011100000010000000000
000000000000001101000011000101111110101000010000000000
000000000000001000000000000101111001000110100000000000
000000000000001011000000001011001011001001000000000000
000000000000001111100010110101100000000000000000000000
000000000000000101000110000111000000000010000000000000

.logic_tile 6 9
000000000000000001100000001001011001000111000000000000
000010000000000000000000001011001110001010000000000000
111000000000001001100000000111111010000010000000000000
000000000000000101100000000000110000000000000000000100
110010100000000000000000011000001111000000000000000000
100001000000000000000010010001001110010100100000000000
000000000000000101000110001111000000000000000000000000
000000000000000000000110111101001011000010000000000100
000000000000000000000000001000001111000000100000000000
000000000000000000000010000101001000010000100000000000
000000000000001101100000000111111100000000000000000000
000000000000000101000010000000110000001000000000100110
000000000000001101100000000011100000000000000000000001
000000000000000001100000000000001101000000010010100000
000000000000001001100010001101111101100011110100000000
000000000000001001100000000111001011110011110000100001

.logic_tile 7 9
000000000000000000000000000101101010101000010100100000
000000000000001101000000001011101100111000100000000000
111000000000000000000110111011001011101000010100100000
000000000000000000000010101101101110111000100000000000
110000000000000001100110000000000001000000000010000000
100000000000000001000010110111001001000000100000000000
000000000000000011100000000001001100000010000000000000
000000000000000000100010111101001110000000000000000000
000000000000001001100000000001111011000110100000000000
000000000000000001000010111011111010001111110000000000
000000100000001000000110011011101010000100000000000000
000001000000001101000010001011111100000000000000000000
000000000000001101000000001111111010101000010100000000
000000000000001011100000001011111101111000100000000010
000000000000000000000000011011101101111001010100000000
000000000000000001000010111101011101110000000000000010

.logic_tile 8 9
000000000000000000000010101111001100100001010000000000
000000000000000000000000001111001111010110100000000000
111000000000000000000000000000000001000000000000000000
000000000000000000000000000101001111000000100010000000
010000000000001000000111000111000000000010000000000100
110000000000001001000010000000001111000000000000000000
000000000000001001100000001101111100001001000100000000
000000000100000011000000000111000000000101000000000111
000000000000000001100110100101001010001100110000000000
000000000000000101000000001111110000110011000000000000
000000000001011000000000000111000000001100110000000000
000000000000100111000000001101100000110011000000000000
000000000000000000000110001001011110000001000100000000
000000000000000101000000000011110000001011000000100101
000000000000001000000010011111001100000111010000000000
000000000000000001000010000101101101011101000000000000

.logic_tile 9 9
000000000000000101000110110000000000000000000000000000
000010101100001101100010100000000000000000000000000000
000000000000000000000000010101111001000000000000000000
000000000000000101000010101101111101101001000000000000
000000000000000101100000010111001000000000000000000000
000000000000000101000010000101111000000000100000000000
000000000000000000000011100011111010010100100000000000
000000000110000000000000000011011000101001010000000000
000000000000000001100000001101000000000000010000000000
000000000000000000000000000001001001000000000000000000
000000000000001000000110000000011001000100000000000000
000000000000000001000000000000001101000000000000000001
000000000000000000000000011000001011010110000000000100
000000000000000000000010011101001110000000000000000000
000000000000000001100000000001000000000001000000000000
000000000000000000000000001001000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000010000000000010
000001110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000010000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000001111000111010001111100011111110000000000
000000000000000111100110010111111000010111110000000000
111000000000000000000010110000001010000100000100000001
000000000000000000000111110101000000000000000000000000
010000000000000011100000001000011001000110000000000000
100000000000000101000000000111011101000100000000000000
000000000000001111000011100011111010000000000000000000
000000000000001001000100000000010000000001000010000000
000000000000000101000000000011000001000000010000000000
000000000000000000000000001001001011000000000000000000
000000000000000000000010111101111000010011000000000000
000000000000000101000010000111011000100011010010000000
000000000000000101000000001000011011010000000000000000
000000000000000000000000001101001100000000000000000000
000000000000001101100000000000000000000000000100000000
000000000000000001000000001001001010000010000000100000

.logic_tile 2 10
000000000100000000000110000000001101010000000000000000
000000000000000000000010010000001010000000000000000000
000000000000000111100110010101101001000110000000000000
000000000000000000000010101001011101001000000000000000
000000000000001101000110110001111101000001000000000000
000000000000000011000011010111111001101001010000000001
000000000000000101000000010011100000000000000000000000
000000000000000101100011110000101101000000010000000000
000000000000001001000010000101100000000000000000000000
000000000000000011100000001101000000000010000010000000
000000000000000000000010010000001010000000000010000000
000000000000000000000011000101001011000110100010000000
000000000000000111000000011111011000101110000000000000
000000000000000000000011010111101100001101000001000000
000000000000000001100000001011011110011111000000000000
000000000000000000000000001101001111101011000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000001101000010110111111000000000000000000000
000000000000000001100010010101111110001000000000000000
111000000000001000000010111101111011001000000000000000
000000000000001111000011100011011111010100000000000000
010000000000000101000010010111001101010100000000000000
110000000000001101000111110011101001001001000000000000
000000000000000101000010101000000000000000000000100000
000000000000000001000110101111001101000000100000000000
000000000000000001000111001101100001000000010000000000
000000000000000101100110101111101110000000000000000000
000000000000000101100000000001001001000010100000000000
000000000010000000000000000001011010000000100000000000
000000000000001111000010110101001000000111000100000000
000000000000000111100011101111110000000110000000000011
000000000000100001100111110001101100000100000000000000
000000000001010000000111010101011110000000000000000000

.logic_tile 5 10
000000000000000111100000000000001110000000000000000000
000000000000000000000010011011010000000100000000000001
111000000010001000000000000001100000000000000100000000
000010000000000001000010010000100000000001000000000001
010000000000000001100110101000000000000000100000000000
010000000000000000000010101101001011000000000010000000
000000000000001000000111010000001111010000000000000000
000000000000000011000110010000001010000000000000000000
000000000000000000000000010000001011010000000010000001
000000000000000000000010000000011111000000000010000000
000000000100100000000000001000011000000110000000000000
000000000000000000000000001101001000000010000000000000
000001000000000101000000010111101110000010000000000000
000010000000000000100011010000111010000000000000000000
000000000000000000000110011011001010001001010000000000
000000001110010000000111011111101111101001010000000000

.logic_tile 6 10
000000000000000011100110001101001001000001000000000000
000000000000000000100000000001011010010111100000000010
111000000000000101000011111000000001000000000000000000
000000000000001101000010000101001011000000100000000001
110000000000001101100111000001111110000000000000100000
100000000000000111000100000000010000001000000000000010
000000000000001101000010101111001011010110000000000000
000000000000000101100110001011001100000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000001100111001111111010000111000100000000
000000000000000000000100000011110000000110000000000000
000000000000000101100000000001000000000001000000000001
000000000000000000000000001101000000000000000000100000
000000000000000101000110011111111001001111110000000000
000000000000000000000010000101011001001001010000000000

.logic_tile 7 10
000000000000000001100000011111001010101000010100000100
000000000000000000000010001011011101111000100000000000
111000000000001000000110010111111000000100000100000000
000000000000000001000111000000000000001001000000000000
110000000000001011100000010000001011000110000100100000
100000000000001011100010101001011111010110000000000000
000000000001000000000000011101001100001111110000000000
000000000000000000000010101101001100001001010000000000
000000000000001101100000000011111010101000000000000000
000000000000000111000010001111011110110100000000000000
000000000000000001100000011001101100110100000000000000
000000000000000000100010001001101000100000000000000000
000000000000001001100010000111100000000000100000000000
000000000000000001000000000000101100000000000000100000
000000000000000001100110010001111101010111100000000000
000000000000000000000010010101111011001011100000000000

.logic_tile 8 10
000000000000000101000000010011100001000000000000000000
000000000000000000000010001101001001000010000000000000
000000000000000001100000001011011011001001010000000000
000000000000000000000010101011101111000110000000000000
000000000000000000000010101011100000000001000000000000
000000000000000101000000000111001011000000000000000000
000000000000000001000000010011101001001111000000000000
000000000000000000000010010011111000001110000000000100
000000000000001101100000000011101111100000110000000000
000000000000000101000010001101001001110000010000000000
000000000000000001000010111001101100100000110000000000
000000000000000000000110100011101010110000110000000000
000000000000001000000000000000011011010010100000000000
000000000000000101000000001101011111000010100000000000
000000000000000101100110011011011110100000010000000000
000000000000000000000010000011001000111100110000000000

.logic_tile 9 10
000000000000001000000000010000000000000010000100100001
000000000000001011000010000000001100000000000000000001
111000000000000011100010101001000001000000000000000000
000000000000000000100100001001001010000010000000000000
010000000000001001000110010000001100010000000000000000
010000000000001011000011010000011101000000000000000000
000000000000001000000000000000001100000000100000000000
000000000000000001000000000000001101000000000000000100
000000000000001000000110001001101100010010000000000000
000000000000000001000110111011011100000000010000000001
000000000000000000000000010000011100000000100000000000
000000000000000000000010010000011010000000000000000000
000000000000000000000000000101001010000011110000000000
000000000000000000000000000101011011000011010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000011000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000111000000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
111000000000000111000000000000001010000010000000000000
000000000000000000100000000001010000000110000001000000
110000000000000000000011100000000000000000000000000000
010000000000000111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000010000000001000000100110000001
000000000000000000000011100000001101000000000010000010
000000000000000000000000010000001000000000000010000000
000000000000000000000010100101010000000100000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010101001011110110100000000000000
000000000000000000000000000001111010111100000000000000

.logic_tile 2 11
000000000000001000000010101001100000000010000000000000
000000000000011111000011110101100000000000000010000000
111000000000001101100010110101111100000000000000100000
000000000000000111000111110000100000001000000000000000
010000000000000001100010111111011101111000110100000000
010000000000000000000111111011101000111100110000000000
000000000000000101000111000101100001000010100000000000
000000000000000000000100001001001001000000010000000001
000000000000000001000000000000001100000000000000000000
000000000000000000100000000001000000000100000000100000
000000000000000001100000000101111110000000000000000000
000000000000000001000010000000100000001000000000000000
000000000000000000000000011001101011000000000001000000
000000000000000000000010001001011100100000000000000000
000000000000001001000000001101001011000010100000000000
000000000000000001000000000111011000000001000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001010000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000001100000001111011010100000000000000000
000000000000000000000000000001101101110000000000000000
000000000000001101000111101111100000000000000000000000
000000000000001011100111101111100000000010000000000000
000000000000000101000000000001111100000000000010000000
000000000000000011100000000000010000001000000001000010
000000000000001001100010000001101010000110000000000000
000000000000000001000010110000101010000001000001000000
000000000000001101100010000101101101000000000000000100
000000000000000001000010000000111011100000000001100000
000000000000000000000010011001100001000000010000000000
000000000000000000000010001101101001000000000000100000
000000000000000000000000001101001101000010100000000000
000000000000001111000011100101001110000000100000000000
000000000000000001000110100011011100000100000000000000
000000000000000000000110000111011000000000000000000000

.logic_tile 5 11
000000000000000001100111010001000001000000000000000000
000000000000000000000110100000001010000001000000000000
111000000000001101100111000101100001000000000000000000
000000000000001011000000001001101001000000010000000000
010000000000000000000010001101111000000001000000000000
110000000000000000000000000001011110101001000000000000
000000000000001111000111001111000000000001000000100000
000000000000000001000100001001001001000000000000000000
000000000000010000000110000001101001010110000000000000
000000000000100000000000000000011111100001000000000000
000000000100000000000110001101100001000000010000000000
000000000000000000000000001011001000000000000000000000
000000000000000101000000000011011000010100100000000000
000000000000000000100000000000101001101001010001000000
000000000100100001100010100111101000001101000100000001
000000000000000000000100001011010000001111000000000000

.logic_tile 6 11
000000000000001000000110000011100000000010100100000000
000000000000000001000010111111101000000001110000000000
111000000000000000000000000001111010100001010000000000
000000000000000000000010101011101010000001010000000000
110010100000001101000110000101101011000110100000000000
100001000000000111000110100101111101000110000000000000
000000000000000011100000011101000000000010100100000000
000000000000000000000011011011101001000010110000000000
000000000000100001100010100011011110111101010000000000
000000000001010000100000001001011000010000100000000000
000000000000000000000110010111011110011100000000000000
000000000000000000000010101001011101001000000000000000
000000000000000001100110100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010110101000000000010000000000000
000000000000000000000110101101000000000000000000000000

.logic_tile 7 11
000000000000001001100000010101101101010111100000000000
000000000000000001000010101101101101000111010000000000
111000000000000111000000000101001101000100000000000000
000000000000001101000000000000101100000000000000000000
110000000000000000000111000000001110000000000000000000
100000000000000000000110000011001011000010000000000000
000000000000001000000111000000011100000010000000000000
000000000000000001000010101101011000000110000000000000
000000000000000101100010110101100000000011010100000000
000000000000000111100010011011001000000011000000100000
000000000000000101100000010101101011111110000000000000
000000000000000000000010011011111000111101010000000000
000000000000001000000000000111100001000010110100000000
000000000000000101000000001001101000000001010000000000
000000000000000000000000010101011010000010000000000000
000000000000000000000010100000110000000000000000000000

.logic_tile 8 11
000000000000001011100110000101101001011101100000000000
000000000000001001000000000011011100101101010000000000
000000000000000000000110010001011101100011000000000000
000000000000000101000011010001001101100000110000000000
000000000000000000000010100101011110011100000000000000
000000000000000101000111101101011101111100000000100010
000000000000001001100000011111011000101001010000000000
000000000000000001100010010011001010000001000000000000
000000000000001001100110110111111001000000000000000000
000000000000001101000010100000011101101000010000000000
000000000000001001000010000001111100101001110000000000
000000000000001101000010101101101101101010110000000000
000000000000000101100000001101101101111110000000000000
000000000000000000000000000101101100110110000000000000
000000000000000001000000010001011111000000000000000000
000000000000000001000010010001001101001100000000000000

.logic_tile 9 11
000000000000000000000010101001100001000010100000000000
000000000000000111000000000111101100000000100000000000
000000000000000101000011110001001011101001010000000000
000000000000000000000010000101011000001001010000000000
000000000000001000000010100101100000000010000000000000
000000000000000011000000000001100000000000000000000000
000000000000000111000111010111011001101001010000000000
000000000000000101000111010111011010010100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000101111011110000010000000000
000000000000001001000000000101101011110000110000000000
000000000000001001000000001111101011100000000000000000
000000000000000001000000000101001011000100100000000000
000000000000000001100000000101100000000010100000000000
000000000000000001000000001001001010000011100000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000001010000100000000000000
001000000000000000000000000000010000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000010000000001000010000000000000
001000000000000000000010010000001100000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000001
001000000000000000000000000000100000000001000010000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000111000011100000000000000000000000000000
001001000000100000000000000000000000000000000000000000
000000000000001111100000001000011010000100000000000000
000000000000000111000000000101010000000000000000000000
000000000000000101000000000011100000000010000010000000
001000000000001111000011110111100000000011000000100000
000000000000000111100010100111111001000000000010100000
001000000000001111000000001101101000000100000000000000
000000000000000000000000001001001001111111100000000000
001000000000000000000000001111011010111111000000000000
000000000000000001100110001001100000000000000000000001
001000000000000000100000000111000000000001000000100000
000000000000000001100000000000011100000000100000000100
001000000000000000000000000000001010000000000000000000
000000000000001001100010000000011110000000100000000000
001000000000000001000000000000001010000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000011100111011001100000000001000000000000
001000000000000000000110000001001010000000000000000000
111000000000001001100000010001111000000001000000000000
000000000000001011000010000001100000000000000000000000
010000000000001011100010000011000001000000100000000000
111000000000000001000000000000101110000000000001000000
000000000000000000000111001000000000000000000100000000
001000000000001101000100000101000000000010000000000010
000000000000000000000110000001001010010110110010000000
001000000000000000000000001001101010101011110000000010
000000000000000000000000000111011010000010000010000000
001000000000000000000000000000010000000000000000000000
000000000000000011000000000011000001000010000010000000
001000000000000000000000000000101110000000000010000000
000000000000000001000000000001111000000000000000000000
001000000000000000000000000000011000001000000010100000

.logic_tile 5 12
010000000000000000000000000111100000000000001000000000
001000000000000000000000000000100000000000000000001000
111001000000001000000111000111000001000000001000000000
000000000000000001000100000000101001000000000000000000
110010100000000000000000000011001001001100110000000000
011001000000000000000000000000101011110011000000000000
000000000000000000000111000111100000000010000000000000
001000000000000000000100000000100000000000000000000000
000000000000010000000110011000011110001100110000000000
001000000000100000000011011101010000110011000000000000
000000000000000001100000000001100000000010000100000001
001000000000000000000000000000000000000000000000100000
000000000000010000000110110011100000000010000000000000
001000000000100000000010000000000000000000000000000000
000000000000000000000110010000000000000010000100000000
001000000000000000000010001111000000000000000000100010

.logic_tile 6 12
010000001100000000000111000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
111000000000000000000010101101000001000011100100000000
000000000000000000000000000101001001000001010000000000
110000000000000001100000011001001101101000000000000000
101000000000000000000010011101101111110110110000000000
000000000000001001000110100000000000000010000000100000
001000000000000001000000001001000000000000000000000000
000000000000001001100000001111101010000011000000000000
001000000000000101000000000101010000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000110001111101100000011000100000000
001000000000001101000000001001100000001011000000000000

.logic_tile 7 12
010000000000000000000011101101101011111111000000000000
001000000000000000000000000111011010010110000000000000
111000000001001000000010110000000000000000000000000000
000000000000100111000010000000000000000000000000000000
110000000000000000000010010000000000000000000000000000
101000000000000000000011000000000000000000000000000000
000000000000001011100000000001111001101001010100000000
001000000000000111000000000011011100110111110000000000
000000000000000001100110000001011011000100000000000000
001000000000000000100000000111101111010100000000000000
000000000000000101100000000011101111001011100000000000
001000000000000000000010001001111001010111100000000000
000000000000000001000110100001001100010111110000000000
001000000000000000000000001111111011010001110000000000
000000000000000001100110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000111000000001011111011111001110000000000
000000000000000000000000000011111011100000110000000000
000000000000000001100000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000001000000110010011001110000000000000000000
001000000000000001000110000000110000001000000000000000
000000000000000000000110100101011000000100000000000000
001000000000000000000011111011101110010000000000000000
000000000000000101100110011111101010101000010000000000
001000000000000000100110101011001101010000100000000000
000000000000000001000110100011101010011111000000000000
001000000000000000000100001011011110011101010000000000
000000000000000101100000001000000001000000100000000000
001000000000000000000000000101001100000000000000000000

.logic_tile 9 12
010000000000001000000111000000000000000000000000000000
001000000000001011000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000001111000000010000001011010000000000000000
001000000000001011000011000101001001000000000000000000
000000000000000011100000001111001000111000000000000000
001000000000000000000010001101011111111100000000000000
000000000000000001000000000011001010010001110000000000
001000000000000000000000000001011010101010010000000000
000000000000001000000000000101111100101001010000000000
001000000000000001000000001001001111000111010000000000
000000000000000001000000010101001001010111110000000000
001000000000000000000010000101011001010011110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000010
000101010100000000
000000000100000000
000000000100000001
000000000100000010
000000000100010000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000100010
000001010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000111110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 2 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489_$glb_ce
.sym 4 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259_$glb_ce
.sym 7 CLK$SB_IO_IN_$glb_clk
.sym 8 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355_$glb_ce
.sym 54 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 232 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 405 $abc$7467$auto$alumacc.cc:491:replace_alu$992[15]
.sym 406 delay[2]
.sym 407 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 408 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 409 delay[1]
.sym 410 delay[6]
.sym 411 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2110[4]_new_
.sym 437 $auto$alumacc.cc:474:replace_alu$1001.C[1]
.sym 449 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 521 $abc$7467$add$rainbow.v:235$95_Y[2]
.sym 522 $abc$7467$add$rainbow.v:235$95_Y[3]
.sym 523 $abc$7467$add$rainbow.v:235$95_Y[4]
.sym 524 $abc$7467$add$rainbow.v:235$95_Y[5]
.sym 525 $abc$7467$add$rainbow.v:235$95_Y[6]
.sym 526 $abc$7467$add$rainbow.v:235$95_Y[7]
.sym 598 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 601 CLK$SB_IO_IN
.sym 633 $abc$7467$add$rainbow.v:235$95_Y[8]
.sym 634 $abc$7467$add$rainbow.v:235$95_Y[9]
.sym 635 $abc$7467$add$rainbow.v:235$95_Y[10]
.sym 636 $abc$7467$add$rainbow.v:235$95_Y[11]
.sym 637 $abc$7467$add$rainbow.v:235$95_Y[12]
.sym 638 $abc$7467$add$rainbow.v:235$95_Y[13]
.sym 639 $abc$7467$add$rainbow.v:235$95_Y[14]
.sym 640 $abc$7467$add$rainbow.v:235$95_Y[15]
.sym 746 delay[4]
.sym 747 delay[7]
.sym 748 delay[9]
.sym 749 delay[12]
.sym 750 delay[13]
.sym 751 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 752 delay[3]
.sym 753 delay[11]
.sym 778 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 790 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 812 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 822 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 828 DC$SB_IO_OUT
.sym 830 CLK$SB_IO_IN
.sym 833 DC$SB_IO_OUT
.sym 836 CLK$SB_IO_IN
.sym 850 DC$SB_IO_OUT
.sym 858 CLK$SB_IO_IN
.sym 860 $abc$7467$new_n495_
.sym 861 delay[14]
.sym 862 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2578[1]_new_
.sym 863 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3495[1]_new_
.sym 864 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3495[0]_new_
.sym 865 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[1]_new_
.sym 866 delay[8]
.sym 867 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[0]_new_
.sym 944 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259
.sym 966 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259
.sym 974 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259
.sym 975 delay[10]
.sym 976 $abc$7467$new_n496_
.sym 977 $abc$7467$procmux$673.B_AND_S[0]_new_
.sym 978 $abc$7467$new_n792_
.sym 979 $abc$7467$new_n793_
.sym 980 $abc$7467$procmux$673.B_AND_S[2]_new_
.sym 981 delay[15]
.sym 1029 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[0]_new_
.sym 1089 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5662
.sym 1092 DC$SB_IO_OUT
.sym 1093 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.sym 1095 $abc$7467$auto$opt_reduce.cc:132:opt_mux$918_new_inv_
.sym 1123 $abc$7467$new_n505_
.sym 1132 $abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.sym 1133 $abc$7467$new_n617_
.sym 1202 RST$SB_IO_OUT
.sym 1204 SCL$SB_IO_OUT
.sym 1206 $0\scl[0:0]
.sym 1210 $0\dc[0:0]
.sym 1239 DC$SB_IO_OUT
.sym 1241 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.sym 1250 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5662
.sym 1403 RST$SB_IO_OUT
.sym 1408 SCL$SB_IO_OUT
.sym 1414 RST$SB_IO_OUT
.sym 1424 SCL$SB_IO_OUT
.sym 1896 delay[7]
.sym 1953 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 2086 $PACKER_VCC_NET
.sym 2113 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 2115 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 2117 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 2118 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 2120 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 2123 $PACKER_VCC_NET
.sym 2125 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 2127 $auto$alumacc.cc:474:replace_alu$1001.C[1]
.sym 2128 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 2129 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 2174 delay[7]
.sym 2230 delay[7]
.sym 2234 $abc$7467$auto$alumacc.cc:491:replace_alu$1003[15]
.sym 2237 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 2250 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 2260 delay[3]
.sym 2262 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 2263 delay[4]
.sym 2264 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 2266 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 2269 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 2273 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 2302 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 2303 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 2304 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 2306 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 2308 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 2312 $PACKER_VCC_NET
.sym 2313 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 2315 $auto$alumacc.cc:474:replace_alu$1001.C[1]
.sym 2318 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 2319 $nextpnr_ICESTORM_LC_0$O
.sym 2321 $auto$alumacc.cc:474:replace_alu$1001.C[1]
.sym 2325 $auto$alumacc.cc:474:replace_alu$990.C[2]
.sym 2328 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 2331 $auto$alumacc.cc:474:replace_alu$990.C[3]
.sym 2333 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 2334 $PACKER_VCC_NET
.sym 2337 $auto$alumacc.cc:474:replace_alu$990.C[4]
.sym 2339 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 2343 $auto$alumacc.cc:474:replace_alu$990.C[5]
.sym 2345 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 2349 $auto$alumacc.cc:474:replace_alu$990.C[6]
.sym 2351 $PACKER_VCC_NET
.sym 2352 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 2355 $auto$alumacc.cc:474:replace_alu$990.C[7]
.sym 2358 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 2361 $auto$alumacc.cc:474:replace_alu$990.C[8]
.sym 2363 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 2369 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 2370 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 2371 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 2372 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 2373 $auto$alumacc.cc:474:replace_alu$1001.C[1]
.sym 2374 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 2375 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3471[3]_new_
.sym 2376 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 2384 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 2394 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2110[4]_new_
.sym 2395 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 2398 $abc$7467$auto$alumacc.cc:491:replace_alu$992[15]
.sym 2400 delay[2]
.sym 2404 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 2406 delay[8]
.sym 2407 delay[15]
.sym 2416 delay[2]
.sym 2417 $auto$alumacc.cc:474:replace_alu$990.C[8]
.sym 2424 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 2425 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 2431 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 2432 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 2433 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 2441 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 2451 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 2453 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 2454 $auto$alumacc.cc:474:replace_alu$990.C[9]
.sym 2457 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 2460 $auto$alumacc.cc:474:replace_alu$990.C[10]
.sym 2462 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 2466 $auto$alumacc.cc:474:replace_alu$990.C[11]
.sym 2469 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 2472 $auto$alumacc.cc:474:replace_alu$990.C[12]
.sym 2474 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 2478 $auto$alumacc.cc:474:replace_alu$990.C[13]
.sym 2481 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 2484 $auto$alumacc.cc:474:replace_alu$990.C[14]
.sym 2487 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 2490 $auto$alumacc.cc:474:replace_alu$990.C[15]
.sym 2492 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 2496 $nextpnr_ICESTORM_LC_1$I3
.sym 2499 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 2521 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 2523 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 2524 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 2525 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 2530 delay[6]
.sym 2535 delay[10]
.sym 2537 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 2538 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.sym 2539 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 2541 delay[4]
.sym 2543 delay[7]
.sym 2552 $nextpnr_ICESTORM_LC_1$I3
.sym 2559 $abc$7467$add$rainbow.v:235$95_Y[2]
.sym 2562 $abc$7467$new_n495_
.sym 2571 $abc$7467$add$rainbow.v:235$95_Y[6]
.sym 2578 delay[6]
.sym 2581 delay[8]
.sym 2584 delay[15]
.sym 2585 delay[1]
.sym 2586 delay[0]
.sym 2588 delay[7]
.sym 2593 $nextpnr_ICESTORM_LC_1$I3
.sym 2598 $abc$7467$new_n495_
.sym 2599 $abc$7467$add$rainbow.v:235$95_Y[2]
.sym 2603 delay[8]
.sym 2611 delay[15]
.sym 2615 delay[1]
.sym 2616 delay[0]
.sym 2617 $abc$7467$new_n495_
.sym 2620 $abc$7467$new_n495_
.sym 2622 $abc$7467$add$rainbow.v:235$95_Y[6]
.sym 2626 delay[7]
.sym 2629 delay[6]
.sym 2636 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259_$glb_ce
.sym 2637 CLK$SB_IO_IN_$glb_clk
.sym 2656 $PACKER_VCC_NET
.sym 2657 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 2658 $abc$7467$new_n495_
.sym 2659 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 2661 delay[1]
.sym 2663 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 2665 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 2667 $PACKER_VCC_NET
.sym 2668 delay[1]
.sym 2670 delay[6]
.sym 2672 delay[0]
.sym 2673 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 2676 $abc$7467$new_n495_
.sym 2677 $abc$7467$add$rainbow.v:235$95_Y[3]
.sym 2678 delay[14]
.sym 2679 $abc$7467$add$rainbow.v:235$95_Y[4]
.sym 2684 $abc$7467$add$rainbow.v:235$95_Y[8]
.sym 2701 delay[2]
.sym 2704 delay[1]
.sym 2705 delay[6]
.sym 2708 delay[0]
.sym 2713 delay[3]
.sym 2716 delay[4]
.sym 2718 delay[7]
.sym 2722 delay[5]
.sym 2724 $nextpnr_ICESTORM_LC_13$O
.sym 2727 delay[0]
.sym 2730 $auto$alumacc.cc:474:replace_alu$1027.C[2]
.sym 2733 delay[1]
.sym 2736 $auto$alumacc.cc:474:replace_alu$1027.C[3]
.sym 2739 delay[2]
.sym 2740 $auto$alumacc.cc:474:replace_alu$1027.C[2]
.sym 2742 $auto$alumacc.cc:474:replace_alu$1027.C[4]
.sym 2745 delay[3]
.sym 2746 $auto$alumacc.cc:474:replace_alu$1027.C[3]
.sym 2748 $auto$alumacc.cc:474:replace_alu$1027.C[5]
.sym 2750 delay[4]
.sym 2752 $auto$alumacc.cc:474:replace_alu$1027.C[4]
.sym 2754 $auto$alumacc.cc:474:replace_alu$1027.C[6]
.sym 2757 delay[5]
.sym 2758 $auto$alumacc.cc:474:replace_alu$1027.C[5]
.sym 2760 $auto$alumacc.cc:474:replace_alu$1027.C[7]
.sym 2763 delay[6]
.sym 2764 $auto$alumacc.cc:474:replace_alu$1027.C[6]
.sym 2766 $auto$alumacc.cc:474:replace_alu$1027.C[8]
.sym 2769 delay[7]
.sym 2770 $auto$alumacc.cc:474:replace_alu$1027.C[7]
.sym 2774 $abc$7467$auto$alumacc.cc:491:replace_alu$959[15]
.sym 2775 $abc$7467$new_n532_
.sym 2776 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3710[5]_new_
.sym 2777 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2569[4]_new_
.sym 2778 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 2779 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 2780 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 2781 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 2790 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 2799 delay[3]
.sym 2803 delay[4]
.sym 2805 $abc$7467$add$rainbow.v:235$95_Y[5]
.sym 2807 $abc$7467$auto$alumacc.cc:491:replace_alu$959[15]
.sym 2808 delay[5]
.sym 2809 $abc$7467$add$rainbow.v:235$95_Y[7]
.sym 2810 $abc$7467$add$rainbow.v:235$95_Y[10]
.sym 2813 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 2820 $abc$7467$add$rainbow.v:235$95_Y[15]
.sym 2822 $auto$alumacc.cc:474:replace_alu$1027.C[8]
.sym 2828 delay[8]
.sym 2829 delay[9]
.sym 2830 delay[15]
.sym 2838 delay[12]
.sym 2839 delay[13]
.sym 2841 delay[10]
.sym 2842 delay[11]
.sym 2853 delay[14]
.sym 2859 $auto$alumacc.cc:474:replace_alu$1027.C[9]
.sym 2861 delay[8]
.sym 2863 $auto$alumacc.cc:474:replace_alu$1027.C[8]
.sym 2865 $auto$alumacc.cc:474:replace_alu$1027.C[10]
.sym 2867 delay[9]
.sym 2869 $auto$alumacc.cc:474:replace_alu$1027.C[9]
.sym 2871 $auto$alumacc.cc:474:replace_alu$1027.C[11]
.sym 2873 delay[10]
.sym 2875 $auto$alumacc.cc:474:replace_alu$1027.C[10]
.sym 2877 $auto$alumacc.cc:474:replace_alu$1027.C[12]
.sym 2879 delay[11]
.sym 2881 $auto$alumacc.cc:474:replace_alu$1027.C[11]
.sym 2883 $auto$alumacc.cc:474:replace_alu$1027.C[13]
.sym 2886 delay[12]
.sym 2887 $auto$alumacc.cc:474:replace_alu$1027.C[12]
.sym 2889 $auto$alumacc.cc:474:replace_alu$1027.C[14]
.sym 2892 delay[13]
.sym 2893 $auto$alumacc.cc:474:replace_alu$1027.C[13]
.sym 2895 $auto$alumacc.cc:474:replace_alu$1027.C[15]
.sym 2897 delay[14]
.sym 2899 $auto$alumacc.cc:474:replace_alu$1027.C[14]
.sym 2904 delay[15]
.sym 2905 $auto$alumacc.cc:474:replace_alu$1027.C[15]
.sym 2909 $abc$7467$new_n535_
.sym 2910 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3724[1]_new_
.sym 2911 $abc$7467$new_n510_
.sym 2912 delay[5]
.sym 2913 delay[0]
.sym 2914 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2110[5]_new_
.sym 2915 $abc$7467$add$rainbow.v:235$95_Y[0]
.sym 2916 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3837[2]_new_
.sym 2926 delay[15]
.sym 2927 delay[2]
.sym 2930 $abc$7467$new_n532_
.sym 2932 delay[8]
.sym 2934 $abc$7467$auto$alumacc.cc:491:replace_alu$992[15]
.sym 2935 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2110[4]_new_
.sym 2940 delay[2]
.sym 2942 $abc$7467$add$rainbow.v:235$95_Y[14]
.sym 2944 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3724[1]_new_
.sym 2947 delay[15]
.sym 2950 delay[8]
.sym 2954 $abc$7467$new_n600_
.sym 2962 $abc$7467$add$rainbow.v:235$95_Y[4]
.sym 2963 delay[14]
.sym 2966 $abc$7467$add$rainbow.v:235$95_Y[12]
.sym 2970 $abc$7467$new_n495_
.sym 2971 $abc$7467$add$rainbow.v:235$95_Y[9]
.sym 2973 $abc$7467$add$rainbow.v:235$95_Y[11]
.sym 2975 $abc$7467$add$rainbow.v:235$95_Y[13]
.sym 2976 $abc$7467$add$rainbow.v:235$95_Y[3]
.sym 2993 $abc$7467$add$rainbow.v:235$95_Y[7]
.sym 2995 $abc$7467$add$rainbow.v:235$95_Y[4]
.sym 2998 $abc$7467$new_n495_
.sym 3001 $abc$7467$new_n495_
.sym 3004 $abc$7467$add$rainbow.v:235$95_Y[7]
.sym 3008 $abc$7467$new_n495_
.sym 3009 $abc$7467$add$rainbow.v:235$95_Y[9]
.sym 3014 $abc$7467$add$rainbow.v:235$95_Y[12]
.sym 3015 $abc$7467$new_n495_
.sym 3019 $abc$7467$add$rainbow.v:235$95_Y[13]
.sym 3020 $abc$7467$new_n495_
.sym 3027 delay[14]
.sym 3032 $abc$7467$add$rainbow.v:235$95_Y[3]
.sym 3034 $abc$7467$new_n495_
.sym 3037 $abc$7467$new_n495_
.sym 3040 $abc$7467$add$rainbow.v:235$95_Y[11]
.sym 3041 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259_$glb_ce
.sym 3042 CLK$SB_IO_IN_$glb_clk
.sym 3044 $abc$7467$procmux$673.B_AND_S[90]_new_
.sym 3045 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3500[0]_new_
.sym 3046 $abc$7467$auto$rtlil.cc:1836:ReduceOr$1013_new_inv_
.sym 3047 $abc$7467$auto$rtlil.cc:1835:ReduceAnd$983_new_
.sym 3048 $abc$7467$auto$rtlil.cc:1863:Or$965_new_inv_
.sym 3049 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[3]_new_
.sym 3050 $abc$7467$new_n511_
.sym 3051 $abc$7467$new_n775_
.sym 3058 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 3071 $abc$7467$new_n542_
.sym 3075 delay[10]
.sym 3076 DC$SB_IO_OUT
.sym 3077 $abc$7467$new_n516_
.sym 3078 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.sym 3084 state[0]
.sym 3097 $abc$7467$add$rainbow.v:235$95_Y[8]
.sym 3098 delay[14]
.sym 3099 $abc$7467$new_n496_
.sym 3101 delay[13]
.sym 3104 delay[15]
.sym 3105 $abc$7467$new_n495_
.sym 3106 delay[10]
.sym 3107 delay[9]
.sym 3108 delay[12]
.sym 3109 delay[13]
.sym 3112 delay[11]
.sym 3114 $abc$7467$new_n524_
.sym 3121 $abc$7467$procmux$673.B_AND_S[90]_new_
.sym 3122 delay[14]
.sym 3126 $abc$7467$add$rainbow.v:235$95_Y[14]
.sym 3127 delay[8]
.sym 3130 $abc$7467$new_n496_
.sym 3131 $abc$7467$procmux$673.B_AND_S[90]_new_
.sym 3133 $abc$7467$new_n524_
.sym 3138 $abc$7467$new_n495_
.sym 3139 $abc$7467$add$rainbow.v:235$95_Y[14]
.sym 3142 delay[11]
.sym 3143 delay[9]
.sym 3144 delay[10]
.sym 3145 delay[8]
.sym 3148 delay[8]
.sym 3149 delay[11]
.sym 3150 delay[9]
.sym 3151 delay[10]
.sym 3154 delay[14]
.sym 3155 delay[13]
.sym 3156 delay[12]
.sym 3157 delay[15]
.sym 3160 delay[9]
.sym 3161 delay[10]
.sym 3162 delay[8]
.sym 3163 delay[11]
.sym 3167 $abc$7467$new_n495_
.sym 3168 $abc$7467$add$rainbow.v:235$95_Y[8]
.sym 3172 delay[14]
.sym 3173 delay[13]
.sym 3174 delay[15]
.sym 3175 delay[12]
.sym 3176 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259_$glb_ce
.sym 3177 CLK$SB_IO_IN_$glb_clk
.sym 3179 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$5021[8]_new_
.sym 3180 $abc$7467$new_n524_
.sym 3181 $abc$7467$new_n767_
.sym 3182 $abc$7467$procmux$673.B_AND_S[22]_new_
.sym 3183 $abc$7467$procmux$673.B_AND_S[1]_new_
.sym 3184 $abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.sym 3185 $abc$7467$new_n617_
.sym 3186 $abc$7467$new_n766_
.sym 3194 $abc$7467$auto$rtlil.cc:1835:ReduceAnd$983_new_
.sym 3196 $abc$7467$new_n775_
.sym 3204 $abc$7467$auto$opt_reduce.cc:132:opt_mux$922_new_inv_
.sym 3206 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3207[1]_new_inv_
.sym 3210 $abc$7467$procmux$652_CMP_new_
.sym 3214 $abc$7467$auto$opt_reduce.cc:132:opt_mux$920_new_
.sym 3232 state[0]
.sym 3233 state[0]
.sym 3234 $abc$7467$auto$rtlil.cc:1836:ReduceOr$1013_new_inv_
.sym 3235 $abc$7467$add$rainbow.v:235$95_Y[15]
.sym 3238 $abc$7467$new_n505_
.sym 3239 $abc$7467$auto$opt_reduce.cc:132:opt_mux$918_new_inv_
.sym 3240 $abc$7467$new_n495_
.sym 3241 $abc$7467$add$rainbow.v:235$95_Y[10]
.sym 3244 $abc$7467$auto$rtlil.cc:1863:Or$965_new_inv_
.sym 3245 $abc$7467$new_n600_
.sym 3247 state[1]
.sym 3249 $abc$7467$new_n542_
.sym 3252 $abc$7467$new_n516_
.sym 3254 $abc$7467$procmux$673.B_AND_S[2]_new_
.sym 3255 $abc$7467$new_n559_
.sym 3257 $abc$7467$new_n542_
.sym 3260 $abc$7467$new_n792_
.sym 3261 $abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.sym 3265 $abc$7467$new_n542_
.sym 3266 $abc$7467$auto$opt_reduce.cc:132:opt_mux$918_new_inv_
.sym 3267 state[0]
.sym 3268 $abc$7467$new_n559_
.sym 3271 $abc$7467$new_n495_
.sym 3274 $abc$7467$add$rainbow.v:235$95_Y[10]
.sym 3277 $abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.sym 3279 $abc$7467$procmux$673.B_AND_S[2]_new_
.sym 3280 $abc$7467$auto$opt_reduce.cc:132:opt_mux$918_new_inv_
.sym 3284 $abc$7467$new_n516_
.sym 3286 state[1]
.sym 3289 $abc$7467$auto$rtlil.cc:1836:ReduceOr$1013_new_inv_
.sym 3290 $abc$7467$new_n542_
.sym 3291 state[1]
.sym 3295 $abc$7467$new_n792_
.sym 3296 $abc$7467$new_n600_
.sym 3297 state[0]
.sym 3298 $abc$7467$new_n505_
.sym 3301 state[1]
.sym 3303 $abc$7467$new_n516_
.sym 3304 $abc$7467$auto$rtlil.cc:1863:Or$965_new_inv_
.sym 3307 $abc$7467$add$rainbow.v:235$95_Y[15]
.sym 3309 $abc$7467$new_n495_
.sym 3311 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259_$glb_ce
.sym 3312 CLK$SB_IO_IN_$glb_clk
.sym 3314 $abc$7467$new_n580_
.sym 3315 $abc$7467$new_n542_
.sym 3316 RST$SB_IO_OUT
.sym 3317 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4939[0]_new_inv_
.sym 3318 $abc$7467$new_n516_
.sym 3319 $abc$7467$procmux$673.B_AND_S[97]_new_
.sym 3320 $0\dc[0:0]
.sym 3321 $abc$7467$new_n559_
.sym 3326 state[1]
.sym 3327 state[0]
.sym 3328 $abc$7467$new_n793_
.sym 3329 state[2]
.sym 3334 $abc$7467$procmux$673.B_AND_S[0]_new_
.sym 3335 state[1]
.sym 3336 state[0]
.sym 3338 DC$SB_IO_OUT
.sym 3343 state[2]
.sym 3345 state[3]
.sym 3346 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6223
.sym 3368 $abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.sym 3369 state[1]
.sym 3372 $abc$7467$new_n505_
.sym 3375 state[0]
.sym 3378 $abc$7467$new_n600_
.sym 3385 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5662
.sym 3389 $0\dc[0:0]
.sym 3398 $abc$7467$new_n498_
.sym 3406 $abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.sym 3409 $abc$7467$new_n600_
.sym 3426 $0\dc[0:0]
.sym 3430 state[0]
.sym 3433 state[1]
.sym 3442 $abc$7467$new_n505_
.sym 3443 state[1]
.sym 3444 state[0]
.sym 3445 $abc$7467$new_n498_
.sym 3446 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5662
.sym 3447 CLK$SB_IO_IN_$glb_clk
.sym 3450 $abc$7467$new_n632_
.sym 3451 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6223
.sym 3452 $abc$7467$procmux$652_CMP_new_
.sym 3453 $abc$7467$new_n504_
.sym 3454 $abc$7467$auto$opt_reduce.cc:132:opt_mux$920_new_
.sym 3455 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5656
.sym 3456 $abc$7467$new_n498_
.sym 3462 $abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.sym 3463 state[1]
.sym 3464 state[2]
.sym 3466 $abc$7467$new_n600_
.sym 3468 $abc$7467$new_n505_
.sym 3470 state[3]
.sym 3471 DC$SB_IO_OUT
.sym 3473 $0\scl[0:0]
.sym 3512 RST$SB_IO_OUT
.sym 3522 $0\scl[0:0]
.sym 3528 SCL$SB_IO_OUT
.sym 3538 RST$SB_IO_OUT
.sym 3549 $0\scl[0:0]
.sym 3560 SCL$SB_IO_OUT
.sym 3582 CLK$SB_IO_IN_$glb_clk
.sym 3596 state[0]
.sym 3597 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[2]_new_inv_
.sym 3599 $abc$7467$procmux$652_CMP_new_
.sym 3606 $0\scl[0:0]
.sym 3607 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6223
.sym 3616 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5656
.sym 4256 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3471[3]_new_
.sym 4258 $abc$7467$auto$alumacc.cc:491:replace_alu$1003[15]
.sym 4280 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 4283 $PACKER_VCC_NET
.sym 4289 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 4291 $PACKER_VCC_NET
.sym 4298 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 4300 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 4301 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 4302 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 4308 $auto$alumacc.cc:474:replace_alu$1001.C[1]
.sym 4310 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 4311 $nextpnr_ICESTORM_LC_7$O
.sym 4314 $auto$alumacc.cc:474:replace_alu$1001.C[1]
.sym 4317 $auto$alumacc.cc:474:replace_alu$1001.C[2]
.sym 4319 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 4320 $PACKER_VCC_NET
.sym 4323 $auto$alumacc.cc:474:replace_alu$1001.C[3]
.sym 4325 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 4329 $auto$alumacc.cc:474:replace_alu$1001.C[4]
.sym 4331 $PACKER_VCC_NET
.sym 4332 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 4335 $auto$alumacc.cc:474:replace_alu$1001.C[5]
.sym 4337 $PACKER_VCC_NET
.sym 4338 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 4341 $auto$alumacc.cc:474:replace_alu$1001.C[6]
.sym 4343 $PACKER_VCC_NET
.sym 4344 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 4347 $auto$alumacc.cc:474:replace_alu$1001.C[7]
.sym 4349 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 4350 $PACKER_VCC_NET
.sym 4353 $auto$alumacc.cc:474:replace_alu$1001.C[8]
.sym 4356 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 4388 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 4401 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 4421 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 4426 delay[5]
.sym 4427 $PACKER_VCC_NET
.sym 4431 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 4437 $auto$alumacc.cc:474:replace_alu$1001.C[8]
.sym 4445 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 4447 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 4456 $PACKER_VCC_NET
.sym 4457 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 4458 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 4460 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 4461 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 4467 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 4468 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 4470 $PACKER_VCC_NET
.sym 4474 $auto$alumacc.cc:474:replace_alu$1001.C[9]
.sym 4476 $PACKER_VCC_NET
.sym 4477 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 4480 $auto$alumacc.cc:474:replace_alu$1001.C[10]
.sym 4482 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 4486 $auto$alumacc.cc:474:replace_alu$1001.C[11]
.sym 4488 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 4492 $auto$alumacc.cc:474:replace_alu$1001.C[12]
.sym 4495 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 4498 $auto$alumacc.cc:474:replace_alu$1001.C[13]
.sym 4500 $PACKER_VCC_NET
.sym 4501 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 4504 $auto$alumacc.cc:474:replace_alu$1001.C[14]
.sym 4507 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 4510 $auto$alumacc.cc:474:replace_alu$1001.C[15]
.sym 4512 $PACKER_VCC_NET
.sym 4513 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 4516 $nextpnr_ICESTORM_LC_8$I3
.sym 4519 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 4538 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 4551 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 4553 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 4555 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 4557 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 4559 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 4560 $nextpnr_ICESTORM_LC_8$I3
.sym 4576 delay[10]
.sym 4601 $nextpnr_ICESTORM_LC_8$I3
.sym 4619 delay[10]
.sym 4662 delay[10]
.sym 4665 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.sym 4688 delay[0]
.sym 4697 delay[4]
.sym 4702 delay[3]
.sym 4703 delay[5]
.sym 4713 delay[2]
.sym 4716 delay[1]
.sym 4717 delay[6]
.sym 4721 delay[6]
.sym 4727 delay[1]
.sym 4735 delay[5]
.sym 4742 delay[2]
.sym 4747 delay[0]
.sym 4752 delay[4]
.sym 4757 delay[0]
.sym 4758 delay[1]
.sym 4759 delay[2]
.sym 4760 delay[3]
.sym 4765 delay[3]
.sym 4778 $auto$alumacc.cc:474:replace_alu$1001.C[1]
.sym 4784 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 4785 $PACKER_VCC_NET
.sym 4788 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 4790 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 4792 delay[0]
.sym 4795 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 4797 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 4801 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 4804 $abc$7467$procmux$673.B_AND_S[74]_new_
.sym 4805 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 4813 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 4816 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 4817 $PACKER_VCC_NET
.sym 4818 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 4819 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 4820 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 4821 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 4822 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 4823 $auto$alumacc.cc:474:replace_alu$1001.C[1]
.sym 4825 $PACKER_VCC_NET
.sym 4843 $nextpnr_ICESTORM_LC_5$O
.sym 4845 $auto$alumacc.cc:474:replace_alu$1001.C[1]
.sym 4849 $auto$alumacc.cc:474:replace_alu$957.C[2]
.sym 4851 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 4855 $auto$alumacc.cc:474:replace_alu$957.C[3]
.sym 4858 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 4861 $auto$alumacc.cc:474:replace_alu$957.C[4]
.sym 4864 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 4867 $auto$alumacc.cc:474:replace_alu$957.C[5]
.sym 4869 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 4870 $PACKER_VCC_NET
.sym 4873 $auto$alumacc.cc:474:replace_alu$957.C[6]
.sym 4875 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 4876 $PACKER_VCC_NET
.sym 4879 $auto$alumacc.cc:474:replace_alu$957.C[7]
.sym 4881 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 4882 $PACKER_VCC_NET
.sym 4885 $auto$alumacc.cc:474:replace_alu$957.C[8]
.sym 4888 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 4917 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 4918 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 4920 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 4923 delay[5]
.sym 4924 $abc$7467$new_n532_
.sym 4929 $auto$alumacc.cc:474:replace_alu$957.C[8]
.sym 4937 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 4939 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 4940 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 4941 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 4946 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 4952 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 4953 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 4955 $PACKER_VCC_NET
.sym 4961 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 4963 $PACKER_VCC_NET
.sym 4966 $auto$alumacc.cc:474:replace_alu$957.C[9]
.sym 4968 $PACKER_VCC_NET
.sym 4969 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 4972 $auto$alumacc.cc:474:replace_alu$957.C[10]
.sym 4975 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 4978 $auto$alumacc.cc:474:replace_alu$957.C[11]
.sym 4980 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 4984 $auto$alumacc.cc:474:replace_alu$957.C[12]
.sym 4987 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 4990 $auto$alumacc.cc:474:replace_alu$957.C[13]
.sym 4992 $PACKER_VCC_NET
.sym 4993 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 4996 $auto$alumacc.cc:474:replace_alu$957.C[14]
.sym 4999 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 5002 $auto$alumacc.cc:474:replace_alu$957.C[15]
.sym 5004 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 5005 $PACKER_VCC_NET
.sym 5008 $nextpnr_ICESTORM_LC_6$I3
.sym 5010 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 5028 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2110[4]_new_
.sym 5040 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 5042 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 5044 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 5046 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 5052 $nextpnr_ICESTORM_LC_6$I3
.sym 5060 delay[5]
.sym 5066 delay[2]
.sym 5068 delay[6]
.sym 5074 delay[7]
.sym 5077 delay[13]
.sym 5079 delay[3]
.sym 5081 delay[4]
.sym 5083 delay[9]
.sym 5084 delay[12]
.sym 5088 delay[11]
.sym 5093 $nextpnr_ICESTORM_LC_6$I3
.sym 5096 delay[5]
.sym 5097 delay[3]
.sym 5098 delay[4]
.sym 5099 delay[2]
.sym 5103 delay[5]
.sym 5105 delay[4]
.sym 5108 delay[7]
.sym 5109 delay[6]
.sym 5116 delay[11]
.sym 5120 delay[9]
.sym 5126 delay[12]
.sym 5135 delay[13]
.sym 5162 DC$SB_IO_OUT
.sym 5163 delay[0]
.sym 5170 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3500[0]_new_
.sym 5173 $abc$7467$auto$rtlil.cc:1863:Or$976_new_inv_
.sym 5180 delay[4]
.sym 5182 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3710[5]_new_
.sym 5183 $abc$7467$add$rainbow.v:235$95_Y[5]
.sym 5184 delay[0]
.sym 5186 delay[3]
.sym 5189 delay[7]
.sym 5191 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2569[4]_new_
.sym 5192 delay[1]
.sym 5193 $PACKER_VCC_NET
.sym 5194 delay[6]
.sym 5196 $abc$7467$new_n495_
.sym 5198 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2578[1]_new_
.sym 5199 delay[5]
.sym 5202 $abc$7467$add$rainbow.v:235$95_Y[0]
.sym 5206 $abc$7467$new_n510_
.sym 5208 delay[0]
.sym 5210 delay[2]
.sym 5213 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2578[1]_new_
.sym 5214 delay[1]
.sym 5215 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2569[4]_new_
.sym 5216 delay[0]
.sym 5219 delay[2]
.sym 5220 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2569[4]_new_
.sym 5221 $abc$7467$new_n510_
.sym 5222 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3710[5]_new_
.sym 5225 delay[3]
.sym 5226 delay[1]
.sym 5227 delay[0]
.sym 5232 $abc$7467$new_n495_
.sym 5233 $abc$7467$add$rainbow.v:235$95_Y[5]
.sym 5237 $abc$7467$new_n495_
.sym 5239 $abc$7467$add$rainbow.v:235$95_Y[0]
.sym 5244 delay[4]
.sym 5245 delay[5]
.sym 5249 $PACKER_VCC_NET
.sym 5251 delay[0]
.sym 5256 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3710[5]_new_
.sym 5257 delay[6]
.sym 5258 delay[7]
.sym 5259 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259_$glb_ce
.sym 5260 CLK$SB_IO_IN_$glb_clk
.sym 5274 $abc$7467$new_n535_
.sym 5289 $abc$7467$procmux$673.B_AND_S[74]_new_
.sym 5294 $abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.sym 5303 $abc$7467$auto$alumacc.cc:491:replace_alu$959[15]
.sym 5305 $abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.sym 5306 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3495[1]_new_
.sym 5307 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3495[0]_new_
.sym 5308 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[1]_new_
.sym 5309 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2110[4]_new_
.sym 5310 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[0]_new_
.sym 5311 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$5021[8]_new_
.sym 5313 $abc$7467$new_n510_
.sym 5314 delay[2]
.sym 5315 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3495[0]_new_
.sym 5316 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2110[5]_new_
.sym 5318 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3837[2]_new_
.sym 5319 $abc$7467$new_n516_
.sym 5321 $abc$7467$auto$rtlil.cc:1836:ReduceOr$1013_new_inv_
.sym 5322 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.sym 5323 $abc$7467$auto$alumacc.cc:491:replace_alu$1003[15]
.sym 5327 $abc$7467$procmux$673.B_AND_S[90]_new_
.sym 5329 $abc$7467$new_n542_
.sym 5330 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3471[3]_new_
.sym 5332 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[3]_new_
.sym 5333 $abc$7467$new_n511_
.sym 5336 $abc$7467$auto$rtlil.cc:1836:ReduceOr$1013_new_inv_
.sym 5337 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.sym 5339 $abc$7467$new_n542_
.sym 5343 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3495[0]_new_
.sym 5344 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3495[1]_new_
.sym 5348 $abc$7467$auto$alumacc.cc:491:replace_alu$1003[15]
.sym 5349 $abc$7467$new_n511_
.sym 5350 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3471[3]_new_
.sym 5354 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3495[0]_new_
.sym 5355 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[3]_new_
.sym 5356 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[1]_new_
.sym 5357 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3837[2]_new_
.sym 5360 $abc$7467$auto$alumacc.cc:491:replace_alu$959[15]
.sym 5361 $abc$7467$new_n511_
.sym 5362 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[3]_new_
.sym 5367 delay[2]
.sym 5368 $abc$7467$new_n510_
.sym 5372 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2110[5]_new_
.sym 5373 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[1]_new_
.sym 5374 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2110[4]_new_
.sym 5375 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[0]_new_
.sym 5378 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$5021[8]_new_
.sym 5379 $abc$7467$new_n516_
.sym 5380 $abc$7467$procmux$673.B_AND_S[90]_new_
.sym 5381 $abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.sym 5397 $abc$7467$procmux$673.B_AND_S[90]_new_
.sym 5398 DC$SB_IO_OUT
.sym 5399 state[2]
.sym 5401 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6223
.sym 5405 state[3]
.sym 5408 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6223
.sym 5409 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_
.sym 5411 $abc$7467$auto$rtlil.cc:1836:ReduceOr$1026_new_inv_
.sym 5417 $abc$7467$auto$rtlil.cc:1836:ReduceOr$1026_new_inv_
.sym 5418 $abc$7467$new_n538_
.sym 5428 $abc$7467$auto$rtlil.cc:1836:ReduceOr$1026_new_inv_
.sym 5429 $abc$7467$procmux$673.B_AND_S[22]_new_
.sym 5431 state[1]
.sym 5432 $abc$7467$procmux$673.B_AND_S[2]_new_
.sym 5433 $abc$7467$new_n766_
.sym 5434 $abc$7467$auto$alumacc.cc:491:replace_alu$992[15]
.sym 5435 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3500[0]_new_
.sym 5436 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3724[1]_new_
.sym 5437 $abc$7467$procmux$673.B_AND_S[0]_new_
.sym 5438 $abc$7467$auto$rtlil.cc:1863:Or$965_new_inv_
.sym 5439 $abc$7467$procmux$673.B_AND_S[97]_new_
.sym 5440 state[2]
.sym 5442 $abc$7467$auto$opt_reduce.cc:132:opt_mux$922_new_inv_
.sym 5443 $abc$7467$auto$rtlil.cc:1836:ReduceOr$1026_new_inv_
.sym 5445 $abc$7467$auto$rtlil.cc:1863:Or$976_new_inv_
.sym 5448 $abc$7467$procmux$652_CMP_new_
.sym 5449 $abc$7467$procmux$673.B_AND_S[74]_new_
.sym 5451 state[2]
.sym 5452 $abc$7467$auto$opt_reduce.cc:132:opt_mux$920_new_
.sym 5455 $abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.sym 5461 $abc$7467$procmux$673.B_AND_S[97]_new_
.sym 5462 $abc$7467$auto$rtlil.cc:1836:ReduceOr$1026_new_inv_
.sym 5465 $abc$7467$procmux$673.B_AND_S[22]_new_
.sym 5466 $abc$7467$procmux$673.B_AND_S[97]_new_
.sym 5467 $abc$7467$procmux$673.B_AND_S[74]_new_
.sym 5468 $abc$7467$auto$rtlil.cc:1836:ReduceOr$1026_new_inv_
.sym 5471 state[2]
.sym 5472 $abc$7467$new_n766_
.sym 5473 $abc$7467$procmux$673.B_AND_S[2]_new_
.sym 5474 $abc$7467$procmux$673.B_AND_S[74]_new_
.sym 5478 $abc$7467$procmux$652_CMP_new_
.sym 5479 $abc$7467$auto$rtlil.cc:1863:Or$976_new_inv_
.sym 5483 $abc$7467$procmux$673.B_AND_S[0]_new_
.sym 5484 $abc$7467$auto$rtlil.cc:1863:Or$965_new_inv_
.sym 5489 $abc$7467$auto$alumacc.cc:491:replace_alu$992[15]
.sym 5491 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3724[1]_new_
.sym 5492 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3500[0]_new_
.sym 5495 $abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.sym 5496 $abc$7467$auto$opt_reduce.cc:132:opt_mux$920_new_
.sym 5497 $abc$7467$auto$opt_reduce.cc:132:opt_mux$922_new_inv_
.sym 5498 state[1]
.sym 5501 state[2]
.sym 5502 $abc$7467$auto$opt_reduce.cc:132:opt_mux$922_new_inv_
.sym 5503 $abc$7467$auto$opt_reduce.cc:132:opt_mux$920_new_
.sym 5504 $abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.sym 5521 $0\scl[0:0]
.sym 5522 $abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.sym 5530 $abc$7467$procmux$673.B_AND_S[1]_new_
.sym 5533 $abc$7467$new_n767_
.sym 5540 state[0]
.sym 5543 state[1]
.sym 5549 $abc$7467$new_n505_
.sym 5551 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5656
.sym 5552 $abc$7467$procmux$673.B_AND_S[22]_new_
.sym 5553 $abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.sym 5554 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.sym 5555 state[2]
.sym 5556 $abc$7467$new_n498_
.sym 5558 $abc$7467$new_n542_
.sym 5559 state[3]
.sym 5560 $abc$7467$procmux$652_CMP_new_
.sym 5562 $abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.sym 5564 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3207[1]_new_inv_
.sym 5566 state[0]
.sym 5569 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_
.sym 5570 $abc$7467$procmux$673.B_AND_S[97]_new_
.sym 5571 $abc$7467$auto$rtlil.cc:1836:ReduceOr$1026_new_inv_
.sym 5575 RST$SB_IO_OUT
.sym 5577 $abc$7467$new_n516_
.sym 5578 $abc$7467$new_n538_
.sym 5582 $abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.sym 5583 $abc$7467$new_n498_
.sym 5589 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3207[1]_new_inv_
.sym 5591 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_
.sym 5594 $abc$7467$auto$rtlil.cc:1836:ReduceOr$1026_new_inv_
.sym 5595 RST$SB_IO_OUT
.sym 5596 $abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.sym 5597 $abc$7467$procmux$673.B_AND_S[97]_new_
.sym 5600 $abc$7467$procmux$673.B_AND_S[22]_new_
.sym 5601 $abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.sym 5602 $abc$7467$new_n498_
.sym 5606 $abc$7467$new_n505_
.sym 5609 state[0]
.sym 5613 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3207[1]_new_inv_
.sym 5615 $abc$7467$new_n538_
.sym 5618 state[2]
.sym 5619 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.sym 5620 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_
.sym 5621 state[3]
.sym 5624 $abc$7467$new_n516_
.sym 5625 $abc$7467$new_n542_
.sym 5626 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.sym 5627 $abc$7467$procmux$652_CMP_new_
.sym 5628 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5656
.sym 5629 CLK$SB_IO_IN_$glb_clk
.sym 5643 $abc$7467$new_n580_
.sym 5647 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5656
.sym 5654 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6217
.sym 5657 $abc$7467$auto$opt_reduce.cc:132:opt_mux$920_new_
.sym 5658 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4939[0]_new_inv_
.sym 5673 state[2]
.sym 5675 state[3]
.sym 5676 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[2]_new_inv_
.sym 5677 state[0]
.sym 5680 $abc$7467$auto$opt_reduce.cc:132:opt_mux$922_new_inv_
.sym 5681 $abc$7467$new_n542_
.sym 5682 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3207[1]_new_inv_
.sym 5684 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_
.sym 5685 state[0]
.sym 5687 $abc$7467$new_n559_
.sym 5693 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.sym 5695 $abc$7467$new_n498_
.sym 5697 $abc$7467$new_n632_
.sym 5700 $abc$7467$new_n504_
.sym 5701 $abc$7467$auto$opt_reduce.cc:132:opt_mux$920_new_
.sym 5703 state[1]
.sym 5711 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_
.sym 5714 $abc$7467$new_n559_
.sym 5717 $abc$7467$new_n632_
.sym 5718 $abc$7467$new_n498_
.sym 5723 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3207[1]_new_inv_
.sym 5724 state[1]
.sym 5725 state[0]
.sym 5726 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[2]_new_inv_
.sym 5729 state[1]
.sym 5730 state[2]
.sym 5731 state[0]
.sym 5732 state[3]
.sym 5735 $abc$7467$new_n504_
.sym 5736 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[2]_new_inv_
.sym 5743 $abc$7467$new_n542_
.sym 5744 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.sym 5749 $abc$7467$auto$opt_reduce.cc:132:opt_mux$922_new_inv_
.sym 5750 $abc$7467$auto$opt_reduce.cc:132:opt_mux$920_new_
.sym 5766 $abc$7467$auto$opt_reduce.cc:132:opt_mux$922_new_inv_
.sym 5770 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3207[1]_new_inv_
.sym 5772 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_
.sym 6466 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 6472 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 6473 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 6474 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 6475 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 6482 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 6493 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 6495 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 6496 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 6502 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 6509 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 6514 $auto$alumacc.cc:474:replace_alu$1001.C[1]
.sym 6560 $abc$7467$procmux$673.B_AND_S[74]_new_
.sym 6616 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 6711 $abc$7467$procmux$673.B_AND_S[74]_new_
.sym 6812 cmd_counter[3]
.sym 6814 $PACKER_VCC_NET
.sym 6819 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 6823 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 6825 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 6827 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 6828 $abc$7467$new_n505_
.sym 6866 $abc$7467$auto$rtlil.cc:1863:Or$976_new_inv_
.sym 6870 $abc$7467$new_n531_
.sym 6910 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 6913 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 6916 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 6917 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 6928 $PACKER_VCC_NET
.sym 7011 delay[0]
.sym 7017 $abc$7467$auto$rtlil.cc:1863:Or$976_new_inv_
.sym 7018 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3500[0]_new_
.sym 7019 $abc$7467$shiftx$rainbow.v:375$118.buffer[0]_new_
.sym 7024 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[0]_new_
.sym 7030 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 7077 $abc$7467$auto$rtlil.cc:1836:ReduceOr$1026_new_inv_
.sym 7112 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 7114 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 7116 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 7120 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 7131 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_
.sym 7172 $abc$7467$procmux$742_Y[0]_new_inv_
.sym 7173 state[2]
.sym 7174 state[0]
.sym 7175 $abc$7467$procmux$742_Y[4]_new_inv_
.sym 7176 $abc$7467$new_n776_
.sym 7177 $abc$7467$new_n762_
.sym 7178 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$5031[2]_new_inv_
.sym 7179 state[3]
.sym 7214 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 7215 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 7218 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 7219 $abc$7467$auto$rtlil.cc:1836:ReduceOr$1026_new_inv_
.sym 7222 $abc$7467$new_n532_
.sym 7229 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 7230 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 7235 $abc$7467$new_n505_
.sym 7237 $abc$7467$procmux$673.B_AND_S[55]_new_
.sym 7274 $abc$7467$procmux$673.B_AND_S[50]_new_
.sym 7275 $abc$7467$new_n764_
.sym 7276 $abc$7467$new_n774_
.sym 7277 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_
.sym 7278 $abc$7467$new_n795_
.sym 7279 $abc$7467$new_n794_
.sym 7280 state[4]
.sym 7281 $abc$7467$new_n772_
.sym 7316 $abc$7467$new_n767_
.sym 7318 state[1]
.sym 7327 state[0]
.sym 7328 state[0]
.sym 7338 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 7376 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4998[6]_new_
.sym 7377 $abc$7467$procmux$673.B_AND_S[21]_new_
.sym 7378 $abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.sym 7379 $abc$7467$new_n600_
.sym 7380 $abc$7467$new_n505_
.sym 7381 $abc$7467$procmux$673.B_AND_S[55]_new_
.sym 7382 $abc$7467$new_n577_
.sym 7383 $abc$7467$new_n763_
.sym 7418 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 7423 $abc$7467$auto$opt_reduce.cc:132:opt_mux$920_new_
.sym 7427 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4939[0]_new_inv_
.sym 7429 $abc$7467$new_n617_
.sym 7430 state[1]
.sym 7432 $abc$7467$new_n538_
.sym 7433 state[2]
.sym 7478 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3231_new_inv_
.sym 7479 $abc$7467$new_n569_
.sym 7480 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[2]_new_inv_
.sym 7481 state[5]
.sym 7482 $abc$7467$auto$opt_reduce.cc:132:opt_mux$922_new_inv_
.sym 7483 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3207[1]_new_inv_
.sym 7484 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_
.sym 7485 $abc$7467$new_n538_
.sym 7522 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.sym 7531 $abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.sym 7536 $abc$7467$new_n505_
.sym 7538 $abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.sym 7584 $PACKER_GND_NET
.sym 7623 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_
.sym 7627 $abc$7467$new_n538_
.sym 8164 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 8166 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 8170 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 8171 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 8173 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 8174 $PACKER_VCC_NET
.sym 8175 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 8187 $auto$alumacc.cc:474:replace_alu$1001.C[1]
.sym 8191 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 8192 $nextpnr_ICESTORM_LC_4$O
.sym 8195 $auto$alumacc.cc:474:replace_alu$1001.C[1]
.sym 8198 $auto$alumacc.cc:474:replace_alu$979.C[2]
.sym 8200 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 8204 $auto$alumacc.cc:474:replace_alu$979.C[3]
.sym 8207 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 8210 $auto$alumacc.cc:474:replace_alu$979.C[4]
.sym 8213 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 8216 $auto$alumacc.cc:474:replace_alu$979.C[5]
.sym 8219 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 8222 $auto$alumacc.cc:474:replace_alu$979.C[6]
.sym 8224 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 8225 $PACKER_VCC_NET
.sym 8228 $auto$alumacc.cc:474:replace_alu$979.C[7]
.sym 8230 $PACKER_VCC_NET
.sym 8231 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 8234 $auto$alumacc.cc:474:replace_alu$979.C[8]
.sym 8236 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 8237 $PACKER_VCC_NET
.sym 8247 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6824
.sym 8248 $0\pixel_bit_counter[3:0][1]
.sym 8249 pixel_bit_counter[1]
.sym 8292 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 8314 $PACKER_VCC_NET
.sym 8318 $auto$alumacc.cc:474:replace_alu$979.C[8]
.sym 8328 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 8336 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 8337 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 8338 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 8341 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 8345 $PACKER_VCC_NET
.sym 8346 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 8347 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 8353 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 8355 $auto$alumacc.cc:474:replace_alu$979.C[9]
.sym 8357 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 8358 $PACKER_VCC_NET
.sym 8361 $auto$alumacc.cc:474:replace_alu$979.C[10]
.sym 8364 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 8367 $auto$alumacc.cc:474:replace_alu$979.C[11]
.sym 8369 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 8373 $auto$alumacc.cc:474:replace_alu$979.C[12]
.sym 8376 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 8379 $auto$alumacc.cc:474:replace_alu$979.C[13]
.sym 8382 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 8385 $auto$alumacc.cc:474:replace_alu$979.C[14]
.sym 8387 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 8391 $auto$alumacc.cc:474:replace_alu$979.C[15]
.sym 8393 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 8397 $abc$7467$auto$alumacc.cc:491:replace_alu$981[15]
.sym 8399 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 8416 $abc$7467$auto$rtlil.cc:1863:Or$976_new_inv_
.sym 8421 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 8431 $PACKER_VCC_NET
.sym 8433 $abc$7467$auto$rtlil.cc:1835:ReduceAnd$983_new_
.sym 8439 cmd_counter[1]
.sym 8441 $abc$7467$auto$alumacc.cc:491:replace_alu$981[15]
.sym 8450 $abc$7467$new_n505_
.sym 8459 $abc$7467$auto$rtlil.cc:1835:ReduceAnd$983_new_
.sym 8474 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.sym 8479 $abc$7467$auto$rtlil.cc:1835:ReduceAnd$983_new_
.sym 8480 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.sym 8481 $abc$7467$new_n505_
.sym 8482 $abc$7467$auto$alumacc.cc:491:replace_alu$981[15]
.sym 8530 $abc$7467$sub$rainbow.v:520$172_Y[2]
.sym 8531 $abc$7467$sub$rainbow.v:520$172_Y[3]
.sym 8532 $abc$7467$sub$rainbow.v:520$172_Y[4]
.sym 8533 $abc$7467$procmux$522.B_AND_S[8]_new_
.sym 8534 cmd_counter[3]
.sym 8535 $PACKER_VCC_NET
.sym 8546 $abc$7467$new_n505_
.sym 8559 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6793
.sym 8561 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 8581 $auto$alumacc.cc:474:replace_alu$1001.C[1]
.sym 8587 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 8588 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 8589 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 8591 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 8593 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 8595 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 8599 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 8600 $PACKER_VCC_NET
.sym 8601 $nextpnr_ICESTORM_LC_2$O
.sym 8603 $auto$alumacc.cc:474:replace_alu$1001.C[1]
.sym 8607 $auto$alumacc.cc:474:replace_alu$968.C[2]
.sym 8609 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 8613 $auto$alumacc.cc:474:replace_alu$968.C[3]
.sym 8616 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 8619 $auto$alumacc.cc:474:replace_alu$968.C[4]
.sym 8621 $PACKER_VCC_NET
.sym 8622 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 8625 $auto$alumacc.cc:474:replace_alu$968.C[5]
.sym 8627 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 8631 $auto$alumacc.cc:474:replace_alu$968.C[6]
.sym 8633 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 8637 $auto$alumacc.cc:474:replace_alu$968.C[7]
.sym 8639 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 8640 $PACKER_VCC_NET
.sym 8643 $auto$alumacc.cc:474:replace_alu$968.C[8]
.sym 8646 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 8652 cmd_counter[2]
.sym 8653 $abc$7467$procmux$522.B_AND_S[4]_new_
.sym 8655 $abc$7467$procmux$522.B_AND_S[3]_new_
.sym 8657 $abc$7467$new_n611_
.sym 8658 $abc$7467$procmux$522.B_AND_S[2]_new_
.sym 8661 state[3]
.sym 8668 $PACKER_VCC_NET
.sym 8675 $abc$7467$new_n532_
.sym 8680 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 8683 cmd_counter[3]
.sym 8684 $abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.sym 8685 $PACKER_VCC_NET
.sym 8687 $auto$alumacc.cc:474:replace_alu$968.C[8]
.sym 8698 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 8699 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 8702 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 8703 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 8704 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 8717 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 8719 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 8721 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 8724 $auto$alumacc.cc:474:replace_alu$968.C[9]
.sym 8727 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 8730 $auto$alumacc.cc:474:replace_alu$968.C[10]
.sym 8732 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 8736 $auto$alumacc.cc:474:replace_alu$968.C[11]
.sym 8738 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 8742 $auto$alumacc.cc:474:replace_alu$968.C[12]
.sym 8744 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 8748 $auto$alumacc.cc:474:replace_alu$968.C[13]
.sym 8750 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 8754 $auto$alumacc.cc:474:replace_alu$968.C[14]
.sym 8757 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 8760 $auto$alumacc.cc:474:replace_alu$968.C[15]
.sym 8763 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 8766 $abc$7467$auto$alumacc.cc:491:replace_alu$970[15]
.sym 8768 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 8775 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$5716[1]_new_inv_
.sym 8776 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 8777 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6793
.sym 8778 MOSI$SB_IO_OUT
.sym 8779 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5668
.sym 8781 $abc$7467$sub$rainbow.v:340$109_Y[0]
.sym 8798 cmd_counter[0]
.sym 8800 $abc$7467$new_n382_
.sym 8804 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 8805 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 8809 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 8810 $abc$7467$auto$alumacc.cc:491:replace_alu$970[15]
.sym 8819 delay[0]
.sym 8826 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3500[0]_new_
.sym 8827 $abc$7467$new_n531_
.sym 8835 $abc$7467$new_n532_
.sym 8839 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2110[4]_new_
.sym 8844 delay[1]
.sym 8848 $abc$7467$new_n532_
.sym 8849 $abc$7467$new_n531_
.sym 8850 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3500[0]_new_
.sym 8851 $abc$7467$auto$alumacc.cc:491:replace_alu$970[15]
.sym 8872 delay[1]
.sym 8874 delay[0]
.sym 8875 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2110[4]_new_
.sym 8897 $abc$7467$new_n349_
.sym 8898 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$6405[0]_new_inv_
.sym 8899 $abc$7467$new_n346_
.sym 8900 $abc$7467$add$rainbow.v:295$102_Y[0]
.sym 8901 $abc$7467$sub$rainbow.v:520$172_Y[0]
.sym 8902 params_left[9]
.sym 8903 cmd_counter[0]
.sym 8904 $abc$7467$new_n565_
.sym 8912 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_
.sym 8917 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_
.sym 8920 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 8923 cmd_counter[1]
.sym 8925 $abc$7467$auto$rtlil.cc:1835:ReduceAnd$983_new_
.sym 8928 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 8930 delay[1]
.sym 8931 $PACKER_VCC_NET
.sym 8932 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$6405[0]_new_inv_
.sym 8941 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 8945 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 8951 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 8953 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 8957 $PACKER_VCC_NET
.sym 8963 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 8964 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 8965 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 8969 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 8970 $nextpnr_ICESTORM_LC_3$O
.sym 8972 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 8976 $auto$alumacc.cc:474:replace_alu$1014.C[3]
.sym 8979 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 8982 $auto$alumacc.cc:474:replace_alu$1014.C[4]
.sym 8984 $PACKER_VCC_NET
.sym 8985 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 8988 $auto$alumacc.cc:474:replace_alu$1014.C[5]
.sym 8990 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 8994 $auto$alumacc.cc:474:replace_alu$1014.C[6]
.sym 8996 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 9000 $auto$alumacc.cc:474:replace_alu$1014.C[7]
.sym 9002 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 9006 $auto$alumacc.cc:474:replace_alu$1014.C[8]
.sym 9009 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 9012 $auto$alumacc.cc:474:replace_alu$1014.C[9]
.sym 9014 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 9015 $PACKER_VCC_NET
.sym 9020 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 9021 $abc$7467$new_n317_
.sym 9022 $abc$7467$auto$wreduce.cc:455:run$927[3]_new_
.sym 9023 $abc$7467$procmux$673.B_AND_S[84]_new_
.sym 9024 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4394[1]_new_
.sym 9025 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$1980_new_inv_
.sym 9026 $abc$7467$auto$wreduce.cc:455:run$923[1]_new_
.sym 9027 cmd_counter[1]
.sym 9049 $abc$7467$auto$wreduce.cc:455:run$923[1]_new_
.sym 9050 state[1]
.sym 9051 state[2]
.sym 9053 state[0]
.sym 9056 $auto$alumacc.cc:474:replace_alu$1014.C[9]
.sym 9062 $PACKER_VCC_NET
.sym 9065 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 9072 $abc$7467$new_n532_
.sym 9074 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 9075 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[0]_new_
.sym 9076 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 9077 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 9084 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 9085 $abc$7467$new_n535_
.sym 9088 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 9092 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 9093 $auto$alumacc.cc:474:replace_alu$1014.C[10]
.sym 9095 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 9099 $auto$alumacc.cc:474:replace_alu$1014.C[11]
.sym 9101 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 9102 $PACKER_VCC_NET
.sym 9105 $auto$alumacc.cc:474:replace_alu$1014.C[12]
.sym 9107 $PACKER_VCC_NET
.sym 9108 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 9111 $auto$alumacc.cc:474:replace_alu$1014.C[13]
.sym 9113 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 9114 $PACKER_VCC_NET
.sym 9117 $auto$alumacc.cc:474:replace_alu$1014.C[14]
.sym 9120 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 9123 $auto$alumacc.cc:474:replace_alu$1014.C[15]
.sym 9125 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 9126 $PACKER_VCC_NET
.sym 9129 $abc$7467$auto$alumacc.cc:491:replace_alu$1016[15]
.sym 9132 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 9136 $abc$7467$new_n535_
.sym 9137 $abc$7467$new_n532_
.sym 9138 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[0]_new_
.sym 9139 $abc$7467$auto$alumacc.cc:491:replace_alu$1016[15]
.sym 9143 $abc$7467$new_n608_
.sym 9144 state[1]
.sym 9145 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355
.sym 9146 $abc$7467$procmux$770_Y[3]_new_inv_
.sym 9147 $abc$7467$new_n563_
.sym 9148 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4975[3]_new_
.sym 9149 $abc$7467$procmux$742_Y[1]_new_inv_
.sym 9150 $abc$7467$new_n593_
.sym 9162 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 9168 state[4]
.sym 9170 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$6405[0]_new_inv_
.sym 9171 $abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.sym 9173 state[3]
.sym 9174 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_
.sym 9176 DC$SB_IO_OUT
.sym 9177 state[2]
.sym 9178 state[1]
.sym 9184 $abc$7467$procmux$742_Y[0]_new_inv_
.sym 9185 state[2]
.sym 9186 $abc$7467$auto$wreduce.cc:455:run$927[3]_new_
.sym 9187 $abc$7467$procmux$673.B_AND_S[84]_new_
.sym 9188 $abc$7467$new_n776_
.sym 9189 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$1980_new_inv_
.sym 9190 $abc$7467$procmux$742_Y[4]_new_inv_
.sym 9193 $abc$7467$new_n764_
.sym 9194 $abc$7467$new_n774_
.sym 9195 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_
.sym 9196 $abc$7467$new_n795_
.sym 9197 $abc$7467$new_n767_
.sym 9198 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_
.sym 9199 state[3]
.sym 9201 DC$SB_IO_OUT
.sym 9202 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6223
.sym 9203 $abc$7467$procmux$770_Y[3]_new_inv_
.sym 9204 $abc$7467$new_n563_
.sym 9205 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4975[3]_new_
.sym 9206 $abc$7467$new_n775_
.sym 9210 $abc$7467$procmux$673.B_AND_S[55]_new_
.sym 9211 $abc$7467$procmux$673.B_AND_S[18]_new_
.sym 9213 $0\scl[0:0]
.sym 9214 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$5031[2]_new_inv_
.sym 9217 $abc$7467$auto$wreduce.cc:455:run$927[3]_new_
.sym 9218 DC$SB_IO_OUT
.sym 9219 $abc$7467$new_n563_
.sym 9220 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$1980_new_inv_
.sym 9223 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4975[3]_new_
.sym 9225 $abc$7467$new_n795_
.sym 9226 $abc$7467$new_n767_
.sym 9229 $abc$7467$new_n776_
.sym 9230 $abc$7467$procmux$673.B_AND_S[84]_new_
.sym 9231 $abc$7467$procmux$742_Y[0]_new_inv_
.sym 9232 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_
.sym 9235 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$1980_new_inv_
.sym 9236 $abc$7467$new_n563_
.sym 9237 DC$SB_IO_OUT
.sym 9238 $abc$7467$auto$wreduce.cc:455:run$927[3]_new_
.sym 9241 $abc$7467$new_n775_
.sym 9242 $abc$7467$new_n774_
.sym 9243 $abc$7467$procmux$673.B_AND_S[18]_new_
.sym 9244 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$5031[2]_new_inv_
.sym 9247 $abc$7467$procmux$770_Y[3]_new_inv_
.sym 9248 state[3]
.sym 9249 state[2]
.sym 9250 $0\scl[0:0]
.sym 9253 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_
.sym 9254 $abc$7467$procmux$673.B_AND_S[55]_new_
.sym 9255 $0\scl[0:0]
.sym 9256 $abc$7467$procmux$770_Y[3]_new_inv_
.sym 9259 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_
.sym 9260 $abc$7467$new_n764_
.sym 9262 $abc$7467$procmux$742_Y[4]_new_inv_
.sym 9263 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6223
.sym 9264 CLK$SB_IO_IN_$glb_clk
.sym 9266 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6449
.sym 9267 $0\bit_counter[2:0][1]
.sym 9268 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6418
.sym 9269 $abc$7467$procmux$673.B_AND_S[18]_new_
.sym 9270 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 9271 $abc$7467$new_n574_
.sym 9272 $abc$7467$auto$wreduce.cc:455:run$935[3]_new_inv_
.sym 9273 $abc$7467$new_n609_
.sym 9282 state[2]
.sym 9286 $abc$7467$procmux$742_Y[4]_new_inv_
.sym 9287 state[1]
.sym 9290 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355
.sym 9291 state[0]
.sym 9292 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6223
.sym 9293 $abc$7467$new_n317_
.sym 9296 state[5]
.sym 9298 $abc$7467$auto$opt_reduce.cc:132:opt_mux$922_new_inv_
.sym 9299 $0\scl[0:0]
.sym 9300 $abc$7467$procmux$652_CMP_new_
.sym 9301 $abc$7467$auto$ice40_ffinit.cc:141:execute$7445
.sym 9307 $abc$7467$procmux$673.B_AND_S[50]_new_
.sym 9308 $abc$7467$procmux$673.B_AND_S[21]_new_
.sym 9309 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355
.sym 9310 $abc$7467$procmux$742_Y[4]_new_inv_
.sym 9311 $abc$7467$new_n617_
.sym 9313 $abc$7467$auto$opt_reduce.cc:132:opt_mux$920_new_
.sym 9314 state[3]
.sym 9315 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4998[6]_new_
.sym 9316 state[2]
.sym 9317 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4939[0]_new_inv_
.sym 9318 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6223
.sym 9319 $abc$7467$auto$wreduce.cc:455:run$923[1]_new_
.sym 9320 $abc$7467$new_n762_
.sym 9321 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$5031[2]_new_inv_
.sym 9322 $abc$7467$new_n763_
.sym 9323 $abc$7467$procmux$673.B_AND_S[42]_new_
.sym 9324 $abc$7467$auto$opt_reduce.cc:132:opt_mux$922_new_inv_
.sym 9325 $abc$7467$new_n771_
.sym 9326 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 9328 $abc$7467$new_n574_
.sym 9331 $abc$7467$procmux$673.B_AND_S[1]_new_
.sym 9332 $0\scl[0:0]
.sym 9333 $abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.sym 9334 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_
.sym 9336 $abc$7467$new_n794_
.sym 9337 $abc$7467$new_n538_
.sym 9338 $abc$7467$new_n793_
.sym 9340 state[2]
.sym 9341 $abc$7467$new_n538_
.sym 9342 $0\scl[0:0]
.sym 9343 state[3]
.sym 9346 $abc$7467$new_n574_
.sym 9347 $abc$7467$new_n762_
.sym 9348 $abc$7467$new_n538_
.sym 9349 $abc$7467$new_n763_
.sym 9352 $abc$7467$procmux$673.B_AND_S[42]_new_
.sym 9353 $abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.sym 9354 $abc$7467$auto$opt_reduce.cc:132:opt_mux$920_new_
.sym 9355 $abc$7467$auto$opt_reduce.cc:132:opt_mux$922_new_inv_
.sym 9358 $abc$7467$new_n538_
.sym 9360 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 9364 $abc$7467$new_n793_
.sym 9365 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$5031[2]_new_inv_
.sym 9366 $abc$7467$new_n794_
.sym 9370 $abc$7467$procmux$673.B_AND_S[21]_new_
.sym 9371 $abc$7467$procmux$673.B_AND_S[50]_new_
.sym 9372 $abc$7467$auto$wreduce.cc:455:run$923[1]_new_
.sym 9373 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355
.sym 9376 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_
.sym 9377 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4939[0]_new_inv_
.sym 9379 $abc$7467$procmux$742_Y[4]_new_inv_
.sym 9382 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4998[6]_new_
.sym 9383 $abc$7467$new_n617_
.sym 9384 $abc$7467$procmux$673.B_AND_S[1]_new_
.sym 9385 $abc$7467$new_n771_
.sym 9386 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6223
.sym 9387 CLK$SB_IO_IN_$glb_clk
.sym 9389 $abc$7467$procmux$673.B_AND_S[42]_new_
.sym 9390 $abc$7467$procmux$673.B_AND_S[45]_new_
.sym 9391 $abc$7467$new_n771_
.sym 9392 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_
.sym 9393 $abc$7467$new_n619_
.sym 9394 $abc$7467$procmux$806.B_AND_S[1]_new_
.sym 9395 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6217
.sym 9396 CS$SB_IO_OUT
.sym 9415 $abc$7467$auto$ice40_ffinit.cc:141:execute$7441
.sym 9416 $PACKER_VCC_NET
.sym 9422 state[4]
.sym 9431 $abc$7467$procmux$673.B_AND_S[21]_new_
.sym 9434 state[0]
.sym 9435 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3207[1]_new_inv_
.sym 9436 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 9437 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.sym 9438 $0\dc[0:0]
.sym 9439 $abc$7467$new_n569_
.sym 9442 $abc$7467$new_n505_
.sym 9443 $abc$7467$procmux$673.B_AND_S[55]_new_
.sym 9444 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_
.sym 9445 state[3]
.sym 9446 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4998[6]_new_
.sym 9447 $abc$7467$procmux$673.B_AND_S[45]_new_
.sym 9448 state[1]
.sym 9449 state[2]
.sym 9452 $abc$7467$new_n577_
.sym 9453 $abc$7467$new_n317_
.sym 9454 $abc$7467$new_n580_
.sym 9456 $abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.sym 9459 $0\scl[0:0]
.sym 9460 $abc$7467$procmux$652_CMP_new_
.sym 9461 $abc$7467$auto$rtlil.cc:1863:Or$976_new_inv_
.sym 9463 state[0]
.sym 9464 $abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.sym 9465 state[1]
.sym 9466 $abc$7467$new_n505_
.sym 9469 $abc$7467$procmux$652_CMP_new_
.sym 9470 $abc$7467$auto$rtlil.cc:1863:Or$976_new_inv_
.sym 9476 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3207[1]_new_inv_
.sym 9478 $abc$7467$new_n317_
.sym 9482 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 9483 $0\dc[0:0]
.sym 9484 $abc$7467$new_n569_
.sym 9488 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_
.sym 9489 state[3]
.sym 9490 state[2]
.sym 9493 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_
.sym 9494 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 9495 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.sym 9499 $abc$7467$procmux$673.B_AND_S[55]_new_
.sym 9500 $0\dc[0:0]
.sym 9501 $0\scl[0:0]
.sym 9502 $abc$7467$procmux$673.B_AND_S[45]_new_
.sym 9505 $abc$7467$new_n580_
.sym 9506 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4998[6]_new_
.sym 9507 $abc$7467$procmux$673.B_AND_S[21]_new_
.sym 9508 $abc$7467$new_n577_
.sym 9514 $0\bit_counter[2:0][2]
.sym 9515 bit_counter[2]
.sym 9516 $0\bit_counter[2:0][0]
.sym 9517 $abc$7467$auto$ice40_ffinit.cc:141:execute$7445
.sym 9518 bit_counter[0]
.sym 9519 $abc$7467$auto$ice40_ffinit.cc:141:execute$7441
.sym 9547 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6418
.sym 9554 state[0]
.sym 9555 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[2]_new_inv_
.sym 9556 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 9557 state[1]
.sym 9558 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3207[1]_new_inv_
.sym 9559 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_
.sym 9561 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3231_new_inv_
.sym 9562 state[0]
.sym 9564 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6223
.sym 9565 $PACKER_GND_NET
.sym 9568 state[2]
.sym 9572 state[5]
.sym 9578 state[3]
.sym 9582 state[4]
.sym 9586 state[1]
.sym 9587 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3207[1]_new_inv_
.sym 9588 state[0]
.sym 9592 state[0]
.sym 9593 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_
.sym 9595 state[1]
.sym 9599 state[5]
.sym 9600 state[4]
.sym 9604 $PACKER_GND_NET
.sym 9610 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[2]_new_inv_
.sym 9611 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 9612 state[0]
.sym 9613 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3231_new_inv_
.sym 9617 state[3]
.sym 9619 state[2]
.sym 9623 state[5]
.sym 9624 state[4]
.sym 9629 state[1]
.sym 9630 state[0]
.sym 9631 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_
.sym 9632 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6223
.sym 9633 CLK$SB_IO_IN_$glb_clk
.sym 10247 $abc$7467$new_n611_
.sym 10356 $0\pixel_bit_counter[3:0][2]
.sym 10357 $0\pixel_bit_counter[3:0][3]
.sym 10358 pixel_bit_counter[3]
.sym 10359 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 10361 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 10382 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 10386 $0\pixel_bit_counter[3:0][1]
.sym 10406 pixel_bit_counter[1]
.sym 10433 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6824
.sym 10437 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6793
.sym 10442 pixel_bit_counter[1]
.sym 10449 $0\pixel_bit_counter[3:0][1]
.sym 10452 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 10472 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 10473 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6793
.sym 10476 pixel_bit_counter[1]
.sym 10485 $0\pixel_bit_counter[3:0][1]
.sym 10510 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6824
.sym 10511 CLK$SB_IO_IN_$glb_clk
.sym 10513 $PACKER_VCC_NET
.sym 10517 pixel_bit_counter[2]
.sym 10518 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 10529 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6824
.sym 10530 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 10533 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6793
.sym 10538 $0\pixel_bit_counter[3:0][1]
.sym 10539 cmd_counter[2]
.sym 10540 $PACKER_VCC_NET
.sym 10541 cmd_counter[1]
.sym 10543 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 10548 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 10638 $abc$7467$add$rainbow.v:295$102_Y[2]
.sym 10639 $abc$7467$add$rainbow.v:295$102_Y[3]
.sym 10640 $abc$7467$add$rainbow.v:295$102_Y[4]
.sym 10641 cmd_counter[4]
.sym 10664 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 10665 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 10666 $PACKER_VCC_NET
.sym 10667 params_left[2]
.sym 10669 $0\pixel_bit_counter[3:0][1]
.sym 10678 cmd_counter[2]
.sym 10682 $abc$7467$procmux$522.B_AND_S[8]_new_
.sym 10683 cmd_counter[0]
.sym 10689 $abc$7467$procmux$522.B_AND_S[3]_new_
.sym 10691 cmd_counter[1]
.sym 10692 $PACKER_VCC_NET
.sym 10696 $abc$7467$add$rainbow.v:295$102_Y[3]
.sym 10697 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 10698 cmd_counter[4]
.sym 10699 cmd_counter[3]
.sym 10700 $PACKER_VCC_NET
.sym 10707 cmd_counter[3]
.sym 10708 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 10709 $nextpnr_ICESTORM_LC_15$O
.sym 10712 cmd_counter[0]
.sym 10715 $auto$alumacc.cc:474:replace_alu$1045.C[2]
.sym 10718 cmd_counter[1]
.sym 10721 $auto$alumacc.cc:474:replace_alu$1045.C[3]
.sym 10723 cmd_counter[2]
.sym 10724 $PACKER_VCC_NET
.sym 10725 $auto$alumacc.cc:474:replace_alu$1045.C[2]
.sym 10727 $auto$alumacc.cc:474:replace_alu$1045.C[4]
.sym 10729 cmd_counter[3]
.sym 10730 $PACKER_VCC_NET
.sym 10731 $auto$alumacc.cc:474:replace_alu$1045.C[3]
.sym 10735 cmd_counter[4]
.sym 10736 $PACKER_VCC_NET
.sym 10737 $auto$alumacc.cc:474:replace_alu$1045.C[4]
.sym 10740 $abc$7467$add$rainbow.v:295$102_Y[3]
.sym 10741 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 10742 cmd_counter[3]
.sym 10743 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 10747 $abc$7467$procmux$522.B_AND_S[3]_new_
.sym 10749 $abc$7467$procmux$522.B_AND_S[8]_new_
.sym 10756 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355_$glb_ce
.sym 10757 CLK$SB_IO_IN_$glb_clk
.sym 10759 $abc$7467$shiftx$rainbow.v:356$114.buffer[0]_new_
.sym 10760 $abc$7467$auto$simplemap.cc:168:logic_reduce$1837[1]_new_inv_
.sym 10761 $abc$7467$auto$opt_reduce.cc:132:opt_mux$912_new_
.sym 10763 $abc$7467$auto$wreduce.cc:455:run$937[3]_new_inv_
.sym 10764 $abc$7467$new_n400_
.sym 10765 params_left[5]
.sym 10766 $abc$7467$new_n333_
.sym 10779 cmd_counter[0]
.sym 10783 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 10788 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 10789 cmd_counter[4]
.sym 10791 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[0]_new_inv_
.sym 10792 cmd_counter[3]
.sym 10793 cmd_counter[2]
.sym 10794 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6793
.sym 10801 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$5716[1]_new_inv_
.sym 10802 $abc$7467$sub$rainbow.v:520$172_Y[2]
.sym 10803 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6793
.sym 10804 $abc$7467$sub$rainbow.v:520$172_Y[4]
.sym 10806 cmd_counter[3]
.sym 10808 $0\pixel_bit_counter[3:0][1]
.sym 10809 cmd_counter[2]
.sym 10810 $abc$7467$add$rainbow.v:295$102_Y[2]
.sym 10811 $abc$7467$sub$rainbow.v:520$172_Y[3]
.sym 10812 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 10813 cmd_counter[4]
.sym 10815 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 10818 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 10825 $abc$7467$auto$simplemap.cc:168:logic_reduce$1837[1]_new_inv_
.sym 10828 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 10831 $abc$7467$procmux$522.B_AND_S[2]_new_
.sym 10839 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 10840 $abc$7467$procmux$522.B_AND_S[2]_new_
.sym 10841 $abc$7467$add$rainbow.v:295$102_Y[2]
.sym 10842 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 10845 cmd_counter[4]
.sym 10846 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$5716[1]_new_inv_
.sym 10847 $abc$7467$sub$rainbow.v:520$172_Y[4]
.sym 10848 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 10857 $abc$7467$sub$rainbow.v:520$172_Y[3]
.sym 10858 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$5716[1]_new_inv_
.sym 10859 cmd_counter[3]
.sym 10860 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 10869 $abc$7467$auto$simplemap.cc:168:logic_reduce$1837[1]_new_inv_
.sym 10870 $0\pixel_bit_counter[3:0][1]
.sym 10871 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 10872 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6793
.sym 10875 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 10876 $abc$7467$sub$rainbow.v:520$172_Y[2]
.sym 10877 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$5716[1]_new_inv_
.sym 10878 cmd_counter[2]
.sym 10879 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355_$glb_ce
.sym 10880 CLK$SB_IO_IN_$glb_clk
.sym 10882 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[1]_new_inv_
.sym 10883 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[1]_new_inv_
.sym 10884 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[0]_new_inv_
.sym 10885 $abc$7467$new_n737_
.sym 10886 $abc$7467$new_n358_
.sym 10887 $abc$7467$new_n789_
.sym 10888 $abc$7467$new_n738_
.sym 10889 $abc$7467$new_n332_
.sym 10895 $abc$7467$new_n786_
.sym 10905 $PACKER_VCC_NET
.sym 10906 MOSI$SB_IO_OUT
.sym 10911 $PACKER_VCC_NET
.sym 10914 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 10917 $abc$7467$auto$wreduce.cc:455:run$925[3]_new_inv_
.sym 10923 $abc$7467$shiftx$rainbow.v:356$114.buffer[0]_new_
.sym 10925 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5668
.sym 10926 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_
.sym 10928 $abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.sym 10929 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_
.sym 10932 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$6405[0]_new_inv_
.sym 10935 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 10937 cmd_counter[0]
.sym 10938 $PACKER_VCC_NET
.sym 10940 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 10946 $abc$7467$shiftx$rainbow.v:375$118.buffer[0]_new_
.sym 10952 $abc$7467$procmux$561_Y[13]_new_
.sym 10964 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 10965 $abc$7467$procmux$561_Y[13]_new_
.sym 10969 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 10970 $abc$7467$procmux$561_Y[13]_new_
.sym 10971 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 10975 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$6405[0]_new_inv_
.sym 10977 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_
.sym 10980 $abc$7467$shiftx$rainbow.v:356$114.buffer[0]_new_
.sym 10981 $abc$7467$shiftx$rainbow.v:375$118.buffer[0]_new_
.sym 10982 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$6405[0]_new_inv_
.sym 10983 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_
.sym 10986 $abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.sym 10989 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_
.sym 10998 cmd_counter[0]
.sym 10999 $PACKER_VCC_NET
.sym 11002 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5668
.sym 11003 CLK$SB_IO_IN_$glb_clk
.sym 11005 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 11006 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 11007 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$1961[0]_new_inv_
.sym 11008 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 11009 $abc$7467$new_n392_
.sym 11010 $abc$7467$procmux$561_Y[13]_new_
.sym 11011 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 11012 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 11019 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5668
.sym 11023 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 11031 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6223
.sym 11032 cmd_counter[1]
.sym 11033 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355
.sym 11038 $abc$7467$auto$wreduce.cc:455:run$937[3]_new_inv_
.sym 11039 cmd_counter[2]
.sym 11040 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 11047 cmd_counter[3]
.sym 11048 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 11049 $abc$7467$procmux$673.B_AND_S[84]_new_
.sym 11050 $abc$7467$new_n358_
.sym 11051 params_left[9]
.sym 11055 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$5716[1]_new_inv_
.sym 11056 $abc$7467$new_n346_
.sym 11057 $PACKER_VCC_NET
.sym 11058 $abc$7467$sub$rainbow.v:520$172_Y[0]
.sym 11061 cmd_counter[4]
.sym 11062 $abc$7467$new_n349_
.sym 11065 cmd_counter[2]
.sym 11066 DC$SB_IO_OUT
.sym 11068 cmd_counter[0]
.sym 11071 $abc$7467$new_n347_
.sym 11073 $abc$7467$add$rainbow.v:295$102_Y[0]
.sym 11074 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 11075 $abc$7467$procmux$561_Y[13]_new_
.sym 11079 $abc$7467$add$rainbow.v:295$102_Y[0]
.sym 11080 $abc$7467$procmux$673.B_AND_S[84]_new_
.sym 11081 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 11082 $abc$7467$sub$rainbow.v:520$172_Y[0]
.sym 11086 $abc$7467$procmux$561_Y[13]_new_
.sym 11088 DC$SB_IO_OUT
.sym 11091 $abc$7467$new_n347_
.sym 11093 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$5716[1]_new_inv_
.sym 11094 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 11098 $PACKER_VCC_NET
.sym 11100 cmd_counter[0]
.sym 11103 $PACKER_VCC_NET
.sym 11105 cmd_counter[0]
.sym 11110 $abc$7467$new_n347_
.sym 11111 params_left[9]
.sym 11112 $abc$7467$new_n358_
.sym 11115 cmd_counter[0]
.sym 11117 $abc$7467$new_n349_
.sym 11118 $abc$7467$new_n346_
.sym 11121 cmd_counter[3]
.sym 11122 cmd_counter[4]
.sym 11123 cmd_counter[2]
.sym 11125 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355_$glb_ce
.sym 11126 CLK$SB_IO_IN_$glb_clk
.sym 11130 $abc$7467$sub$rainbow.v:340$109_Y[2]
.sym 11131 $abc$7467$sub$rainbow.v:340$109_Y[3]
.sym 11132 $abc$7467$sub$rainbow.v:340$109_Y[4]
.sym 11133 $abc$7467$auto$wreduce.cc:455:run$925[3]_new_inv_
.sym 11134 $abc$7467$procmux$561_Y[4]_new_
.sym 11135 $abc$7467$new_n366_
.sym 11144 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$6405[0]_new_inv_
.sym 11152 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 11154 params_left[2]
.sym 11157 $abc$7467$new_n347_
.sym 11159 params_left[9]
.sym 11160 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 11162 $abc$7467$new_n317_
.sym 11170 state[1]
.sym 11171 $abc$7467$new_n346_
.sym 11172 $abc$7467$new_n382_
.sym 11175 cmd_counter[0]
.sym 11176 $abc$7467$new_n565_
.sym 11179 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$1961[0]_new_inv_
.sym 11184 state[5]
.sym 11186 state[2]
.sym 11187 $abc$7467$auto$wreduce.cc:455:run$925[3]_new_inv_
.sym 11189 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 11190 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 11191 $abc$7467$procmux$561_Y[4]_new_
.sym 11192 cmd_counter[1]
.sym 11193 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355
.sym 11195 state[0]
.sym 11198 state[4]
.sym 11200 state[3]
.sym 11202 state[3]
.sym 11203 state[2]
.sym 11208 state[0]
.sym 11209 state[4]
.sym 11210 state[1]
.sym 11211 state[5]
.sym 11214 $abc$7467$auto$wreduce.cc:455:run$925[3]_new_inv_
.sym 11215 $abc$7467$new_n382_
.sym 11216 $abc$7467$procmux$561_Y[4]_new_
.sym 11217 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$1961[0]_new_inv_
.sym 11220 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 11223 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 11227 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$1961[0]_new_inv_
.sym 11229 $abc$7467$new_n382_
.sym 11232 cmd_counter[1]
.sym 11234 $abc$7467$new_n565_
.sym 11235 cmd_counter[0]
.sym 11239 cmd_counter[1]
.sym 11240 cmd_counter[0]
.sym 11241 $abc$7467$new_n565_
.sym 11244 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355
.sym 11245 $abc$7467$new_n346_
.sym 11246 cmd_counter[1]
.sym 11247 cmd_counter[0]
.sym 11248 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355_$glb_ce
.sym 11249 CLK$SB_IO_IN_$glb_clk
.sym 11251 $abc$7467$new_n592_
.sym 11252 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[6]_new_inv_
.sym 11253 $abc$7467$new_n607_
.sym 11254 $abc$7467$new_n407_
.sym 11255 $abc$7467$new_n591_
.sym 11256 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 11257 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 11258 params_left[2]
.sym 11265 $abc$7467$new_n382_
.sym 11267 $abc$7467$new_n317_
.sym 11272 state[5]
.sym 11275 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 11277 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6217
.sym 11278 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 11279 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[0]_new_inv_
.sym 11286 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[6]_new_inv_
.sym 11293 state[2]
.sym 11295 $abc$7467$procmux$673.B_AND_S[18]_new_
.sym 11297 $abc$7467$auto$wreduce.cc:455:run$925[3]_new_inv_
.sym 11298 $abc$7467$auto$wreduce.cc:455:run$923[1]_new_
.sym 11299 $abc$7467$new_n609_
.sym 11300 $abc$7467$new_n608_
.sym 11301 $abc$7467$new_n317_
.sym 11302 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$6405[0]_new_inv_
.sym 11303 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6223
.sym 11304 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4394[1]_new_
.sym 11305 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$1980_new_inv_
.sym 11306 $abc$7467$auto$wreduce.cc:455:run$935[3]_new_inv_
.sym 11307 $abc$7467$new_n593_
.sym 11308 $abc$7467$auto$wreduce.cc:455:run$937[3]_new_inv_
.sym 11310 $abc$7467$new_n607_
.sym 11312 $abc$7467$new_n611_
.sym 11314 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_
.sym 11316 DC$SB_IO_OUT
.sym 11320 $abc$7467$new_n591_
.sym 11321 $abc$7467$procmux$673.B_AND_S[90]_new_
.sym 11322 $abc$7467$procmux$742_Y[1]_new_inv_
.sym 11323 $abc$7467$new_n772_
.sym 11325 $abc$7467$new_n611_
.sym 11326 $abc$7467$procmux$673.B_AND_S[18]_new_
.sym 11327 $abc$7467$procmux$673.B_AND_S[90]_new_
.sym 11328 $abc$7467$new_n609_
.sym 11331 $abc$7467$procmux$742_Y[1]_new_inv_
.sym 11332 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_
.sym 11333 $abc$7467$new_n608_
.sym 11334 $abc$7467$new_n772_
.sym 11337 $abc$7467$new_n317_
.sym 11338 state[2]
.sym 11343 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$6405[0]_new_inv_
.sym 11344 $abc$7467$auto$wreduce.cc:455:run$937[3]_new_inv_
.sym 11345 $abc$7467$auto$wreduce.cc:455:run$935[3]_new_inv_
.sym 11349 $abc$7467$auto$wreduce.cc:455:run$923[1]_new_
.sym 11350 DC$SB_IO_OUT
.sym 11355 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4394[1]_new_
.sym 11356 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_
.sym 11357 $abc$7467$new_n591_
.sym 11358 $abc$7467$new_n593_
.sym 11361 $abc$7467$new_n607_
.sym 11362 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4394[1]_new_
.sym 11363 $abc$7467$new_n593_
.sym 11364 $abc$7467$auto$wreduce.cc:455:run$925[3]_new_inv_
.sym 11367 DC$SB_IO_OUT
.sym 11368 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$1980_new_inv_
.sym 11371 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6223
.sym 11372 CLK$SB_IO_IN_$glb_clk
.sym 11374 $abc$7467$shiftx$rainbow.v:375$118.buffer[0]_new_
.sym 11375 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489
.sym 11376 $abc$7467$new_n347_
.sym 11377 $abc$7467$new_n672_
.sym 11379 data[6]
.sym 11380 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 11381 $abc$7467$new_n423_
.sym 11387 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 11392 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355
.sym 11398 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 11400 $abc$7467$new_n407_
.sym 11405 bit_counter[1]
.sym 11406 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6449
.sym 11408 $0\bit_counter[2:0][1]
.sym 11416 $abc$7467$procmux$673.B_AND_S[0]_new_
.sym 11417 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6449
.sym 11419 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 11421 bit_counter[1]
.sym 11424 $0\bit_counter[2:0][1]
.sym 11425 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355
.sym 11426 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_
.sym 11427 $abc$7467$auto$wreduce.cc:455:run$923[1]_new_
.sym 11429 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 11430 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$6405[0]_new_inv_
.sym 11433 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6418
.sym 11440 $abc$7467$procmux$673.B_AND_S[21]_new_
.sym 11441 $abc$7467$auto$ice40_ffinit.cc:141:execute$7445
.sym 11445 $abc$7467$auto$ice40_ffinit.cc:141:execute$7441
.sym 11446 state[3]
.sym 11448 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6418
.sym 11451 $abc$7467$auto$ice40_ffinit.cc:141:execute$7445
.sym 11455 bit_counter[1]
.sym 11460 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$6405[0]_new_inv_
.sym 11462 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_
.sym 11468 $abc$7467$auto$wreduce.cc:455:run$923[1]_new_
.sym 11469 $abc$7467$procmux$673.B_AND_S[21]_new_
.sym 11474 state[3]
.sym 11475 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355
.sym 11478 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 11480 $abc$7467$procmux$673.B_AND_S[0]_new_
.sym 11481 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 11485 $abc$7467$auto$ice40_ffinit.cc:141:execute$7441
.sym 11486 $0\bit_counter[2:0][1]
.sym 11487 $abc$7467$auto$ice40_ffinit.cc:141:execute$7445
.sym 11490 $abc$7467$auto$ice40_ffinit.cc:141:execute$7441
.sym 11491 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6418
.sym 11492 $abc$7467$auto$ice40_ffinit.cc:141:execute$7445
.sym 11493 $0\bit_counter[2:0][1]
.sym 11494 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6449
.sym 11495 CLK$SB_IO_IN_$glb_clk
.sym 11497 data[3]
.sym 11498 $abc$7467$procmux$614.B_AND_S[8]_new_
.sym 11499 $abc$7467$new_n404_
.sym 11500 data[2]
.sym 11501 $abc$7467$techmap$shiftx$rainbow.v:375$118.$4\buffer[7:0][1]_new_
.sym 11502 $abc$7467$new_n671_
.sym 11504 $abc$7467$new_n422_
.sym 11515 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6418
.sym 11519 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 11520 $abc$7467$procmux$673.B_AND_S[0]_new_
.sym 11524 $abc$7467$auto$ice40_ffinit.cc:141:execute$7441
.sym 11527 CS$SB_IO_OUT
.sym 11539 $abc$7467$procmux$673.B_AND_S[45]_new_
.sym 11540 $abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.sym 11541 state[2]
.sym 11542 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355
.sym 11543 $abc$7467$procmux$673.B_AND_S[55]_new_
.sym 11545 state[3]
.sym 11549 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6217
.sym 11550 $abc$7467$new_n619_
.sym 11551 $0\scl[0:0]
.sym 11553 $abc$7467$new_n317_
.sym 11557 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_
.sym 11561 CS$SB_IO_OUT
.sym 11563 $abc$7467$new_n569_
.sym 11567 $abc$7467$procmux$806.B_AND_S[1]_new_
.sym 11569 $abc$7467$new_n538_
.sym 11572 $abc$7467$procmux$673.B_AND_S[45]_new_
.sym 11573 $0\scl[0:0]
.sym 11577 state[2]
.sym 11578 $abc$7467$new_n317_
.sym 11579 state[3]
.sym 11583 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355
.sym 11584 $abc$7467$new_n619_
.sym 11585 $abc$7467$new_n569_
.sym 11586 state[3]
.sym 11589 state[3]
.sym 11590 $abc$7467$new_n569_
.sym 11591 state[2]
.sym 11596 $abc$7467$procmux$673.B_AND_S[55]_new_
.sym 11597 $abc$7467$new_n538_
.sym 11598 state[2]
.sym 11601 CS$SB_IO_OUT
.sym 11602 $0\scl[0:0]
.sym 11603 $abc$7467$procmux$673.B_AND_S[55]_new_
.sym 11608 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_
.sym 11609 $abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.sym 11610 $abc$7467$procmux$673.B_AND_S[55]_new_
.sym 11613 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_
.sym 11614 $abc$7467$procmux$806.B_AND_S[1]_new_
.sym 11616 $abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.sym 11617 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6217
.sym 11618 CLK$SB_IO_IN_$glb_clk
.sym 11621 data[1]
.sym 11622 $abc$7467$new_n787_
.sym 11623 bit_counter[1]
.sym 11624 $abc$7467$new_n475_
.sym 11627 data[5]
.sym 11646 $abc$7467$auto$ice40_ffinit.cc:141:execute$7445
.sym 11665 $0\bit_counter[2:0][0]
.sym 11668 $PACKER_VCC_NET
.sym 11676 $PACKER_VCC_NET
.sym 11679 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6418
.sym 11680 bit_counter[2]
.sym 11682 $abc$7467$auto$ice40_ffinit.cc:141:execute$7445
.sym 11687 $0\bit_counter[2:0][2]
.sym 11688 bit_counter[1]
.sym 11691 bit_counter[0]
.sym 11692 $abc$7467$auto$ice40_ffinit.cc:141:execute$7441
.sym 11693 $nextpnr_ICESTORM_LC_11$O
.sym 11695 bit_counter[0]
.sym 11699 $auto$alumacc.cc:474:replace_alu$1042.C[2]
.sym 11701 bit_counter[1]
.sym 11702 $PACKER_VCC_NET
.sym 11707 bit_counter[2]
.sym 11708 $PACKER_VCC_NET
.sym 11709 $auto$alumacc.cc:474:replace_alu$1042.C[2]
.sym 11713 $abc$7467$auto$ice40_ffinit.cc:141:execute$7441
.sym 11718 $PACKER_VCC_NET
.sym 11721 bit_counter[0]
.sym 11725 $0\bit_counter[2:0][0]
.sym 11731 $abc$7467$auto$ice40_ffinit.cc:141:execute$7445
.sym 11736 $0\bit_counter[2:0][2]
.sym 11740 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6418
.sym 11741 CLK$SB_IO_IN_$glb_clk
.sym 12352 cmd_counter[4]
.sym 12464 $0\pixel_bit_counter[3:0][0]
.sym 12465 $0\rainbow[15:0][0]
.sym 12466 $abc$7467$auto$ice40_ffinit.cc:141:execute$7433
.sym 12470 pixel_bit_counter[0]
.sym 12516 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 12519 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 12544 pixel_bit_counter[2]
.sym 12547 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 12551 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6793
.sym 12555 pixel_bit_counter[1]
.sym 12557 $0\pixel_bit_counter[3:0][0]
.sym 12563 $PACKER_VCC_NET
.sym 12567 $0\pixel_bit_counter[3:0][3]
.sym 12568 pixel_bit_counter[3]
.sym 12571 pixel_bit_counter[0]
.sym 12572 $nextpnr_ICESTORM_LC_16$O
.sym 12575 pixel_bit_counter[0]
.sym 12578 $auto$alumacc.cc:474:replace_alu$1039.C[2]
.sym 12580 pixel_bit_counter[1]
.sym 12581 $PACKER_VCC_NET
.sym 12584 $auto$alumacc.cc:474:replace_alu$1039.C[3]
.sym 12586 $PACKER_VCC_NET
.sym 12587 pixel_bit_counter[2]
.sym 12588 $auto$alumacc.cc:474:replace_alu$1039.C[2]
.sym 12591 pixel_bit_counter[3]
.sym 12593 $PACKER_VCC_NET
.sym 12594 $auto$alumacc.cc:474:replace_alu$1039.C[3]
.sym 12600 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 12605 $0\pixel_bit_counter[3:0][0]
.sym 12616 $0\pixel_bit_counter[3:0][3]
.sym 12619 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6793
.sym 12620 CLK$SB_IO_IN_$glb_clk
.sym 12622 $abc$7467$new_n784_
.sym 12623 $abc$7467$new_n778_
.sym 12624 $abc$7467$new_n658_
.sym 12628 pixel_data[4]
.sym 12629 pixel_data[0]
.sym 12633 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[1]_new_inv_
.sym 12634 $PACKER_VCC_NET
.sym 12643 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 12648 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 12653 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 12656 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 12657 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 12665 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6793
.sym 12673 $0\pixel_bit_counter[3:0][2]
.sym 12692 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 12694 $PACKER_VCC_NET
.sym 12696 $PACKER_VCC_NET
.sym 12722 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 12726 $0\pixel_bit_counter[3:0][2]
.sym 12742 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6793
.sym 12743 CLK$SB_IO_IN_$glb_clk
.sym 12745 params_left[0]
.sym 12746 $abc$7467$procmux$558.B_AND_S[0]_new_
.sym 12747 $abc$7467$procmux$558.B_AND_S[1]_new_inv_
.sym 12748 $abc$7467$new_n781_
.sym 12749 params_left[1]
.sym 12750 $abc$7467$sub$rainbow.v:532$177_Y[0]
.sym 12752 $abc$7467$new_n398_
.sym 12759 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6793
.sym 12770 rainbow[4]
.sym 12773 $abc$7467$new_n347_
.sym 12776 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 12777 $abc$7467$sub$rainbow.v:532$177_Y[2]
.sym 12790 $abc$7467$add$rainbow.v:295$102_Y[4]
.sym 12794 cmd_counter[1]
.sym 12797 cmd_counter[0]
.sym 12800 cmd_counter[3]
.sym 12801 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 12803 cmd_counter[2]
.sym 12812 $abc$7467$procmux$522.B_AND_S[4]_new_
.sym 12814 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 12815 cmd_counter[4]
.sym 12818 $nextpnr_ICESTORM_LC_12$O
.sym 12821 cmd_counter[0]
.sym 12824 $auto$alumacc.cc:474:replace_alu$1030.C[2]
.sym 12827 cmd_counter[1]
.sym 12830 $auto$alumacc.cc:474:replace_alu$1030.C[3]
.sym 12832 cmd_counter[2]
.sym 12834 $auto$alumacc.cc:474:replace_alu$1030.C[2]
.sym 12836 $auto$alumacc.cc:474:replace_alu$1030.C[4]
.sym 12839 cmd_counter[3]
.sym 12840 $auto$alumacc.cc:474:replace_alu$1030.C[3]
.sym 12843 cmd_counter[4]
.sym 12846 $auto$alumacc.cc:474:replace_alu$1030.C[4]
.sym 12849 $abc$7467$procmux$522.B_AND_S[4]_new_
.sym 12850 $abc$7467$add$rainbow.v:295$102_Y[4]
.sym 12851 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 12852 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 12865 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355_$glb_ce
.sym 12866 CLK$SB_IO_IN_$glb_clk
.sym 12870 $abc$7467$sub$rainbow.v:532$177_Y[2]
.sym 12871 $abc$7467$sub$rainbow.v:532$177_Y[3]
.sym 12872 $abc$7467$sub$rainbow.v:532$177_Y[4]
.sym 12873 $abc$7467$sub$rainbow.v:532$177_Y[5]
.sym 12874 $abc$7467$sub$rainbow.v:532$177_Y[6]
.sym 12875 $abc$7467$sub$rainbow.v:532$177_Y[7]
.sym 12884 $PACKER_VCC_NET
.sym 12892 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 12894 $abc$7467$new_n790_
.sym 12896 params_left[1]
.sym 12897 $abc$7467$new_n399_
.sym 12900 $abc$7467$new_n392_
.sym 12901 params_left[13]
.sym 12902 $abc$7467$procmux$561_Y[13]_new_
.sym 12909 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[1]_new_inv_
.sym 12911 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[0]_new_inv_
.sym 12912 $abc$7467$new_n781_
.sym 12913 params_left[1]
.sym 12914 $0\pixel_bit_counter[3:0][1]
.sym 12915 $0\pixel_bit_counter[3:0][1]
.sym 12916 cmd_counter[1]
.sym 12917 params_left[0]
.sym 12918 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 12920 params_left[2]
.sym 12921 $abc$7467$new_n786_
.sym 12923 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 12926 $abc$7467$new_n392_
.sym 12927 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 12930 $abc$7467$sub$rainbow.v:532$177_Y[5]
.sym 12931 params_left[5]
.sym 12932 $abc$7467$new_n382_
.sym 12933 $abc$7467$new_n347_
.sym 12935 $abc$7467$auto$opt_reduce.cc:132:opt_mux$912_new_
.sym 12936 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 12939 params_left[5]
.sym 12943 $abc$7467$new_n786_
.sym 12944 $0\pixel_bit_counter[3:0][1]
.sym 12945 $abc$7467$new_n781_
.sym 12949 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 12951 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 12954 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[0]_new_inv_
.sym 12955 $abc$7467$new_n382_
.sym 12956 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[1]_new_inv_
.sym 12957 $abc$7467$new_n392_
.sym 12966 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 12967 $0\pixel_bit_counter[3:0][1]
.sym 12968 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 12969 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 12972 cmd_counter[1]
.sym 12973 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[1]_new_inv_
.sym 12974 $abc$7467$auto$opt_reduce.cc:132:opt_mux$912_new_
.sym 12975 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[0]_new_inv_
.sym 12978 params_left[5]
.sym 12979 $abc$7467$sub$rainbow.v:532$177_Y[5]
.sym 12980 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 12981 $abc$7467$new_n347_
.sym 12984 params_left[5]
.sym 12985 params_left[1]
.sym 12986 params_left[0]
.sym 12987 params_left[2]
.sym 12988 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355_$glb_ce
.sym 12989 CLK$SB_IO_IN_$glb_clk
.sym 12991 $abc$7467$sub$rainbow.v:532$177_Y[8]
.sym 12992 $abc$7467$sub$rainbow.v:532$177_Y[9]
.sym 12993 $abc$7467$sub$rainbow.v:532$177_Y[10]
.sym 12994 $abc$7467$sub$rainbow.v:532$177_Y[11]
.sym 12995 $abc$7467$sub$rainbow.v:532$177_Y[12]
.sym 12996 $abc$7467$sub$rainbow.v:532$177_Y[13]
.sym 12997 params_left[3]
.sym 12998 $abc$7467$new_n790_
.sym 13007 $PACKER_VCC_NET
.sym 13011 $0\pixel_bit_counter[3:0][1]
.sym 13012 cmd_counter[1]
.sym 13013 $abc$7467$auto$wreduce.cc:455:run$937[3]_new_inv_
.sym 13015 params_left[2]
.sym 13018 $abc$7467$new_n382_
.sym 13019 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 13020 cmd_counter[3]
.sym 13022 $PACKER_VCC_NET
.sym 13025 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 13033 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[1]_new_inv_
.sym 13034 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[0]_new_inv_
.sym 13035 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 13038 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 13039 $abc$7467$new_n333_
.sym 13040 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 13041 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 13044 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 13045 $abc$7467$procmux$561_Y[13]_new_
.sym 13046 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 13047 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 13049 $abc$7467$sub$rainbow.v:532$177_Y[9]
.sym 13052 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 13054 params_left[3]
.sym 13057 $abc$7467$memory\cmd$rdmux[0][1][0]$a$1112[6]_new_
.sym 13059 $abc$7467$new_n737_
.sym 13060 params_left[4]
.sym 13061 params_left[9]
.sym 13062 $abc$7467$new_n738_
.sym 13065 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 13066 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[1]_new_inv_
.sym 13067 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 13068 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 13071 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 13072 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 13073 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 13074 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 13078 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 13079 $abc$7467$new_n737_
.sym 13080 $abc$7467$new_n738_
.sym 13083 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 13084 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 13085 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 13086 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 13089 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 13090 $abc$7467$sub$rainbow.v:532$177_Y[9]
.sym 13091 $abc$7467$procmux$561_Y[13]_new_
.sym 13092 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 13095 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[1]_new_inv_
.sym 13096 $abc$7467$memory\cmd$rdmux[0][1][0]$a$1112[6]_new_
.sym 13097 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 13098 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[0]_new_inv_
.sym 13101 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 13102 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 13103 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 13104 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 13107 $abc$7467$new_n333_
.sym 13108 params_left[9]
.sym 13109 params_left[4]
.sym 13110 params_left[3]
.sym 13114 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[2]_new_
.sym 13115 $abc$7467$memory\cmd$rdmux[0][1][0]$a$1112[6]_new_
.sym 13116 $abc$7467$new_n399_
.sym 13117 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 13118 params_left[4]
.sym 13119 $abc$7467$new_n364_
.sym 13120 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2205[2]_new_
.sym 13121 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[5]_new_inv_
.sym 13129 params_left[9]
.sym 13132 $abc$7467$new_n347_
.sym 13135 $PACKER_VCC_NET
.sym 13139 params_left[10]
.sym 13140 $abc$7467$procmux$561_Y[13]_new_
.sym 13141 params_left[8]
.sym 13148 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 13149 $abc$7467$new_n332_
.sym 13155 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[1]_new_inv_
.sym 13157 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[0]_new_inv_
.sym 13158 cmd_counter[2]
.sym 13161 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 13162 $abc$7467$new_n366_
.sym 13163 cmd_counter[3]
.sym 13165 $abc$7467$sub$rainbow.v:340$109_Y[2]
.sym 13166 $abc$7467$sub$rainbow.v:340$109_Y[3]
.sym 13167 $abc$7467$sub$rainbow.v:340$109_Y[4]
.sym 13169 cmd_counter[0]
.sym 13170 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 13171 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 13172 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 13176 cmd_counter[4]
.sym 13178 $abc$7467$sub$rainbow.v:340$109_Y[0]
.sym 13179 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 13180 $abc$7467$new_n317_
.sym 13182 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 13185 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2205[2]_new_
.sym 13186 cmd_counter[1]
.sym 13188 cmd_counter[1]
.sym 13189 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 13190 $abc$7467$new_n317_
.sym 13191 cmd_counter[0]
.sym 13194 cmd_counter[2]
.sym 13195 $abc$7467$new_n317_
.sym 13196 $abc$7467$sub$rainbow.v:340$109_Y[2]
.sym 13197 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 13200 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[1]_new_inv_
.sym 13202 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[0]_new_inv_
.sym 13206 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 13207 $abc$7467$sub$rainbow.v:340$109_Y[3]
.sym 13208 cmd_counter[3]
.sym 13209 $abc$7467$new_n317_
.sym 13212 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 13213 $abc$7467$new_n366_
.sym 13215 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2205[2]_new_
.sym 13218 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 13219 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 13221 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 13224 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 13225 $abc$7467$sub$rainbow.v:340$109_Y[0]
.sym 13226 $abc$7467$new_n317_
.sym 13227 cmd_counter[0]
.sym 13230 $abc$7467$sub$rainbow.v:340$109_Y[4]
.sym 13231 $abc$7467$new_n317_
.sym 13232 cmd_counter[4]
.sym 13233 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 13237 $abc$7467$new_n383_
.sym 13238 $abc$7467$new_n382_
.sym 13239 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[7]_new_inv_
.sym 13240 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1992[3]_new_inv_
.sym 13241 $abc$7467$new_n740_
.sym 13242 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[4]_new_
.sym 13243 $abc$7467$new_n741_
.sym 13244 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[6]_new_inv_
.sym 13250 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 13261 $abc$7467$shiftx$rainbow.v:375$118.buffer[0]_new_
.sym 13262 $abc$7467$sub$rainbow.v:532$177_Y[2]
.sym 13263 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 13265 $abc$7467$new_n347_
.sym 13266 params_left[12]
.sym 13268 $abc$7467$procmux$561_Y[13]_new_
.sym 13269 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2205[2]_new_
.sym 13270 $abc$7467$sub$rainbow.v:532$177_Y[12]
.sym 13272 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 13279 $abc$7467$memory\cmd$rdmux[0][1][0]$a$1112[6]_new_
.sym 13281 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 13282 $PACKER_VCC_NET
.sym 13284 cmd_counter[2]
.sym 13285 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 13286 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 13287 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 13289 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 13290 cmd_counter[3]
.sym 13292 $PACKER_VCC_NET
.sym 13293 cmd_counter[1]
.sym 13296 cmd_counter[4]
.sym 13300 cmd_counter[0]
.sym 13309 $abc$7467$new_n366_
.sym 13310 $nextpnr_ICESTORM_LC_17$O
.sym 13313 cmd_counter[0]
.sym 13316 $auto$alumacc.cc:474:replace_alu$1036.C[2]
.sym 13318 cmd_counter[1]
.sym 13319 $PACKER_VCC_NET
.sym 13322 $auto$alumacc.cc:474:replace_alu$1036.C[3]
.sym 13324 $PACKER_VCC_NET
.sym 13325 cmd_counter[2]
.sym 13326 $auto$alumacc.cc:474:replace_alu$1036.C[2]
.sym 13328 $auto$alumacc.cc:474:replace_alu$1036.C[4]
.sym 13330 $PACKER_VCC_NET
.sym 13331 cmd_counter[3]
.sym 13332 $auto$alumacc.cc:474:replace_alu$1036.C[3]
.sym 13335 cmd_counter[4]
.sym 13337 $PACKER_VCC_NET
.sym 13338 $auto$alumacc.cc:474:replace_alu$1036.C[4]
.sym 13341 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 13343 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 13344 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 13348 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 13349 $abc$7467$new_n366_
.sym 13353 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 13355 $abc$7467$memory\cmd$rdmux[0][1][0]$a$1112[6]_new_
.sym 13356 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 13360 params_left[10]
.sym 13361 params_left[8]
.sym 13362 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701_new_
.sym 13363 $abc$7467$new_n331_
.sym 13364 $abc$7467$new_n370_
.sym 13365 $abc$7467$new_n330_
.sym 13366 params_left[7]
.sym 13367 params_left[6]
.sym 13381 MOSI$SB_IO_OUT
.sym 13383 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7095
.sym 13384 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 13388 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 13390 param_counter[6]
.sym 13393 params_left[13]
.sym 13394 $abc$7467$procmux$561_Y[13]_new_
.sym 13402 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[6]_new_inv_
.sym 13405 $abc$7467$new_n563_
.sym 13406 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[4]_new_
.sym 13411 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[7]_new_inv_
.sym 13414 $abc$7467$auto$wreduce.cc:455:run$925[3]_new_inv_
.sym 13415 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 13416 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[6]_new_inv_
.sym 13419 $abc$7467$new_n332_
.sym 13421 $abc$7467$new_n370_
.sym 13422 $abc$7467$new_n330_
.sym 13423 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 13425 $abc$7467$new_n592_
.sym 13426 cmd_counter[4]
.sym 13429 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4394[1]_new_
.sym 13430 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$1980_new_inv_
.sym 13432 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 13434 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 13435 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[6]_new_inv_
.sym 13436 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$1980_new_inv_
.sym 13437 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[4]_new_
.sym 13441 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 13443 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[6]_new_inv_
.sym 13446 $abc$7467$new_n563_
.sym 13448 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$1980_new_inv_
.sym 13449 $abc$7467$new_n592_
.sym 13452 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 13453 cmd_counter[4]
.sym 13454 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[7]_new_inv_
.sym 13458 $abc$7467$auto$wreduce.cc:455:run$925[3]_new_inv_
.sym 13460 $abc$7467$new_n563_
.sym 13461 $abc$7467$new_n592_
.sym 13465 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 13467 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 13471 $abc$7467$new_n330_
.sym 13472 $abc$7467$new_n332_
.sym 13476 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4394[1]_new_
.sym 13477 $abc$7467$auto$wreduce.cc:455:run$925[3]_new_inv_
.sym 13478 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 13479 $abc$7467$new_n370_
.sym 13480 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355_$glb_ce
.sym 13481 CLK$SB_IO_IN_$glb_clk
.sym 13483 params_left[11]
.sym 13484 data[4]
.sym 13485 params_left[12]
.sym 13486 $abc$7467$new_n754_
.sym 13487 $abc$7467$procmux$614.B_AND_S[12]_new_
.sym 13488 $abc$7467$procmux$614.B_AND_S[4]_new_
.sym 13489 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 13490 $abc$7467$new_n354_
.sym 13495 CS$SB_IO_OUT
.sym 13506 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701_new_
.sym 13510 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 13511 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 13516 $abc$7467$memory\params$rdmux[0][0][0]$a$1338[6]_new_
.sym 13517 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489
.sym 13518 params_left[2]
.sym 13525 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 13527 $abc$7467$new_n672_
.sym 13528 $abc$7467$techmap$shiftx$rainbow.v:375$118.$4\buffer[7:0][1]_new_
.sym 13529 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 13530 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 13531 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[6]_new_inv_
.sym 13532 $abc$7467$auto$ice40_ffinit.cc:141:execute$7445
.sym 13533 $0\bit_counter[2:0][1]
.sym 13535 $abc$7467$new_n317_
.sym 13536 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 13537 $abc$7467$new_n671_
.sym 13538 $abc$7467$procmux$561_Y[13]_new_
.sym 13539 $abc$7467$new_n422_
.sym 13545 data[6]
.sym 13547 $abc$7467$auto$ice40_ffinit.cc:141:execute$7441
.sym 13549 data[4]
.sym 13553 $abc$7467$new_n425_
.sym 13554 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 13555 $abc$7467$new_n423_
.sym 13557 $abc$7467$techmap$shiftx$rainbow.v:375$118.$4\buffer[7:0][1]_new_
.sym 13558 $abc$7467$auto$ice40_ffinit.cc:141:execute$7445
.sym 13559 $abc$7467$new_n671_
.sym 13560 $abc$7467$new_n672_
.sym 13563 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 13565 $abc$7467$procmux$561_Y[13]_new_
.sym 13570 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 13572 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 13575 $abc$7467$auto$ice40_ffinit.cc:141:execute$7441
.sym 13576 data[4]
.sym 13577 data[6]
.sym 13578 $0\bit_counter[2:0][1]
.sym 13587 data[6]
.sym 13588 $abc$7467$new_n423_
.sym 13590 $abc$7467$new_n422_
.sym 13593 $abc$7467$new_n317_
.sym 13594 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 13599 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 13600 $abc$7467$new_n425_
.sym 13601 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[6]_new_inv_
.sym 13602 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 13603 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355_$glb_ce
.sym 13604 CLK$SB_IO_IN_$glb_clk
.sym 13606 $abc$7467$new_n351_
.sym 13607 $abc$7467$new_n450_
.sym 13608 $abc$7467$new_n476_
.sym 13609 $abc$7467$new_n449_
.sym 13610 params_left[13]
.sym 13611 $abc$7467$new_n425_
.sym 13612 data[7]
.sym 13613 $abc$7467$new_n411_
.sym 13628 $abc$7467$auto$ice40_ffinit.cc:141:execute$7445
.sym 13637 $abc$7467$procmux$561_Y[13]_new_
.sym 13647 data[3]
.sym 13649 $abc$7467$new_n787_
.sym 13650 data[2]
.sym 13653 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 13655 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 13656 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489
.sym 13657 $abc$7467$new_n347_
.sym 13658 $abc$7467$new_n754_
.sym 13660 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[0]_new_inv_
.sym 13661 $abc$7467$new_n407_
.sym 13664 $0\bit_counter[2:0][1]
.sym 13666 data[0]
.sym 13669 data[7]
.sym 13670 $abc$7467$new_n422_
.sym 13672 $0\bit_counter[2:0][1]
.sym 13674 $abc$7467$new_n449_
.sym 13677 data[7]
.sym 13678 $abc$7467$auto$ice40_ffinit.cc:141:execute$7441
.sym 13680 $abc$7467$new_n449_
.sym 13681 $abc$7467$new_n422_
.sym 13682 data[3]
.sym 13686 data[0]
.sym 13687 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 13688 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 13689 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[0]_new_inv_
.sym 13692 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489
.sym 13693 $abc$7467$new_n407_
.sym 13694 data[7]
.sym 13695 $abc$7467$new_n347_
.sym 13698 $abc$7467$new_n422_
.sym 13699 $abc$7467$new_n754_
.sym 13700 data[2]
.sym 13704 $abc$7467$new_n787_
.sym 13705 $0\bit_counter[2:0][1]
.sym 13706 data[3]
.sym 13707 data[7]
.sym 13710 data[2]
.sym 13711 $0\bit_counter[2:0][1]
.sym 13712 data[0]
.sym 13713 $abc$7467$auto$ice40_ffinit.cc:141:execute$7441
.sym 13722 $abc$7467$new_n347_
.sym 13723 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489
.sym 13726 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355_$glb_ce
.sym 13727 CLK$SB_IO_IN_$glb_clk
.sym 13729 $abc$7467$new_n430_
.sym 13732 data[0]
.sym 13733 $abc$7467$new_n749_
.sym 13734 $abc$7467$new_n431_
.sym 13735 $abc$7467$new_n493_
.sym 13751 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 13757 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 13773 $0\bit_counter[2:0][1]
.sym 13777 $abc$7467$new_n422_
.sym 13779 data[1]
.sym 13780 $abc$7467$new_n476_
.sym 13782 $abc$7467$new_n475_
.sym 13783 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 13785 $abc$7467$auto$ice40_ffinit.cc:141:execute$7441
.sym 13786 $abc$7467$new_n430_
.sym 13787 data[1]
.sym 13798 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[1]_new_inv_
.sym 13801 data[5]
.sym 13809 $abc$7467$new_n475_
.sym 13810 data[1]
.sym 13811 $abc$7467$new_n422_
.sym 13815 $abc$7467$auto$ice40_ffinit.cc:141:execute$7441
.sym 13816 $0\bit_counter[2:0][1]
.sym 13817 data[5]
.sym 13818 data[1]
.sym 13821 $0\bit_counter[2:0][1]
.sym 13827 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 13828 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[1]_new_inv_
.sym 13830 $abc$7467$new_n476_
.sym 13845 $abc$7467$new_n422_
.sym 13846 data[5]
.sym 13848 $abc$7467$new_n430_
.sym 13849 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355_$glb_ce
.sym 13850 CLK$SB_IO_IN_$glb_clk
.sym 13865 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 13868 param_counter[1]
.sym 14002 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489
.sym 14463 params_left[11]
.sym 14465 $abc$7467$sub$rainbow.v:532$177_Y[6]
.sym 14466 $abc$7467$sub$rainbow.v:532$177_Y[13]
.sym 14467 $abc$7467$sub$rainbow.v:532$177_Y[7]
.sym 14572 rainbow[7]
.sym 14573 $abc$7467$auto$ice40_ffinit.cc:141:execute$7393
.sym 14574 $abc$7467$auto$ice40_ffinit.cc:141:execute$7397
.sym 14575 rainbow[6]
.sym 14577 $abc$7467$auto$ice40_ffinit.cc:141:execute$7381
.sym 14578 rainbow[5]
.sym 14651 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 14654 $PACKER_VCC_NET
.sym 14659 $0\rainbow[15:0][0]
.sym 14662 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 14672 pixel_bit_counter[0]
.sym 14673 $PACKER_VCC_NET
.sym 14674 rainbow[0]
.sym 14688 $PACKER_VCC_NET
.sym 14690 pixel_bit_counter[0]
.sym 14694 rainbow[0]
.sym 14697 $PACKER_VCC_NET
.sym 14700 $0\rainbow[15:0][0]
.sym 14727 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 14728 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 14729 CLK$SB_IO_IN_$glb_clk
.sym 14731 pixel_data[11]
.sym 14732 rainbow[0]
.sym 14733 pixel_data[12]
.sym 14735 pixel_data[3]
.sym 14736 pixel_data[8]
.sym 14737 pixel_data[7]
.sym 14738 $abc$7467$techmap$shiftx$rainbow.v:356$114.$4\buffer[15:0][3]_new_
.sym 14743 rainbow[4]
.sym 14757 rainbow[6]
.sym 14758 $abc$7467$auto$ice40_ffinit.cc:141:execute$7433
.sym 14762 $abc$7467$techmap$shiftx$rainbow.v:356$114.$4\buffer[15:0][3]_new_
.sym 14763 rainbow[5]
.sym 14777 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 14786 pixel_data[4]
.sym 14787 pixel_data[0]
.sym 14788 pixel_data[11]
.sym 14789 rainbow[0]
.sym 14790 pixel_data[12]
.sym 14792 pixel_data[3]
.sym 14793 rainbow[4]
.sym 14795 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 14801 pixel_data[8]
.sym 14803 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 14805 pixel_data[3]
.sym 14806 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 14807 pixel_data[11]
.sym 14808 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 14811 pixel_data[4]
.sym 14812 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 14813 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 14814 pixel_data[8]
.sym 14817 pixel_data[12]
.sym 14818 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 14819 pixel_data[0]
.sym 14820 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 14844 rainbow[4]
.sym 14847 rainbow[0]
.sym 14851 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489_$glb_ce
.sym 14852 CLK$SB_IO_IN_$glb_clk
.sym 14854 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5748
.sym 14858 rainbow[11]
.sym 14859 rainbow[1]
.sym 14861 $0\rainbow[15:0][1]
.sym 14869 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 14878 $abc$7467$sub$rainbow.v:532$177_Y[8]
.sym 14879 params_left[7]
.sym 14881 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 14884 $abc$7467$sub$rainbow.v:532$177_Y[11]
.sym 14886 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 14889 params_left[6]
.sym 14896 $abc$7467$new_n778_
.sym 14897 $abc$7467$new_n658_
.sym 14898 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 14900 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 14901 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 14904 $abc$7467$procmux$558.B_AND_S[0]_new_
.sym 14905 $abc$7467$procmux$558.B_AND_S[1]_new_inv_
.sym 14907 params_left[1]
.sym 14908 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 14910 $abc$7467$new_n382_
.sym 14912 $abc$7467$new_n399_
.sym 14915 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 14916 $abc$7467$sub$rainbow.v:532$177_Y[0]
.sym 14917 $PACKER_VCC_NET
.sym 14918 $abc$7467$new_n398_
.sym 14919 params_left[0]
.sym 14924 $abc$7467$new_n400_
.sym 14925 $abc$7467$new_n790_
.sym 14926 $abc$7467$techmap$shiftx$rainbow.v:356$114.$4\buffer[15:0][1]_new_
.sym 14928 $abc$7467$new_n400_
.sym 14929 $abc$7467$new_n398_
.sym 14930 $abc$7467$procmux$558.B_AND_S[0]_new_
.sym 14931 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 14934 $abc$7467$sub$rainbow.v:532$177_Y[0]
.sym 14935 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 14940 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 14941 params_left[1]
.sym 14943 params_left[0]
.sym 14946 $abc$7467$new_n778_
.sym 14947 $abc$7467$techmap$shiftx$rainbow.v:356$114.$4\buffer[15:0][1]_new_
.sym 14948 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 14949 $abc$7467$new_n658_
.sym 14952 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 14953 $abc$7467$procmux$558.B_AND_S[1]_new_inv_
.sym 14954 $abc$7467$new_n382_
.sym 14955 $abc$7467$new_n790_
.sym 14958 params_left[0]
.sym 14959 $PACKER_VCC_NET
.sym 14970 $abc$7467$new_n399_
.sym 14972 params_left[0]
.sym 14973 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 14974 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355_$glb_ce
.sym 14975 CLK$SB_IO_IN_$glb_clk
.sym 14977 $abc$7467$new_n783_
.sym 14978 pixel_data[15]
.sym 14979 $abc$7467$new_n786_
.sym 14980 rainbow[13]
.sym 14981 pixel_data[6]
.sym 14982 pixel_data[13]
.sym 14983 pixel_data[5]
.sym 14984 $abc$7467$techmap$shiftx$rainbow.v:356$114.$4\buffer[15:0][1]_new_
.sym 14996 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 14998 $abc$7467$new_n382_
.sym 15007 rainbow[1]
.sym 15009 params_left[4]
.sym 15018 params_left[0]
.sym 15022 params_left[1]
.sym 15024 params_left[5]
.sym 15025 $PACKER_VCC_NET
.sym 15032 params_left[3]
.sym 15033 $PACKER_VCC_NET
.sym 15035 params_left[4]
.sym 15039 params_left[7]
.sym 15046 params_left[2]
.sym 15049 params_left[6]
.sym 15050 $nextpnr_ICESTORM_LC_9$O
.sym 15053 params_left[0]
.sym 15056 $auto$alumacc.cc:474:replace_alu$1054.C[2]
.sym 15058 params_left[1]
.sym 15059 $PACKER_VCC_NET
.sym 15062 $auto$alumacc.cc:474:replace_alu$1054.C[3]
.sym 15064 params_left[2]
.sym 15065 $PACKER_VCC_NET
.sym 15066 $auto$alumacc.cc:474:replace_alu$1054.C[2]
.sym 15068 $auto$alumacc.cc:474:replace_alu$1054.C[4]
.sym 15070 $PACKER_VCC_NET
.sym 15071 params_left[3]
.sym 15072 $auto$alumacc.cc:474:replace_alu$1054.C[3]
.sym 15074 $auto$alumacc.cc:474:replace_alu$1054.C[5]
.sym 15076 params_left[4]
.sym 15077 $PACKER_VCC_NET
.sym 15078 $auto$alumacc.cc:474:replace_alu$1054.C[4]
.sym 15080 $auto$alumacc.cc:474:replace_alu$1054.C[6]
.sym 15082 params_left[5]
.sym 15083 $PACKER_VCC_NET
.sym 15084 $auto$alumacc.cc:474:replace_alu$1054.C[5]
.sym 15086 $auto$alumacc.cc:474:replace_alu$1054.C[7]
.sym 15088 $PACKER_VCC_NET
.sym 15089 params_left[6]
.sym 15090 $auto$alumacc.cc:474:replace_alu$1054.C[6]
.sym 15092 $auto$alumacc.cc:474:replace_alu$1054.C[8]
.sym 15094 $PACKER_VCC_NET
.sym 15095 params_left[7]
.sym 15096 $auto$alumacc.cc:474:replace_alu$1054.C[7]
.sym 15100 pixel_data[10]
.sym 15102 pixel_data[14]
.sym 15103 pixel_data[1]
.sym 15104 $abc$7467$new_n664_
.sym 15105 $abc$7467$new_n779_
.sym 15106 pixel_data[9]
.sym 15107 pixel_data[2]
.sym 15118 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 15123 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 15126 $PACKER_VCC_NET
.sym 15129 $abc$7467$sub$rainbow.v:532$177_Y[4]
.sym 15136 $auto$alumacc.cc:474:replace_alu$1054.C[8]
.sym 15143 $PACKER_VCC_NET
.sym 15144 $abc$7467$sub$rainbow.v:532$177_Y[3]
.sym 15145 params_left[12]
.sym 15146 $abc$7467$new_n789_
.sym 15147 params_left[9]
.sym 15149 params_left[1]
.sym 15150 $abc$7467$new_n347_
.sym 15151 $PACKER_VCC_NET
.sym 15152 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 15153 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 15154 params_left[13]
.sym 15157 params_left[11]
.sym 15162 params_left[10]
.sym 15163 params_left[3]
.sym 15164 params_left[8]
.sym 15171 $PACKER_VCC_NET
.sym 15172 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 15173 $auto$alumacc.cc:474:replace_alu$1054.C[9]
.sym 15175 params_left[8]
.sym 15176 $PACKER_VCC_NET
.sym 15177 $auto$alumacc.cc:474:replace_alu$1054.C[8]
.sym 15179 $auto$alumacc.cc:474:replace_alu$1054.C[10]
.sym 15181 params_left[9]
.sym 15182 $PACKER_VCC_NET
.sym 15183 $auto$alumacc.cc:474:replace_alu$1054.C[9]
.sym 15185 $auto$alumacc.cc:474:replace_alu$1054.C[11]
.sym 15187 params_left[10]
.sym 15188 $PACKER_VCC_NET
.sym 15189 $auto$alumacc.cc:474:replace_alu$1054.C[10]
.sym 15191 $auto$alumacc.cc:474:replace_alu$1054.C[12]
.sym 15193 params_left[11]
.sym 15194 $PACKER_VCC_NET
.sym 15195 $auto$alumacc.cc:474:replace_alu$1054.C[11]
.sym 15197 $auto$alumacc.cc:474:replace_alu$1054.C[13]
.sym 15199 $PACKER_VCC_NET
.sym 15200 params_left[12]
.sym 15201 $auto$alumacc.cc:474:replace_alu$1054.C[12]
.sym 15205 params_left[13]
.sym 15206 $PACKER_VCC_NET
.sym 15207 $auto$alumacc.cc:474:replace_alu$1054.C[13]
.sym 15210 $abc$7467$new_n347_
.sym 15211 $abc$7467$sub$rainbow.v:532$177_Y[3]
.sym 15212 params_left[3]
.sym 15213 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 15216 $abc$7467$new_n789_
.sym 15217 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 15218 params_left[1]
.sym 15219 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 15220 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355_$glb_ce
.sym 15221 CLK$SB_IO_IN_$glb_clk
.sym 15225 $abc$7467$procmux$503_Y[5]
.sym 15226 $abc$7467$procmux$503_Y[6]
.sym 15229 param_counter[6]
.sym 15230 param_counter[5]
.sym 15241 params_left[12]
.sym 15243 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 15245 $abc$7467$sub$rainbow.v:532$177_Y[12]
.sym 15248 $abc$7467$sub$rainbow.v:532$177_Y[10]
.sym 15249 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6928
.sym 15252 param_counter[6]
.sym 15264 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 15265 $abc$7467$new_n382_
.sym 15267 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 15269 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[4]_new_
.sym 15270 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 15271 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[5]_new_inv_
.sym 15272 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 15273 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 15275 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 15276 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 15277 $abc$7467$procmux$561_Y[13]_new_
.sym 15278 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 15279 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 15280 $abc$7467$new_n347_
.sym 15288 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[2]_new_
.sym 15289 $abc$7467$sub$rainbow.v:532$177_Y[4]
.sym 15291 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 15292 params_left[4]
.sym 15293 $abc$7467$new_n364_
.sym 15294 $abc$7467$procmux$561_Y[4]_new_
.sym 15297 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 15298 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 15299 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 15300 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 15303 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 15305 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 15306 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 15310 $abc$7467$new_n382_
.sym 15311 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 15312 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[4]_new_
.sym 15315 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[5]_new_inv_
.sym 15316 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 15317 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 15318 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 15321 $abc$7467$new_n364_
.sym 15322 params_left[4]
.sym 15323 $abc$7467$new_n347_
.sym 15327 $abc$7467$procmux$561_Y[4]_new_
.sym 15328 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 15329 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 15330 $abc$7467$sub$rainbow.v:532$177_Y[4]
.sym 15333 $abc$7467$procmux$561_Y[13]_new_
.sym 15334 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[2]_new_
.sym 15335 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 15339 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 15340 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 15341 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 15342 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 15343 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355_$glb_ce
.sym 15344 CLK$SB_IO_IN_$glb_clk
.sym 15348 param_counter[2]
.sym 15349 $abc$7467$add$rainbow.v:530$176_Y[3]
.sym 15350 $abc$7467$add$rainbow.v:530$176_Y[4]
.sym 15351 $abc$7467$add$rainbow.v:530$176_Y[5]
.sym 15352 $abc$7467$add$rainbow.v:530$176_Y[6]
.sym 15353 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6928
.sym 15359 param_counter[6]
.sym 15365 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 15366 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 15370 param_counter[3]
.sym 15371 params_left[7]
.sym 15373 params_left[6]
.sym 15378 $abc$7467$sub$rainbow.v:532$177_Y[8]
.sym 15381 $abc$7467$sub$rainbow.v:532$177_Y[11]
.sym 15388 $abc$7467$memory\cmd$rdmux[0][1][0]$a$1112[6]_new_
.sym 15389 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[7]_new_inv_
.sym 15390 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1992[3]_new_inv_
.sym 15393 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2205[2]_new_
.sym 15395 $abc$7467$new_n383_
.sym 15402 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[6]_new_inv_
.sym 15404 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 15406 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 15407 $abc$7467$new_n740_
.sym 15409 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 15411 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 15414 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 15417 $abc$7467$new_n741_
.sym 15418 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 15420 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[6]_new_inv_
.sym 15422 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[7]_new_inv_
.sym 15426 $abc$7467$new_n383_
.sym 15427 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2205[2]_new_
.sym 15428 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1992[3]_new_inv_
.sym 15432 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 15433 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 15434 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 15435 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 15438 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 15440 $abc$7467$new_n741_
.sym 15441 $abc$7467$new_n740_
.sym 15444 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 15445 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 15446 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 15451 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 15452 $abc$7467$memory\cmd$rdmux[0][1][0]$a$1112[6]_new_
.sym 15453 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 15456 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 15457 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 15458 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 15459 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 15462 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 15463 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 15464 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 15465 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 15469 $abc$7467$new_n434_
.sym 15470 $abc$7467$new_n420_
.sym 15471 $abc$7467$memory\params$rdmux[0][0][0]$b$1339[1]_new_
.sym 15472 param_counter[0]
.sym 15473 $abc$7467$procmux$503_Y[0]
.sym 15474 $abc$7467$add$rainbow.v:530$176_Y[0]
.sym 15475 param_counter[3]
.sym 15476 $abc$7467$memrd$\params$rainbow.v:513$167_DATA[4]_new_inv_
.sym 15485 $abc$7467$memory\params$rdmux[0][0][0]$a$1338[6]_new_
.sym 15493 param_counter[2]
.sym 15496 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1992[3]_new_inv_
.sym 15498 param_counter[3]
.sym 15500 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[4]_new_
.sym 15510 params_left[11]
.sym 15516 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 15517 params_left[2]
.sym 15518 $abc$7467$sub$rainbow.v:532$177_Y[10]
.sym 15519 params_left[8]
.sym 15520 params_left[12]
.sym 15521 $abc$7467$new_n331_
.sym 15523 $abc$7467$sub$rainbow.v:532$177_Y[2]
.sym 15524 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 15526 params_left[10]
.sym 15527 params_left[8]
.sym 15528 $abc$7467$new_n347_
.sym 15530 $abc$7467$sub$rainbow.v:532$177_Y[6]
.sym 15532 params_left[7]
.sym 15533 params_left[6]
.sym 15534 params_left[13]
.sym 15535 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489
.sym 15538 $abc$7467$sub$rainbow.v:532$177_Y[8]
.sym 15540 $abc$7467$sub$rainbow.v:532$177_Y[7]
.sym 15543 $abc$7467$new_n347_
.sym 15544 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 15545 params_left[10]
.sym 15546 $abc$7467$sub$rainbow.v:532$177_Y[10]
.sym 15549 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 15550 $abc$7467$new_n347_
.sym 15551 $abc$7467$sub$rainbow.v:532$177_Y[8]
.sym 15552 params_left[8]
.sym 15555 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489
.sym 15557 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 15561 params_left[12]
.sym 15562 params_left[11]
.sym 15563 params_left[13]
.sym 15564 params_left[10]
.sym 15567 $abc$7467$new_n347_
.sym 15568 params_left[2]
.sym 15569 $abc$7467$sub$rainbow.v:532$177_Y[2]
.sym 15570 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 15573 params_left[6]
.sym 15574 params_left[7]
.sym 15575 params_left[8]
.sym 15576 $abc$7467$new_n331_
.sym 15579 params_left[7]
.sym 15580 $abc$7467$sub$rainbow.v:532$177_Y[7]
.sym 15581 $abc$7467$new_n347_
.sym 15582 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 15585 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 15586 $abc$7467$sub$rainbow.v:532$177_Y[6]
.sym 15587 params_left[6]
.sym 15588 $abc$7467$new_n347_
.sym 15589 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355_$glb_ce
.sym 15590 CLK$SB_IO_IN_$glb_clk
.sym 15592 $abc$7467$new_n483_
.sym 15593 $abc$7467$new_n753_
.sym 15594 $abc$7467$new_n438_
.sym 15595 $abc$7467$memory\params$rdmux[0][0][0]$a$1338[5]_new_
.sym 15596 $abc$7467$new_n454_
.sym 15597 $abc$7467$new_n433_
.sym 15598 $abc$7467$new_n752_
.sym 15599 $abc$7467$new_n751_
.sym 15618 param_counter[0]
.sym 15622 $abc$7467$new_n457_
.sym 15624 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7009
.sym 15634 data[4]
.sym 15635 params_left[12]
.sym 15637 $abc$7467$procmux$614.B_AND_S[12]_new_
.sym 15639 $abc$7467$procmux$561_Y[13]_new_
.sym 15640 $abc$7467$memrd$\params$rainbow.v:513$167_DATA[4]_new_inv_
.sym 15641 $abc$7467$sub$rainbow.v:532$177_Y[12]
.sym 15642 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2205[2]_new_
.sym 15643 $abc$7467$new_n347_
.sym 15647 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 15649 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 15650 $abc$7467$new_n753_
.sym 15651 $abc$7467$sub$rainbow.v:532$177_Y[11]
.sym 15654 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 15655 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 15657 params_left[11]
.sym 15658 data[4]
.sym 15660 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[4]_new_
.sym 15662 $abc$7467$procmux$614.B_AND_S[4]_new_
.sym 15663 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 15664 $abc$7467$new_n354_
.sym 15666 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 15667 params_left[11]
.sym 15668 $abc$7467$sub$rainbow.v:532$177_Y[11]
.sym 15669 $abc$7467$new_n347_
.sym 15673 $abc$7467$procmux$614.B_AND_S[4]_new_
.sym 15675 $abc$7467$procmux$614.B_AND_S[12]_new_
.sym 15678 params_left[12]
.sym 15680 $abc$7467$new_n354_
.sym 15681 $abc$7467$new_n347_
.sym 15684 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 15685 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2205[2]_new_
.sym 15686 $abc$7467$new_n753_
.sym 15687 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 15690 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[4]_new_
.sym 15691 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 15692 data[4]
.sym 15693 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 15696 $abc$7467$memrd$\params$rainbow.v:513$167_DATA[4]_new_inv_
.sym 15697 $abc$7467$procmux$561_Y[13]_new_
.sym 15698 data[4]
.sym 15699 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 15703 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 15704 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 15708 $abc$7467$sub$rainbow.v:532$177_Y[12]
.sym 15709 $abc$7467$procmux$561_Y[13]_new_
.sym 15710 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 15711 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 15712 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355_$glb_ce
.sym 15713 CLK$SB_IO_IN_$glb_clk
.sym 15715 $abc$7467$memrd$\params$rainbow.v:513$167_DATA[1]_new_inv_
.sym 15716 $abc$7467$new_n747_
.sym 15717 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7009
.sym 15718 $abc$7467$new_n481_
.sym 15719 $abc$7467$new_n478_
.sym 15720 $abc$7467$memrd$\params$rainbow.v:513$167_DATA[3]_new_inv_
.sym 15721 $abc$7467$new_n748_
.sym 15722 $abc$7467$new_n480_
.sym 15741 $abc$7467$memory\params$rdmux[0][0][0]$a$1338[5]_new_
.sym 15744 param_counter[6]
.sym 15748 $abc$7467$new_n420_
.sym 15756 $abc$7467$new_n351_
.sym 15757 $abc$7467$new_n450_
.sym 15758 $abc$7467$new_n404_
.sym 15760 $abc$7467$new_n749_
.sym 15761 $abc$7467$memory\params$rdmux[0][0][0]$a$1338[6]_new_
.sym 15766 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1992[3]_new_inv_
.sym 15767 $abc$7467$procmux$561_Y[13]_new_
.sym 15768 params_left[13]
.sym 15770 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 15771 param_counter[6]
.sym 15772 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 15773 $abc$7467$sub$rainbow.v:532$177_Y[13]
.sym 15774 $abc$7467$new_n347_
.sym 15775 $abc$7467$new_n410_
.sym 15777 $abc$7467$memrd$\params$rainbow.v:513$167_DATA[3]_new_inv_
.sym 15778 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 15780 $abc$7467$memrd$\params$rainbow.v:513$167_DATA[1]_new_inv_
.sym 15786 $abc$7467$new_n748_
.sym 15789 $abc$7467$procmux$561_Y[13]_new_
.sym 15790 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 15791 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 15792 $abc$7467$sub$rainbow.v:532$177_Y[13]
.sym 15796 $abc$7467$procmux$561_Y[13]_new_
.sym 15797 $abc$7467$memrd$\params$rainbow.v:513$167_DATA[3]_new_inv_
.sym 15798 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 15801 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 15803 $abc$7467$procmux$561_Y[13]_new_
.sym 15804 $abc$7467$memrd$\params$rainbow.v:513$167_DATA[1]_new_inv_
.sym 15807 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1992[3]_new_inv_
.sym 15809 $abc$7467$new_n450_
.sym 15810 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 15813 $abc$7467$new_n347_
.sym 15814 params_left[13]
.sym 15815 $abc$7467$new_n351_
.sym 15819 $abc$7467$new_n410_
.sym 15820 param_counter[6]
.sym 15821 $abc$7467$memory\params$rdmux[0][0][0]$a$1338[6]_new_
.sym 15822 $abc$7467$procmux$561_Y[13]_new_
.sym 15825 $abc$7467$new_n404_
.sym 15826 $abc$7467$new_n748_
.sym 15827 $abc$7467$new_n749_
.sym 15832 $abc$7467$procmux$561_Y[13]_new_
.sym 15834 param_counter[6]
.sym 15835 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355_$glb_ce
.sym 15836 CLK$SB_IO_IN_$glb_clk
.sym 15839 $abc$7467$new_n759_
.sym 15841 $abc$7467$new_n410_
.sym 15842 $abc$7467$memory\params$rdmux[0][1][0]$b$1342[7]_new_
.sym 15843 $abc$7467$new_n761_
.sym 15844 $abc$7467$new_n758_
.sym 15845 $abc$7467$new_n418_
.sym 15882 $abc$7467$procmux$561_Y[13]_new_
.sym 15883 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 15885 $abc$7467$new_n493_
.sym 15886 $abc$7467$new_n411_
.sym 15889 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 15890 param_counter[0]
.sym 15891 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 15892 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 15896 $abc$7467$procmux$614.B_AND_S[8]_new_
.sym 15898 data[0]
.sym 15900 $abc$7467$new_n761_
.sym 15901 $abc$7467$memory\params$rdmux[0][0][0]$a$1338[5]_new_
.sym 15904 param_counter[6]
.sym 15906 $abc$7467$new_n410_
.sym 15908 $abc$7467$new_n431_
.sym 15910 $abc$7467$new_n418_
.sym 15912 $abc$7467$new_n431_
.sym 15913 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 15914 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 15915 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 15930 $abc$7467$procmux$614.B_AND_S[8]_new_
.sym 15931 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 15932 $abc$7467$new_n761_
.sym 15933 $abc$7467$new_n493_
.sym 15936 param_counter[6]
.sym 15937 $abc$7467$procmux$561_Y[13]_new_
.sym 15938 $abc$7467$new_n418_
.sym 15939 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 15942 $abc$7467$procmux$561_Y[13]_new_
.sym 15943 $abc$7467$memory\params$rdmux[0][0][0]$a$1338[5]_new_
.sym 15944 $abc$7467$new_n411_
.sym 15945 $abc$7467$new_n410_
.sym 15948 $abc$7467$new_n410_
.sym 15949 $abc$7467$procmux$561_Y[13]_new_
.sym 15950 param_counter[0]
.sym 15951 data[0]
.sym 15958 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355_$glb_ce
.sym 15959 CLK$SB_IO_IN_$glb_clk
.sym 16489 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489
.sym 16497 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489
.sym 16515 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489
.sym 16574 $abc$7467$memory\params$rdmux[0][0][0]$b$1339[1]_new_
.sym 16682 $abc$7467$auto$ice40_ffinit.cc:141:execute$7377
.sym 16683 rainbow[3]
.sym 16684 $abc$7467$auto$ice40_ffinit.cc:141:execute$7373
.sym 16685 rainbow[4]
.sym 16686 rainbow[2]
.sym 16688 $abc$7467$auto$ice40_ffinit.cc:141:execute$7389
.sym 16692 param_counter[6]
.sym 16721 rainbow[2]
.sym 16760 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 16763 $abc$7467$auto$ice40_ffinit.cc:141:execute$7381
.sym 16775 $abc$7467$auto$ice40_ffinit.cc:141:execute$7393
.sym 16776 $abc$7467$auto$ice40_ffinit.cc:141:execute$7397
.sym 16787 $0\rainbow[15:0][5]
.sym 16788 $0\rainbow[15:0][6]
.sym 16789 $0\rainbow[15:0][7]
.sym 16793 $abc$7467$auto$ice40_ffinit.cc:141:execute$7397
.sym 16797 $0\rainbow[15:0][6]
.sym 16805 $0\rainbow[15:0][7]
.sym 16809 $abc$7467$auto$ice40_ffinit.cc:141:execute$7393
.sym 16822 $0\rainbow[15:0][5]
.sym 16828 $abc$7467$auto$ice40_ffinit.cc:141:execute$7381
.sym 16837 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 16838 CLK$SB_IO_IN_$glb_clk
.sym 16842 $0\rainbow[15:0][2]
.sym 16843 $0\rainbow[15:0][3]
.sym 16844 $0\rainbow[15:0][4]
.sym 16845 $0\rainbow[15:0][5]
.sym 16846 $0\rainbow[15:0][6]
.sym 16847 $0\rainbow[15:0][7]
.sym 16850 param_counter[5]
.sym 16856 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 16866 pixel_data[15]
.sym 16873 rainbow[12]
.sym 16881 rainbow[7]
.sym 16883 rainbow[3]
.sym 16887 pixel_data[7]
.sym 16889 $abc$7467$new_n784_
.sym 16892 pixel_data[15]
.sym 16893 rainbow[11]
.sym 16895 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 16897 rainbow[12]
.sym 16908 $abc$7467$auto$ice40_ffinit.cc:141:execute$7433
.sym 16911 rainbow[8]
.sym 16917 rainbow[11]
.sym 16921 $abc$7467$auto$ice40_ffinit.cc:141:execute$7433
.sym 16928 rainbow[12]
.sym 16940 rainbow[3]
.sym 16944 rainbow[8]
.sym 16952 rainbow[7]
.sym 16956 $abc$7467$new_n784_
.sym 16957 pixel_data[7]
.sym 16958 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 16959 pixel_data[15]
.sym 16960 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489_$glb_ce
.sym 16961 CLK$SB_IO_IN_$glb_clk
.sym 16963 $0\rainbow[15:0][8]
.sym 16964 $0\rainbow[15:0][9]
.sym 16965 $0\rainbow[15:0][10]
.sym 16966 $0\rainbow[15:0][11]
.sym 16967 $0\rainbow[15:0][12]
.sym 16968 $0\rainbow[15:0][13]
.sym 16969 $0\rainbow[15:0][14]
.sym 16970 $0\rainbow[15:0][15]
.sym 16987 rainbow[2]
.sym 16988 rainbow[10]
.sym 16989 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 16990 rainbow[9]
.sym 16992 rainbow[15]
.sym 16993 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 16995 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5748
.sym 16997 rainbow[8]
.sym 16998 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 17006 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5748
.sym 17011 $abc$7467$auto$ice40_ffinit.cc:141:execute$7433
.sym 17025 rainbow[1]
.sym 17027 $abc$7467$auto$ice40_ffinit.cc:141:execute$7413
.sym 17029 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 17035 $0\rainbow[15:0][1]
.sym 17037 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 17038 $abc$7467$auto$ice40_ffinit.cc:141:execute$7433
.sym 17064 $abc$7467$auto$ice40_ffinit.cc:141:execute$7413
.sym 17070 $0\rainbow[15:0][1]
.sym 17079 rainbow[1]
.sym 17083 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5748
.sym 17084 CLK$SB_IO_IN_$glb_clk
.sym 17086 $abc$7467$auto$ice40_ffinit.cc:141:execute$7421
.sym 17087 rainbow[14]
.sym 17088 $abc$7467$auto$ice40_ffinit.cc:141:execute$7401
.sym 17089 rainbow[8]
.sym 17090 rainbow[12]
.sym 17091 $abc$7467$auto$ice40_ffinit.cc:141:execute$7417
.sym 17092 $abc$7467$auto$ice40_ffinit.cc:141:execute$7425
.sym 17093 $abc$7467$auto$ice40_ffinit.cc:141:execute$7413
.sym 17103 $PACKER_VCC_NET
.sym 17128 rainbow[5]
.sym 17130 rainbow[6]
.sym 17131 $abc$7467$new_n664_
.sym 17132 $abc$7467$new_n779_
.sym 17133 $abc$7467$techmap$shiftx$rainbow.v:356$114.$4\buffer[15:0][3]_new_
.sym 17134 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 17135 pixel_data[10]
.sym 17136 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 17139 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 17140 pixel_data[13]
.sym 17143 $abc$7467$auto$ice40_ffinit.cc:141:execute$7421
.sym 17145 rainbow[15]
.sym 17147 pixel_data[6]
.sym 17149 pixel_data[5]
.sym 17151 $abc$7467$new_n783_
.sym 17154 rainbow[13]
.sym 17160 pixel_data[6]
.sym 17161 pixel_data[10]
.sym 17162 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 17163 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 17167 rainbow[15]
.sym 17172 $abc$7467$techmap$shiftx$rainbow.v:356$114.$4\buffer[15:0][3]_new_
.sym 17173 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 17174 $abc$7467$new_n664_
.sym 17175 $abc$7467$new_n783_
.sym 17181 $abc$7467$auto$ice40_ffinit.cc:141:execute$7421
.sym 17185 rainbow[6]
.sym 17191 rainbow[13]
.sym 17197 rainbow[5]
.sym 17202 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 17203 pixel_data[13]
.sym 17204 $abc$7467$new_n779_
.sym 17205 pixel_data[5]
.sym 17206 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489_$glb_ce
.sym 17207 CLK$SB_IO_IN_$glb_clk
.sym 17209 rainbow[10]
.sym 17210 rainbow[9]
.sym 17211 rainbow[15]
.sym 17212 $abc$7467$auto$ice40_ffinit.cc:141:execute$7429
.sym 17213 $abc$7467$auto$ice40_ffinit.cc:141:execute$7409
.sym 17215 $abc$7467$auto$ice40_ffinit.cc:141:execute$7405
.sym 17234 param_counter[4]
.sym 17236 param_counter[5]
.sym 17251 rainbow[14]
.sym 17253 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 17257 pixel_data[2]
.sym 17259 rainbow[2]
.sym 17260 rainbow[1]
.sym 17261 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 17264 pixel_data[9]
.sym 17266 rainbow[10]
.sym 17267 rainbow[9]
.sym 17268 pixel_data[14]
.sym 17277 pixel_data[1]
.sym 17283 rainbow[10]
.sym 17296 rainbow[14]
.sym 17303 rainbow[1]
.sym 17307 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 17308 pixel_data[2]
.sym 17309 pixel_data[14]
.sym 17310 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 17313 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 17314 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 17315 pixel_data[9]
.sym 17316 pixel_data[1]
.sym 17320 rainbow[9]
.sym 17328 rainbow[2]
.sym 17329 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489_$glb_ce
.sym 17330 CLK$SB_IO_IN_$glb_clk
.sym 17332 $abc$7467$new_n755_
.sym 17333 $abc$7467$new_n459_
.sym 17335 $abc$7467$new_n458_
.sym 17336 $abc$7467$memory\params$rdmux[0][1][0]$b$1342[2]_new_inv_
.sym 17337 $abc$7467$memory\params$rdmux[0][2][1]$b$1351[2]_new_
.sym 17356 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 17359 $PACKER_VCC_NET
.sym 17362 param_counter[0]
.sym 17365 param_counter[2]
.sym 17373 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 17376 $abc$7467$procmux$503_Y[6]
.sym 17379 $PACKER_VCC_NET
.sym 17380 param_counter[5]
.sym 17383 $abc$7467$procmux$503_Y[5]
.sym 17386 $abc$7467$add$rainbow.v:530$176_Y[5]
.sym 17387 $abc$7467$add$rainbow.v:530$176_Y[6]
.sym 17393 param_counter[3]
.sym 17397 param_counter[4]
.sym 17400 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6928
.sym 17403 param_counter[6]
.sym 17405 $nextpnr_ICESTORM_LC_10$O
.sym 17408 param_counter[3]
.sym 17411 $auto$alumacc.cc:474:replace_alu$1048.C[5]
.sym 17413 $PACKER_VCC_NET
.sym 17414 param_counter[4]
.sym 17417 $auto$alumacc.cc:474:replace_alu$1048.C[6]
.sym 17419 param_counter[5]
.sym 17420 $PACKER_VCC_NET
.sym 17421 $auto$alumacc.cc:474:replace_alu$1048.C[5]
.sym 17424 param_counter[6]
.sym 17425 $PACKER_VCC_NET
.sym 17427 $auto$alumacc.cc:474:replace_alu$1048.C[6]
.sym 17443 $abc$7467$add$rainbow.v:530$176_Y[6]
.sym 17444 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 17445 $abc$7467$procmux$503_Y[6]
.sym 17448 $abc$7467$procmux$503_Y[5]
.sym 17449 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 17451 $abc$7467$add$rainbow.v:530$176_Y[5]
.sym 17452 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6928
.sym 17453 CLK$SB_IO_IN_$glb_clk
.sym 17455 param_counter[4]
.sym 17456 $abc$7467$new_n457_
.sym 17457 $abc$7467$new_n460_
.sym 17459 $abc$7467$new_n415_
.sym 17460 $abc$7467$memory\params$rdmux[0][0][0]$a$1338[6]_new_
.sym 17461 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7095
.sym 17462 $abc$7467$memory\params$rdmux[0][2][0]$b$1348[6]_new_
.sym 17473 param_counter[3]
.sym 17480 param_counter[1]
.sym 17483 $abc$7467$memory\params$rdmux[0][1][0]$b$1342[2]_new_inv_
.sym 17488 param_counter[4]
.sym 17490 param_counter[5]
.sym 17498 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7009
.sym 17499 param_counter[0]
.sym 17502 param_counter[3]
.sym 17504 param_counter[1]
.sym 17506 param_counter[2]
.sym 17510 param_counter[6]
.sym 17511 param_counter[5]
.sym 17512 param_counter[4]
.sym 17514 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701_new_
.sym 17520 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7009
.sym 17528 $nextpnr_ICESTORM_LC_18$O
.sym 17530 param_counter[0]
.sym 17534 $auto$alumacc.cc:474:replace_alu$1033.C[2]
.sym 17537 param_counter[1]
.sym 17540 $auto$alumacc.cc:474:replace_alu$1033.C[3]
.sym 17542 param_counter[2]
.sym 17544 $auto$alumacc.cc:474:replace_alu$1033.C[2]
.sym 17546 $auto$alumacc.cc:474:replace_alu$1033.C[4]
.sym 17548 param_counter[3]
.sym 17550 $auto$alumacc.cc:474:replace_alu$1033.C[3]
.sym 17552 $auto$alumacc.cc:474:replace_alu$1033.C[5]
.sym 17555 param_counter[4]
.sym 17556 $auto$alumacc.cc:474:replace_alu$1033.C[4]
.sym 17558 $auto$alumacc.cc:474:replace_alu$1033.C[6]
.sym 17560 param_counter[5]
.sym 17562 $auto$alumacc.cc:474:replace_alu$1033.C[5]
.sym 17566 param_counter[6]
.sym 17568 $auto$alumacc.cc:474:replace_alu$1033.C[6]
.sym 17572 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701_new_
.sym 17573 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7009
.sym 17575 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7009
.sym 17576 CLK$SB_IO_IN_$glb_clk
.sym 17579 $abc$7467$new_n444_
.sym 17580 $abc$7467$memory\params$rdmux[0][1][0]$b$1342[6]_new_
.sym 17581 $abc$7467$memory\params$rdmux[0][0][0]$a$1338[4]_new_
.sym 17582 $abc$7467$new_n446_
.sym 17583 $abc$7467$memory\params$rdmux[0][2][0]$a$1347[2]_new_inv_
.sym 17584 $abc$7467$new_n466_
.sym 17585 $abc$7467$memory\params$rdmux[0][0][0]$b$1339[7]_new_
.sym 17594 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7009
.sym 17599 $abc$7467$new_n457_
.sym 17603 param_counter[2]
.sym 17606 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7009
.sym 17622 $abc$7467$add$rainbow.v:530$176_Y[3]
.sym 17627 param_counter[4]
.sym 17629 $PACKER_VCC_NET
.sym 17630 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6928
.sym 17631 param_counter[6]
.sym 17632 $abc$7467$add$rainbow.v:530$176_Y[0]
.sym 17635 param_counter[1]
.sym 17636 $abc$7467$new_n420_
.sym 17638 $abc$7467$memory\params$rdmux[0][0][0]$a$1338[4]_new_
.sym 17639 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 17643 param_counter[1]
.sym 17646 param_counter[0]
.sym 17647 $abc$7467$procmux$503_Y[0]
.sym 17649 param_counter[3]
.sym 17650 param_counter[5]
.sym 17652 param_counter[5]
.sym 17653 param_counter[1]
.sym 17654 param_counter[0]
.sym 17655 $abc$7467$new_n420_
.sym 17658 param_counter[4]
.sym 17660 param_counter[3]
.sym 17665 param_counter[1]
.sym 17666 param_counter[0]
.sym 17670 $abc$7467$procmux$503_Y[0]
.sym 17671 $abc$7467$add$rainbow.v:530$176_Y[0]
.sym 17673 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 17676 param_counter[0]
.sym 17677 $PACKER_VCC_NET
.sym 17679 $PACKER_VCC_NET
.sym 17682 $PACKER_VCC_NET
.sym 17683 param_counter[0]
.sym 17688 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 17689 $abc$7467$add$rainbow.v:530$176_Y[3]
.sym 17691 param_counter[3]
.sym 17694 param_counter[6]
.sym 17695 param_counter[0]
.sym 17696 $abc$7467$memory\params$rdmux[0][0][0]$a$1338[4]_new_
.sym 17697 param_counter[1]
.sym 17698 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6928
.sym 17699 CLK$SB_IO_IN_$glb_clk
.sym 17701 param_counter[1]
.sym 17702 $abc$7467$new_n435_
.sym 17703 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6975
.sym 17704 $abc$7467$memory\params$rdmux[0][4][1]$a$1386[0]_new_
.sym 17705 $abc$7467$new_n437_
.sym 17706 $abc$7467$new_n417_
.sym 17707 $abc$7467$new_n413_
.sym 17717 $abc$7467$new_n420_
.sym 17726 param_counter[4]
.sym 17727 param_counter[4]
.sym 17728 param_counter[0]
.sym 17729 param_counter[5]
.sym 17733 $abc$7467$new_n466_
.sym 17734 param_counter[3]
.sym 17736 param_counter[5]
.sym 17743 $abc$7467$new_n420_
.sym 17744 $abc$7467$new_n438_
.sym 17747 $abc$7467$new_n433_
.sym 17748 param_counter[3]
.sym 17750 $abc$7467$new_n434_
.sym 17753 param_counter[0]
.sym 17755 $abc$7467$memory\params$rdmux[0][1][0]$b$1342[2]_new_inv_
.sym 17756 $abc$7467$new_n466_
.sym 17758 param_counter[1]
.sym 17759 $abc$7467$new_n435_
.sym 17760 param_counter[5]
.sym 17763 param_counter[2]
.sym 17764 $abc$7467$new_n413_
.sym 17765 $abc$7467$new_n411_
.sym 17766 param_counter[1]
.sym 17771 $abc$7467$new_n417_
.sym 17772 $abc$7467$new_n752_
.sym 17773 $abc$7467$new_n751_
.sym 17775 param_counter[0]
.sym 17776 param_counter[2]
.sym 17777 param_counter[3]
.sym 17781 $abc$7467$new_n411_
.sym 17782 param_counter[5]
.sym 17783 $abc$7467$new_n752_
.sym 17784 $abc$7467$memory\params$rdmux[0][1][0]$b$1342[2]_new_inv_
.sym 17787 $abc$7467$new_n417_
.sym 17788 param_counter[2]
.sym 17789 param_counter[0]
.sym 17793 $abc$7467$new_n435_
.sym 17794 $abc$7467$new_n413_
.sym 17795 $abc$7467$new_n433_
.sym 17796 $abc$7467$new_n438_
.sym 17799 param_counter[0]
.sym 17800 param_counter[2]
.sym 17801 param_counter[3]
.sym 17802 param_counter[1]
.sym 17805 param_counter[2]
.sym 17806 param_counter[3]
.sym 17807 $abc$7467$new_n434_
.sym 17808 param_counter[1]
.sym 17811 param_counter[0]
.sym 17813 $abc$7467$new_n751_
.sym 17814 $abc$7467$new_n466_
.sym 17817 param_counter[2]
.sym 17818 param_counter[1]
.sym 17819 $abc$7467$new_n420_
.sym 17820 $abc$7467$new_n417_
.sym 17824 $abc$7467$new_n453_
.sym 17825 $abc$7467$new_n482_
.sym 17826 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2260[2]_new_inv_
.sym 17827 $abc$7467$new_n452_
.sym 17829 $abc$7467$new_n455_
.sym 17830 $abc$7467$new_n456_
.sym 17831 $abc$7467$new_n436_
.sym 17850 $abc$7467$memory\params$rdmux[0][4][1]$a$1386[0]_new_
.sym 17853 param_counter[2]
.sym 17865 param_counter[1]
.sym 17866 param_counter[2]
.sym 17868 $abc$7467$new_n481_
.sym 17869 $abc$7467$new_n454_
.sym 17871 param_counter[0]
.sym 17872 $abc$7467$new_n480_
.sym 17873 $abc$7467$new_n483_
.sym 17875 $abc$7467$new_n457_
.sym 17876 $abc$7467$new_n410_
.sym 17877 $abc$7467$new_n478_
.sym 17878 $abc$7467$new_n417_
.sym 17879 $abc$7467$new_n413_
.sym 17881 $abc$7467$memory\params$rdmux[0][0][0]$b$1339[1]_new_
.sym 17882 $abc$7467$new_n747_
.sym 17883 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2260[2]_new_inv_
.sym 17884 $abc$7467$new_n452_
.sym 17885 param_counter[6]
.sym 17886 param_counter[4]
.sym 17887 $abc$7467$new_n479_
.sym 17888 param_counter[0]
.sym 17890 $abc$7467$new_n482_
.sym 17893 $abc$7467$new_n466_
.sym 17894 param_counter[3]
.sym 17895 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 17898 $abc$7467$memory\params$rdmux[0][0][0]$b$1339[1]_new_
.sym 17899 $abc$7467$new_n478_
.sym 17900 param_counter[6]
.sym 17901 $abc$7467$new_n481_
.sym 17904 param_counter[2]
.sym 17905 param_counter[1]
.sym 17906 param_counter[0]
.sym 17907 param_counter[6]
.sym 17910 $abc$7467$new_n410_
.sym 17911 $abc$7467$new_n483_
.sym 17912 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2260[2]_new_inv_
.sym 17913 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 17916 param_counter[4]
.sym 17917 $abc$7467$new_n482_
.sym 17918 $abc$7467$new_n483_
.sym 17919 $abc$7467$new_n454_
.sym 17923 $abc$7467$new_n466_
.sym 17924 $abc$7467$new_n479_
.sym 17925 $abc$7467$new_n480_
.sym 17928 $abc$7467$new_n457_
.sym 17929 param_counter[0]
.sym 17930 $abc$7467$new_n452_
.sym 17931 param_counter[6]
.sym 17934 $abc$7467$new_n417_
.sym 17935 $abc$7467$new_n413_
.sym 17936 param_counter[6]
.sym 17937 $abc$7467$new_n747_
.sym 17940 param_counter[2]
.sym 17941 param_counter[1]
.sym 17942 param_counter[0]
.sym 17943 param_counter[3]
.sym 17949 $abc$7467$new_n470_
.sym 17950 $abc$7467$new_n490_
.sym 17951 $abc$7467$memory\params$rdmux[0][2][1]$a$1350[0]_new_inv_
.sym 17952 $abc$7467$new_n760_
.sym 17953 $abc$7467$new_n479_
.sym 17993 $abc$7467$new_n420_
.sym 17997 $abc$7467$new_n759_
.sym 17998 param_counter[0]
.sym 18000 $abc$7467$memory\params$rdmux[0][1][0]$b$1342[7]_new_
.sym 18002 $abc$7467$new_n758_
.sym 18003 $abc$7467$new_n436_
.sym 18006 param_counter[1]
.sym 18007 $abc$7467$new_n490_
.sym 18009 param_counter[5]
.sym 18010 $abc$7467$new_n479_
.sym 18011 $abc$7467$new_n411_
.sym 18013 param_counter[2]
.sym 18015 param_counter[6]
.sym 18017 $abc$7467$new_n760_
.sym 18027 param_counter[5]
.sym 18028 $abc$7467$new_n479_
.sym 18029 $abc$7467$new_n758_
.sym 18030 $abc$7467$new_n436_
.sym 18040 param_counter[1]
.sym 18042 param_counter[6]
.sym 18045 param_counter[1]
.sym 18046 param_counter[0]
.sym 18047 param_counter[2]
.sym 18048 $abc$7467$new_n420_
.sym 18051 $abc$7467$new_n411_
.sym 18052 $abc$7467$new_n760_
.sym 18053 $abc$7467$new_n490_
.sym 18054 $abc$7467$new_n759_
.sym 18057 param_counter[1]
.sym 18058 param_counter[5]
.sym 18059 param_counter[2]
.sym 18060 param_counter[0]
.sym 18063 $abc$7467$memory\params$rdmux[0][1][0]$b$1342[7]_new_
.sym 18065 param_counter[5]
.sym 18846 $PACKER_VCC_NET
.sym 18853 $PACKER_VCC_NET
.sym 18869 $0\rainbow[15:0][3]
.sym 18870 $0\rainbow[15:0][4]
.sym 18875 $abc$7467$auto$ice40_ffinit.cc:141:execute$7377
.sym 18876 $0\rainbow[15:0][2]
.sym 18877 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 18889 $abc$7467$auto$ice40_ffinit.cc:141:execute$7389
.sym 18893 $abc$7467$auto$ice40_ffinit.cc:141:execute$7373
.sym 18905 $0\rainbow[15:0][3]
.sym 18911 $abc$7467$auto$ice40_ffinit.cc:141:execute$7377
.sym 18919 $0\rainbow[15:0][2]
.sym 18926 $abc$7467$auto$ice40_ffinit.cc:141:execute$7389
.sym 18930 $abc$7467$auto$ice40_ffinit.cc:141:execute$7373
.sym 18942 $0\rainbow[15:0][4]
.sym 18945 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 18946 CLK$SB_IO_IN_$glb_clk
.sym 18965 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 18994 rainbow[2]
.sym 18998 rainbow[0]
.sym 18999 rainbow[3]
.sym 19001 rainbow[4]
.sym 19010 rainbow[1]
.sym 19011 rainbow[5]
.sym 19012 $PACKER_VCC_NET
.sym 19013 rainbow[7]
.sym 19016 rainbow[6]
.sym 19018 $PACKER_VCC_NET
.sym 19021 $nextpnr_ICESTORM_LC_14$O
.sym 19024 rainbow[0]
.sym 19027 $auto$alumacc.cc:474:replace_alu$1051.C[2]
.sym 19029 $PACKER_VCC_NET
.sym 19030 rainbow[1]
.sym 19033 $auto$alumacc.cc:474:replace_alu$1051.C[3]
.sym 19035 rainbow[2]
.sym 19036 $PACKER_VCC_NET
.sym 19037 $auto$alumacc.cc:474:replace_alu$1051.C[2]
.sym 19039 $auto$alumacc.cc:474:replace_alu$1051.C[4]
.sym 19041 $PACKER_VCC_NET
.sym 19042 rainbow[3]
.sym 19043 $auto$alumacc.cc:474:replace_alu$1051.C[3]
.sym 19045 $auto$alumacc.cc:474:replace_alu$1051.C[5]
.sym 19047 rainbow[4]
.sym 19049 $auto$alumacc.cc:474:replace_alu$1051.C[4]
.sym 19051 $auto$alumacc.cc:474:replace_alu$1051.C[6]
.sym 19053 rainbow[5]
.sym 19054 $PACKER_VCC_NET
.sym 19055 $auto$alumacc.cc:474:replace_alu$1051.C[5]
.sym 19057 $auto$alumacc.cc:474:replace_alu$1051.C[7]
.sym 19059 $PACKER_VCC_NET
.sym 19060 rainbow[6]
.sym 19061 $auto$alumacc.cc:474:replace_alu$1051.C[6]
.sym 19063 $auto$alumacc.cc:474:replace_alu$1051.C[8]
.sym 19065 $PACKER_VCC_NET
.sym 19066 rainbow[7]
.sym 19067 $auto$alumacc.cc:474:replace_alu$1051.C[7]
.sym 19105 $0\rainbow[15:0][9]
.sym 19107 $auto$alumacc.cc:474:replace_alu$1051.C[8]
.sym 19115 rainbow[8]
.sym 19116 rainbow[12]
.sym 19118 $PACKER_VCC_NET
.sym 19121 rainbow[14]
.sym 19124 rainbow[11]
.sym 19126 $PACKER_VCC_NET
.sym 19128 rainbow[10]
.sym 19130 rainbow[9]
.sym 19139 rainbow[13]
.sym 19140 rainbow[15]
.sym 19144 $auto$alumacc.cc:474:replace_alu$1051.C[9]
.sym 19146 rainbow[8]
.sym 19148 $auto$alumacc.cc:474:replace_alu$1051.C[8]
.sym 19150 $auto$alumacc.cc:474:replace_alu$1051.C[10]
.sym 19152 rainbow[9]
.sym 19153 $PACKER_VCC_NET
.sym 19154 $auto$alumacc.cc:474:replace_alu$1051.C[9]
.sym 19156 $auto$alumacc.cc:474:replace_alu$1051.C[11]
.sym 19158 $PACKER_VCC_NET
.sym 19159 rainbow[10]
.sym 19160 $auto$alumacc.cc:474:replace_alu$1051.C[10]
.sym 19162 $auto$alumacc.cc:474:replace_alu$1051.C[12]
.sym 19164 $PACKER_VCC_NET
.sym 19165 rainbow[11]
.sym 19166 $auto$alumacc.cc:474:replace_alu$1051.C[11]
.sym 19168 $auto$alumacc.cc:474:replace_alu$1051.C[13]
.sym 19171 rainbow[12]
.sym 19172 $auto$alumacc.cc:474:replace_alu$1051.C[12]
.sym 19174 $auto$alumacc.cc:474:replace_alu$1051.C[14]
.sym 19176 rainbow[13]
.sym 19177 $PACKER_VCC_NET
.sym 19178 $auto$alumacc.cc:474:replace_alu$1051.C[13]
.sym 19180 $auto$alumacc.cc:474:replace_alu$1051.C[15]
.sym 19182 $PACKER_VCC_NET
.sym 19183 rainbow[14]
.sym 19184 $auto$alumacc.cc:474:replace_alu$1051.C[14]
.sym 19187 $PACKER_VCC_NET
.sym 19189 rainbow[15]
.sym 19190 $auto$alumacc.cc:474:replace_alu$1051.C[15]
.sym 19219 $0\rainbow[15:0][10]
.sym 19224 param_counter[1]
.sym 19229 $0\rainbow[15:0][15]
.sym 19237 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 19240 $0\rainbow[15:0][13]
.sym 19243 $0\rainbow[15:0][8]
.sym 19246 $0\rainbow[15:0][11]
.sym 19247 $0\rainbow[15:0][12]
.sym 19249 $0\rainbow[15:0][14]
.sym 19253 $abc$7467$auto$ice40_ffinit.cc:141:execute$7401
.sym 19256 $abc$7467$auto$ice40_ffinit.cc:141:execute$7417
.sym 19265 $abc$7467$auto$ice40_ffinit.cc:141:execute$7425
.sym 19271 $0\rainbow[15:0][13]
.sym 19276 $abc$7467$auto$ice40_ffinit.cc:141:execute$7425
.sym 19281 $0\rainbow[15:0][8]
.sym 19289 $abc$7467$auto$ice40_ffinit.cc:141:execute$7401
.sym 19293 $abc$7467$auto$ice40_ffinit.cc:141:execute$7417
.sym 19298 $0\rainbow[15:0][12]
.sym 19307 $0\rainbow[15:0][14]
.sym 19313 $0\rainbow[15:0][11]
.sym 19314 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 19315 CLK$SB_IO_IN_$glb_clk
.sym 19341 param_counter[4]
.sym 19343 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7095
.sym 19360 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 19361 $abc$7467$auto$ice40_ffinit.cc:141:execute$7429
.sym 19372 $abc$7467$auto$ice40_ffinit.cc:141:execute$7405
.sym 19377 $0\rainbow[15:0][9]
.sym 19379 $0\rainbow[15:0][10]
.sym 19386 $abc$7467$auto$ice40_ffinit.cc:141:execute$7409
.sym 19389 $0\rainbow[15:0][15]
.sym 19392 $abc$7467$auto$ice40_ffinit.cc:141:execute$7409
.sym 19397 $abc$7467$auto$ice40_ffinit.cc:141:execute$7405
.sym 19406 $abc$7467$auto$ice40_ffinit.cc:141:execute$7429
.sym 19412 $0\rainbow[15:0][15]
.sym 19418 $0\rainbow[15:0][10]
.sym 19430 $0\rainbow[15:0][9]
.sym 19437 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 19438 CLK$SB_IO_IN_$glb_clk
.sym 19461 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 19466 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701_new_
.sym 19482 $abc$7467$new_n459_
.sym 19489 param_counter[4]
.sym 19490 param_counter[3]
.sym 19494 $abc$7467$memory\params$rdmux[0][2][1]$b$1351[2]_new_
.sym 19496 param_counter[1]
.sym 19497 $abc$7467$new_n755_
.sym 19504 param_counter[0]
.sym 19506 $abc$7467$new_n459_
.sym 19507 param_counter[2]
.sym 19514 param_counter[1]
.sym 19515 param_counter[2]
.sym 19516 param_counter[3]
.sym 19517 param_counter[0]
.sym 19520 param_counter[4]
.sym 19521 param_counter[3]
.sym 19532 param_counter[0]
.sym 19533 param_counter[1]
.sym 19534 param_counter[2]
.sym 19535 $abc$7467$new_n459_
.sym 19538 $abc$7467$memory\params$rdmux[0][2][1]$b$1351[2]_new_
.sym 19539 $abc$7467$new_n459_
.sym 19540 $abc$7467$new_n755_
.sym 19544 param_counter[0]
.sym 19545 param_counter[3]
.sym 19546 param_counter[2]
.sym 19547 param_counter[1]
.sym 19587 $abc$7467$new_n415_
.sym 19606 param_counter[2]
.sym 19607 $abc$7467$new_n458_
.sym 19608 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 19614 $abc$7467$memory\params$rdmux[0][1][0]$b$1342[6]_new_
.sym 19615 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7095
.sym 19616 $abc$7467$add$rainbow.v:530$176_Y[4]
.sym 19619 $abc$7467$memory\params$rdmux[0][2][0]$b$1348[6]_new_
.sym 19620 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7009
.sym 19622 $abc$7467$new_n460_
.sym 19623 param_counter[0]
.sym 19626 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701_new_
.sym 19628 param_counter[4]
.sym 19629 param_counter[1]
.sym 19634 param_counter[3]
.sym 19635 param_counter[5]
.sym 19637 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 19638 param_counter[4]
.sym 19640 $abc$7467$add$rainbow.v:530$176_Y[4]
.sym 19643 $abc$7467$memory\params$rdmux[0][1][0]$b$1342[6]_new_
.sym 19644 param_counter[5]
.sym 19645 $abc$7467$new_n458_
.sym 19646 $abc$7467$new_n460_
.sym 19649 param_counter[1]
.sym 19650 param_counter[0]
.sym 19651 param_counter[2]
.sym 19652 param_counter[3]
.sym 19661 param_counter[2]
.sym 19662 param_counter[3]
.sym 19667 $abc$7467$memory\params$rdmux[0][1][0]$b$1342[6]_new_
.sym 19668 $abc$7467$memory\params$rdmux[0][2][0]$b$1348[6]_new_
.sym 19669 param_counter[4]
.sym 19670 param_counter[5]
.sym 19673 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701_new_
.sym 19675 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7009
.sym 19676 param_counter[3]
.sym 19679 param_counter[0]
.sym 19680 param_counter[2]
.sym 19681 param_counter[3]
.sym 19682 param_counter[1]
.sym 19683 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7095
.sym 19684 CLK$SB_IO_IN_$glb_clk
.sym 19698 param_counter[4]
.sym 19715 param_counter[1]
.sym 19727 param_counter[1]
.sym 19728 $abc$7467$new_n435_
.sym 19729 $abc$7467$memory\params$rdmux[0][0][0]$b$1339[1]_new_
.sym 19730 param_counter[0]
.sym 19731 $abc$7467$new_n415_
.sym 19733 param_counter[3]
.sym 19735 param_counter[4]
.sym 19736 $abc$7467$new_n420_
.sym 19737 $abc$7467$memory\params$rdmux[0][1][0]$b$1342[6]_new_
.sym 19742 param_counter[5]
.sym 19744 $abc$7467$new_n444_
.sym 19747 $abc$7467$new_n446_
.sym 19750 $abc$7467$memory\params$rdmux[0][0][0]$b$1339[7]_new_
.sym 19753 param_counter[2]
.sym 19756 $abc$7467$memory\params$rdmux[0][2][0]$a$1347[2]_new_inv_
.sym 19766 $abc$7467$memory\params$rdmux[0][1][0]$b$1342[6]_new_
.sym 19767 param_counter[5]
.sym 19768 $abc$7467$memory\params$rdmux[0][0][0]$b$1339[7]_new_
.sym 19769 param_counter[3]
.sym 19772 $abc$7467$new_n420_
.sym 19773 param_counter[2]
.sym 19774 param_counter[1]
.sym 19775 param_counter[0]
.sym 19778 $abc$7467$new_n444_
.sym 19779 $abc$7467$new_n446_
.sym 19780 $abc$7467$new_n435_
.sym 19781 param_counter[5]
.sym 19784 $abc$7467$new_n415_
.sym 19785 param_counter[4]
.sym 19786 $abc$7467$memory\params$rdmux[0][0][0]$b$1339[1]_new_
.sym 19792 $abc$7467$memory\params$rdmux[0][0][0]$b$1339[7]_new_
.sym 19793 $abc$7467$new_n415_
.sym 19796 param_counter[5]
.sym 19798 $abc$7467$memory\params$rdmux[0][2][0]$a$1347[2]_new_inv_
.sym 19799 param_counter[4]
.sym 19802 param_counter[0]
.sym 19803 param_counter[1]
.sym 19821 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355
.sym 19838 param_counter[4]
.sym 19840 $abc$7467$memory\params$rdmux[0][2][0]$a$1347[2]_new_inv_
.sym 19841 param_counter[1]
.sym 19850 param_counter[4]
.sym 19852 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6975
.sym 19855 param_counter[2]
.sym 19857 $abc$7467$new_n436_
.sym 19858 param_counter[4]
.sym 19859 $abc$7467$new_n415_
.sym 19860 param_counter[5]
.sym 19861 $abc$7467$memory\params$rdmux[0][4][1]$a$1386[0]_new_
.sym 19862 $abc$7467$new_n437_
.sym 19866 param_counter[1]
.sym 19868 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7009
.sym 19869 param_counter[0]
.sym 19872 param_counter[3]
.sym 19885 param_counter[1]
.sym 19889 $abc$7467$new_n436_
.sym 19890 param_counter[4]
.sym 19891 $abc$7467$new_n437_
.sym 19897 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7009
.sym 19898 param_counter[0]
.sym 19903 param_counter[0]
.sym 19904 param_counter[1]
.sym 19907 param_counter[3]
.sym 19908 param_counter[2]
.sym 19909 param_counter[1]
.sym 19910 param_counter[0]
.sym 19915 param_counter[4]
.sym 19916 param_counter[3]
.sym 19919 $abc$7467$new_n415_
.sym 19920 param_counter[4]
.sym 19921 $abc$7467$memory\params$rdmux[0][4][1]$a$1386[0]_new_
.sym 19922 param_counter[5]
.sym 19929 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6975
.sym 19930 CLK$SB_IO_IN_$glb_clk
.sym 19961 $abc$7467$new_n437_
.sym 19973 param_counter[5]
.sym 19976 $abc$7467$memory\params$rdmux[0][4][1]$a$1386[0]_new_
.sym 19978 $abc$7467$new_n417_
.sym 19979 $abc$7467$new_n456_
.sym 19980 param_counter[5]
.sym 19981 param_counter[2]
.sym 19984 $abc$7467$memory\params$rdmux[0][4][1]$a$1386[0]_new_
.sym 19985 $abc$7467$new_n437_
.sym 19986 param_counter[3]
.sym 19987 param_counter[4]
.sym 19988 param_counter[0]
.sym 19993 $abc$7467$new_n454_
.sym 19997 $abc$7467$new_n453_
.sym 19998 param_counter[4]
.sym 20001 param_counter[1]
.sym 20002 $abc$7467$new_n455_
.sym 20006 $abc$7467$new_n455_
.sym 20007 param_counter[5]
.sym 20008 $abc$7467$new_n454_
.sym 20012 param_counter[2]
.sym 20013 param_counter[5]
.sym 20014 $abc$7467$new_n417_
.sym 20015 $abc$7467$memory\params$rdmux[0][4][1]$a$1386[0]_new_
.sym 20018 param_counter[5]
.sym 20019 param_counter[4]
.sym 20024 $abc$7467$new_n453_
.sym 20025 param_counter[4]
.sym 20026 $abc$7467$new_n437_
.sym 20027 $abc$7467$new_n456_
.sym 20036 param_counter[2]
.sym 20037 param_counter[0]
.sym 20038 param_counter[4]
.sym 20039 param_counter[3]
.sym 20042 param_counter[3]
.sym 20043 param_counter[1]
.sym 20044 param_counter[0]
.sym 20045 param_counter[2]
.sym 20048 $abc$7467$memory\params$rdmux[0][4][1]$a$1386[0]_new_
.sym 20049 param_counter[3]
.sym 20050 param_counter[2]
.sym 20096 param_counter[3]
.sym 20098 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2260[2]_new_inv_
.sym 20099 param_counter[4]
.sym 20102 $abc$7467$memory\params$rdmux[0][4][1]$a$1386[0]_new_
.sym 20104 param_counter[3]
.sym 20105 param_counter[2]
.sym 20106 param_counter[0]
.sym 20109 param_counter[5]
.sym 20110 $abc$7467$memory\params$rdmux[0][2][0]$a$1347[2]_new_inv_
.sym 20113 param_counter[1]
.sym 20116 $abc$7467$memory\params$rdmux[0][2][1]$a$1350[0]_new_inv_
.sym 20121 $abc$7467$new_n437_
.sym 20122 $abc$7467$new_n470_
.sym 20141 param_counter[2]
.sym 20143 $abc$7467$memory\params$rdmux[0][4][1]$a$1386[0]_new_
.sym 20144 param_counter[3]
.sym 20147 $abc$7467$memory\params$rdmux[0][2][0]$a$1347[2]_new_inv_
.sym 20148 $abc$7467$new_n437_
.sym 20149 $abc$7467$new_n470_
.sym 20150 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2260[2]_new_inv_
.sym 20153 param_counter[3]
.sym 20154 param_counter[1]
.sym 20155 param_counter[2]
.sym 20156 param_counter[0]
.sym 20159 param_counter[4]
.sym 20160 param_counter[5]
.sym 20161 $abc$7467$new_n470_
.sym 20162 $abc$7467$memory\params$rdmux[0][2][1]$a$1350[0]_new_inv_
.sym 20165 param_counter[2]
.sym 20166 param_counter[3]
.sym 20167 $abc$7467$memory\params$rdmux[0][4][1]$a$1386[0]_new_
.sym 20168 param_counter[4]
.sym 21647 MOSI$SB_IO_OUT
.sym 21750 CS$SB_IO_OUT
.sym 27367 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355
.sym 27429 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355
.sym 27453 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355
.sym 27456 MOSI$SB_IO_OUT
.sym 27460 CS$SB_IO_OUT
.sym 27469 CS$SB_IO_OUT
.sym 27519 MOSI$SB_IO_OUT
.sym 27541 MOSI$SB_IO_OUT
.sym 27742 delay[7]
.sym 27747 $auto$alumacc.cc:474:replace_alu$1001.C[1]
.sym 27752 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 27755 $PACKER_VCC_NET
.sym 27756 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 27760 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 27764 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 27767 $PACKER_VCC_NET
.sym 27768 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 27772 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 27776 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 27780 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 27784 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 27788 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 27792 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 27796 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 27800 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 27804 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 27808 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 27813 $nextpnr_ICESTORM_LC_1$I3
.sym 27814 $abc$7467$new_n495_
.sym 27815 $abc$7467$add$rainbow.v:235$95_Y[2]
.sym 27818 delay[8]
.sym 27822 delay[15]
.sym 27826 $abc$7467$new_n495_
.sym 27827 delay[1]
.sym 27828 delay[0]
.sym 27830 $abc$7467$new_n495_
.sym 27831 $abc$7467$add$rainbow.v:235$95_Y[6]
.sym 27834 delay[7]
.sym 27835 delay[6]
.sym 27843 delay[0]
.sym 27848 delay[1]
.sym 27852 delay[2]
.sym 27853 $auto$alumacc.cc:474:replace_alu$1027.C[2]
.sym 27856 delay[3]
.sym 27857 $auto$alumacc.cc:474:replace_alu$1027.C[3]
.sym 27860 delay[4]
.sym 27861 $auto$alumacc.cc:474:replace_alu$1027.C[4]
.sym 27864 delay[5]
.sym 27865 $auto$alumacc.cc:474:replace_alu$1027.C[5]
.sym 27868 delay[6]
.sym 27869 $auto$alumacc.cc:474:replace_alu$1027.C[6]
.sym 27872 delay[7]
.sym 27873 $auto$alumacc.cc:474:replace_alu$1027.C[7]
.sym 27876 delay[8]
.sym 27877 $auto$alumacc.cc:474:replace_alu$1027.C[8]
.sym 27880 delay[9]
.sym 27881 $auto$alumacc.cc:474:replace_alu$1027.C[9]
.sym 27884 delay[10]
.sym 27885 $auto$alumacc.cc:474:replace_alu$1027.C[10]
.sym 27888 delay[11]
.sym 27889 $auto$alumacc.cc:474:replace_alu$1027.C[11]
.sym 27892 delay[12]
.sym 27893 $auto$alumacc.cc:474:replace_alu$1027.C[12]
.sym 27896 delay[13]
.sym 27897 $auto$alumacc.cc:474:replace_alu$1027.C[13]
.sym 27900 delay[14]
.sym 27901 $auto$alumacc.cc:474:replace_alu$1027.C[14]
.sym 27904 delay[15]
.sym 27905 $auto$alumacc.cc:474:replace_alu$1027.C[15]
.sym 27906 $abc$7467$new_n495_
.sym 27907 $abc$7467$add$rainbow.v:235$95_Y[4]
.sym 27910 $abc$7467$new_n495_
.sym 27911 $abc$7467$add$rainbow.v:235$95_Y[7]
.sym 27914 $abc$7467$new_n495_
.sym 27915 $abc$7467$add$rainbow.v:235$95_Y[9]
.sym 27918 $abc$7467$new_n495_
.sym 27919 $abc$7467$add$rainbow.v:235$95_Y[12]
.sym 27922 $abc$7467$new_n495_
.sym 27923 $abc$7467$add$rainbow.v:235$95_Y[13]
.sym 27926 delay[14]
.sym 27930 $abc$7467$new_n495_
.sym 27931 $abc$7467$add$rainbow.v:235$95_Y[3]
.sym 27934 $abc$7467$new_n495_
.sym 27935 $abc$7467$add$rainbow.v:235$95_Y[11]
.sym 27938 $abc$7467$procmux$673.B_AND_S[90]_new_
.sym 27939 $abc$7467$new_n524_
.sym 27940 $abc$7467$new_n496_
.sym 27942 $abc$7467$new_n495_
.sym 27943 $abc$7467$add$rainbow.v:235$95_Y[14]
.sym 27946 delay[9]
.sym 27947 delay[8]
.sym 27948 delay[10]
.sym 27949 delay[11]
.sym 27950 delay[8]
.sym 27951 delay[9]
.sym 27952 delay[10]
.sym 27953 delay[11]
.sym 27954 delay[12]
.sym 27955 delay[13]
.sym 27956 delay[14]
.sym 27957 delay[15]
.sym 27958 delay[9]
.sym 27959 delay[10]
.sym 27960 delay[11]
.sym 27961 delay[8]
.sym 27962 $abc$7467$new_n495_
.sym 27963 $abc$7467$add$rainbow.v:235$95_Y[8]
.sym 27966 delay[13]
.sym 27967 delay[15]
.sym 27968 delay[14]
.sym 27969 delay[12]
.sym 27970 state[0]
.sym 27971 $abc$7467$new_n542_
.sym 27972 $abc$7467$auto$opt_reduce.cc:132:opt_mux$918_new_inv_
.sym 27973 $abc$7467$new_n559_
.sym 27974 $abc$7467$new_n495_
.sym 27975 $abc$7467$add$rainbow.v:235$95_Y[10]
.sym 27978 $abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.sym 27979 $abc$7467$auto$opt_reduce.cc:132:opt_mux$918_new_inv_
.sym 27980 $abc$7467$procmux$673.B_AND_S[2]_new_
.sym 27982 state[1]
.sym 27983 $abc$7467$new_n516_
.sym 27986 state[1]
.sym 27987 $abc$7467$auto$rtlil.cc:1836:ReduceOr$1013_new_inv_
.sym 27988 $abc$7467$new_n542_
.sym 27990 $abc$7467$new_n600_
.sym 27991 state[0]
.sym 27992 $abc$7467$new_n792_
.sym 27993 $abc$7467$new_n505_
.sym 27994 state[1]
.sym 27995 $abc$7467$new_n516_
.sym 27996 $abc$7467$auto$rtlil.cc:1863:Or$965_new_inv_
.sym 27998 $abc$7467$new_n495_
.sym 27999 $abc$7467$add$rainbow.v:235$95_Y[15]
.sym 28006 $abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.sym 28007 $abc$7467$new_n600_
.sym 28018 $0\dc[0:0]
.sym 28022 state[0]
.sym 28023 state[1]
.sym 28030 state[0]
.sym 28031 $abc$7467$new_n505_
.sym 28032 state[1]
.sym 28033 $abc$7467$new_n498_
.sym 28037 RST$SB_IO_OUT
.sym 28042 $0\scl[0:0]
.sym 28050 SCL$SB_IO_OUT
.sym 28195 $auto$alumacc.cc:474:replace_alu$1001.C[1]
.sym 28199 $PACKER_VCC_NET
.sym 28200 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 28204 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 28207 $PACKER_VCC_NET
.sym 28208 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 28211 $PACKER_VCC_NET
.sym 28212 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 28215 $PACKER_VCC_NET
.sym 28216 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 28219 $PACKER_VCC_NET
.sym 28220 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 28224 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 28227 $PACKER_VCC_NET
.sym 28228 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 28232 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 28236 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 28240 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 28243 $PACKER_VCC_NET
.sym 28244 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 28248 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 28251 $PACKER_VCC_NET
.sym 28252 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 28256 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 28261 $nextpnr_ICESTORM_LC_8$I3
.sym 28270 delay[10]
.sym 28290 delay[6]
.sym 28294 delay[1]
.sym 28298 delay[5]
.sym 28302 delay[2]
.sym 28306 delay[0]
.sym 28310 delay[4]
.sym 28314 delay[0]
.sym 28315 delay[2]
.sym 28316 delay[3]
.sym 28317 delay[1]
.sym 28318 delay[3]
.sym 28323 $auto$alumacc.cc:474:replace_alu$1001.C[1]
.sym 28328 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 28332 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 28336 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 28339 $PACKER_VCC_NET
.sym 28340 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 28343 $PACKER_VCC_NET
.sym 28344 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 28347 $PACKER_VCC_NET
.sym 28348 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 28352 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 28355 $PACKER_VCC_NET
.sym 28356 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 28360 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 28364 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 28368 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 28371 $PACKER_VCC_NET
.sym 28372 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 28376 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 28379 $PACKER_VCC_NET
.sym 28380 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 28384 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 28389 $nextpnr_ICESTORM_LC_6$I3
.sym 28390 delay[4]
.sym 28391 delay[5]
.sym 28392 delay[2]
.sym 28393 delay[3]
.sym 28394 delay[4]
.sym 28395 delay[5]
.sym 28398 delay[6]
.sym 28399 delay[7]
.sym 28402 delay[11]
.sym 28406 delay[9]
.sym 28410 delay[12]
.sym 28414 delay[13]
.sym 28418 delay[1]
.sym 28419 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2569[4]_new_
.sym 28420 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2578[1]_new_
.sym 28421 delay[0]
.sym 28422 $abc$7467$new_n510_
.sym 28423 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3710[5]_new_
.sym 28424 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2569[4]_new_
.sym 28425 delay[2]
.sym 28426 delay[1]
.sym 28427 delay[0]
.sym 28428 delay[3]
.sym 28430 $abc$7467$new_n495_
.sym 28431 $abc$7467$add$rainbow.v:235$95_Y[5]
.sym 28434 $abc$7467$new_n495_
.sym 28435 $abc$7467$add$rainbow.v:235$95_Y[0]
.sym 28438 delay[4]
.sym 28439 delay[5]
.sym 28443 $PACKER_VCC_NET
.sym 28444 delay[0]
.sym 28446 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3710[5]_new_
.sym 28447 delay[6]
.sym 28448 delay[7]
.sym 28450 $abc$7467$auto$rtlil.cc:1836:ReduceOr$1013_new_inv_
.sym 28451 $abc$7467$new_n542_
.sym 28452 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.sym 28454 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3495[0]_new_
.sym 28455 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3495[1]_new_
.sym 28458 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3471[3]_new_
.sym 28459 $abc$7467$new_n511_
.sym 28460 $abc$7467$auto$alumacc.cc:491:replace_alu$1003[15]
.sym 28462 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[3]_new_
.sym 28463 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3837[2]_new_
.sym 28464 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3495[0]_new_
.sym 28465 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[1]_new_
.sym 28466 $abc$7467$new_n511_
.sym 28467 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[3]_new_
.sym 28468 $abc$7467$auto$alumacc.cc:491:replace_alu$959[15]
.sym 28470 delay[2]
.sym 28471 $abc$7467$new_n510_
.sym 28474 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[1]_new_
.sym 28475 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[0]_new_
.sym 28476 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2110[4]_new_
.sym 28477 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2110[5]_new_
.sym 28478 $abc$7467$new_n516_
.sym 28479 $abc$7467$procmux$673.B_AND_S[90]_new_
.sym 28480 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$5021[8]_new_
.sym 28481 $abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.sym 28482 $abc$7467$auto$rtlil.cc:1836:ReduceOr$1026_new_inv_
.sym 28483 $abc$7467$procmux$673.B_AND_S[97]_new_
.sym 28486 $abc$7467$procmux$673.B_AND_S[97]_new_
.sym 28487 $abc$7467$auto$rtlil.cc:1836:ReduceOr$1026_new_inv_
.sym 28488 $abc$7467$procmux$673.B_AND_S[74]_new_
.sym 28489 $abc$7467$procmux$673.B_AND_S[22]_new_
.sym 28490 $abc$7467$procmux$673.B_AND_S[2]_new_
.sym 28491 $abc$7467$procmux$673.B_AND_S[74]_new_
.sym 28492 state[2]
.sym 28493 $abc$7467$new_n766_
.sym 28494 $abc$7467$auto$rtlil.cc:1863:Or$976_new_inv_
.sym 28495 $abc$7467$procmux$652_CMP_new_
.sym 28498 $abc$7467$auto$rtlil.cc:1863:Or$965_new_inv_
.sym 28499 $abc$7467$procmux$673.B_AND_S[0]_new_
.sym 28502 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3724[1]_new_
.sym 28503 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3500[0]_new_
.sym 28504 $abc$7467$auto$alumacc.cc:491:replace_alu$992[15]
.sym 28506 $abc$7467$auto$opt_reduce.cc:132:opt_mux$920_new_
.sym 28507 $abc$7467$auto$opt_reduce.cc:132:opt_mux$922_new_inv_
.sym 28508 $abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.sym 28509 state[1]
.sym 28510 $abc$7467$auto$opt_reduce.cc:132:opt_mux$922_new_inv_
.sym 28511 state[2]
.sym 28512 $abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.sym 28513 $abc$7467$auto$opt_reduce.cc:132:opt_mux$920_new_
.sym 28514 $abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.sym 28515 $abc$7467$new_n498_
.sym 28518 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_
.sym 28519 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3207[1]_new_inv_
.sym 28522 $abc$7467$auto$rtlil.cc:1836:ReduceOr$1026_new_inv_
.sym 28523 RST$SB_IO_OUT
.sym 28524 $abc$7467$procmux$673.B_AND_S[97]_new_
.sym 28525 $abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.sym 28526 $abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.sym 28527 $abc$7467$new_n498_
.sym 28528 $abc$7467$procmux$673.B_AND_S[22]_new_
.sym 28530 $abc$7467$new_n505_
.sym 28531 state[0]
.sym 28534 $abc$7467$new_n538_
.sym 28535 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3207[1]_new_inv_
.sym 28538 state[2]
.sym 28539 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.sym 28540 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_
.sym 28541 state[3]
.sym 28542 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.sym 28543 $abc$7467$new_n542_
.sym 28544 $abc$7467$procmux$652_CMP_new_
.sym 28545 $abc$7467$new_n516_
.sym 28550 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_
.sym 28551 $abc$7467$new_n559_
.sym 28554 $abc$7467$new_n632_
.sym 28555 $abc$7467$new_n498_
.sym 28558 state[0]
.sym 28559 state[1]
.sym 28560 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3207[1]_new_inv_
.sym 28561 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[2]_new_inv_
.sym 28562 state[2]
.sym 28563 state[1]
.sym 28564 state[3]
.sym 28565 state[0]
.sym 28566 $abc$7467$new_n504_
.sym 28567 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[2]_new_inv_
.sym 28570 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.sym 28571 $abc$7467$new_n542_
.sym 28574 $abc$7467$auto$opt_reduce.cc:132:opt_mux$920_new_
.sym 28575 $abc$7467$auto$opt_reduce.cc:132:opt_mux$922_new_inv_
.sym 28707 $auto$alumacc.cc:474:replace_alu$1001.C[1]
.sym 28712 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 28716 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 28720 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 28724 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 28727 $PACKER_VCC_NET
.sym 28728 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 28731 $PACKER_VCC_NET
.sym 28732 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 28735 $PACKER_VCC_NET
.sym 28736 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 28739 $PACKER_VCC_NET
.sym 28740 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 28744 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 28748 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 28752 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 28756 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 28760 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 28764 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 28768 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 28770 $abc$7467$auto$rtlil.cc:1835:ReduceAnd$983_new_
.sym 28771 $abc$7467$new_n505_
.sym 28772 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.sym 28773 $abc$7467$auto$alumacc.cc:491:replace_alu$981[15]
.sym 28803 $auto$alumacc.cc:474:replace_alu$1001.C[1]
.sym 28808 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 28812 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 28815 $PACKER_VCC_NET
.sym 28816 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 28820 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 28824 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 28827 $PACKER_VCC_NET
.sym 28828 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 28832 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 28836 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 28840 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 28844 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 28848 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 28852 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 28856 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 28860 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 28864 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 28866 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3500[0]_new_
.sym 28867 $abc$7467$new_n531_
.sym 28868 $abc$7467$new_n532_
.sym 28869 $abc$7467$auto$alumacc.cc:491:replace_alu$970[15]
.sym 28882 delay[1]
.sym 28883 delay[0]
.sym 28884 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2110[4]_new_
.sym 28899 $auto$alumacc.cc:474:replace_alu$1014.C[2]
.sym 28904 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.sym 28907 $PACKER_VCC_NET
.sym 28908 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.sym 28912 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.sym 28916 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.sym 28920 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.sym 28924 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.sym 28927 $PACKER_VCC_NET
.sym 28928 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.sym 28932 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.sym 28935 $PACKER_VCC_NET
.sym 28936 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.sym 28939 $PACKER_VCC_NET
.sym 28940 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.sym 28943 $PACKER_VCC_NET
.sym 28944 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.sym 28948 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.sym 28951 $PACKER_VCC_NET
.sym 28952 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.sym 28956 $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.sym 28958 $abc$7467$new_n535_
.sym 28959 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[0]_new_
.sym 28960 $abc$7467$new_n532_
.sym 28961 $abc$7467$auto$alumacc.cc:491:replace_alu$1016[15]
.sym 28962 DC$SB_IO_OUT
.sym 28963 $abc$7467$new_n563_
.sym 28964 $abc$7467$auto$wreduce.cc:455:run$927[3]_new_
.sym 28965 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$1980_new_inv_
.sym 28966 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4975[3]_new_
.sym 28967 $abc$7467$new_n795_
.sym 28968 $abc$7467$new_n767_
.sym 28970 $abc$7467$procmux$742_Y[0]_new_inv_
.sym 28971 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_
.sym 28972 $abc$7467$procmux$673.B_AND_S[84]_new_
.sym 28973 $abc$7467$new_n776_
.sym 28974 DC$SB_IO_OUT
.sym 28975 $abc$7467$new_n563_
.sym 28976 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$1980_new_inv_
.sym 28977 $abc$7467$auto$wreduce.cc:455:run$927[3]_new_
.sym 28978 $abc$7467$procmux$673.B_AND_S[18]_new_
.sym 28979 $abc$7467$new_n775_
.sym 28980 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$5031[2]_new_inv_
.sym 28981 $abc$7467$new_n774_
.sym 28982 $abc$7467$procmux$770_Y[3]_new_inv_
.sym 28983 $0\scl[0:0]
.sym 28984 state[3]
.sym 28985 state[2]
.sym 28986 $abc$7467$procmux$673.B_AND_S[55]_new_
.sym 28987 $0\scl[0:0]
.sym 28988 $abc$7467$procmux$770_Y[3]_new_inv_
.sym 28989 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_
.sym 28990 $abc$7467$procmux$742_Y[4]_new_inv_
.sym 28991 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_
.sym 28992 $abc$7467$new_n764_
.sym 28994 $0\scl[0:0]
.sym 28995 state[2]
.sym 28996 $abc$7467$new_n538_
.sym 28997 state[3]
.sym 28998 $abc$7467$new_n538_
.sym 28999 $abc$7467$new_n762_
.sym 29000 $abc$7467$new_n574_
.sym 29001 $abc$7467$new_n763_
.sym 29002 $abc$7467$auto$opt_reduce.cc:132:opt_mux$920_new_
.sym 29003 $abc$7467$auto$opt_reduce.cc:132:opt_mux$922_new_inv_
.sym 29004 $abc$7467$procmux$673.B_AND_S[42]_new_
.sym 29005 $abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.sym 29006 $abc$7467$new_n538_
.sym 29007 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 29010 $abc$7467$new_n793_
.sym 29011 $abc$7467$new_n794_
.sym 29012 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$5031[2]_new_inv_
.sym 29014 $abc$7467$procmux$673.B_AND_S[21]_new_
.sym 29015 $abc$7467$auto$wreduce.cc:455:run$923[1]_new_
.sym 29016 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355
.sym 29017 $abc$7467$procmux$673.B_AND_S[50]_new_
.sym 29018 $abc$7467$procmux$742_Y[4]_new_inv_
.sym 29019 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_
.sym 29020 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4939[0]_new_inv_
.sym 29022 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4998[6]_new_
.sym 29023 $abc$7467$procmux$673.B_AND_S[1]_new_
.sym 29024 $abc$7467$new_n617_
.sym 29025 $abc$7467$new_n771_
.sym 29026 state[0]
.sym 29027 $abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.sym 29028 $abc$7467$new_n505_
.sym 29029 state[1]
.sym 29030 $abc$7467$auto$rtlil.cc:1863:Or$976_new_inv_
.sym 29031 $abc$7467$procmux$652_CMP_new_
.sym 29034 $abc$7467$new_n317_
.sym 29035 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3207[1]_new_inv_
.sym 29038 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 29039 $abc$7467$new_n569_
.sym 29040 $0\dc[0:0]
.sym 29042 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_
.sym 29043 state[2]
.sym 29044 state[3]
.sym 29046 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_
.sym 29047 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 29048 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.sym 29050 $0\scl[0:0]
.sym 29051 $abc$7467$procmux$673.B_AND_S[55]_new_
.sym 29052 $abc$7467$procmux$673.B_AND_S[45]_new_
.sym 29053 $0\dc[0:0]
.sym 29054 $abc$7467$new_n580_
.sym 29055 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4998[6]_new_
.sym 29056 $abc$7467$procmux$673.B_AND_S[21]_new_
.sym 29057 $abc$7467$new_n577_
.sym 29058 state[0]
.sym 29059 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3207[1]_new_inv_
.sym 29060 state[1]
.sym 29062 state[1]
.sym 29063 state[0]
.sym 29064 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_
.sym 29066 state[5]
.sym 29067 state[4]
.sym 29070 $PACKER_GND_NET
.sym 29074 state[0]
.sym 29075 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 29076 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3231_new_inv_
.sym 29077 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[2]_new_inv_
.sym 29078 state[2]
.sym 29079 state[3]
.sym 29082 state[5]
.sym 29083 state[4]
.sym 29086 state[0]
.sym 29087 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_
.sym 29088 state[1]
.sym 29254 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6793
.sym 29255 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 29258 pixel_bit_counter[1]
.sym 29262 $0\pixel_bit_counter[3:0][1]
.sym 29315 cmd_counter[0]
.sym 29319 cmd_counter[1]
.sym 29323 cmd_counter[2]
.sym 29324 $PACKER_VCC_NET
.sym 29325 $auto$alumacc.cc:474:replace_alu$1045.C[2]
.sym 29327 cmd_counter[3]
.sym 29328 $PACKER_VCC_NET
.sym 29329 $auto$alumacc.cc:474:replace_alu$1045.C[3]
.sym 29331 cmd_counter[4]
.sym 29332 $PACKER_VCC_NET
.sym 29333 $auto$alumacc.cc:474:replace_alu$1045.C[4]
.sym 29334 $abc$7467$add$rainbow.v:295$102_Y[3]
.sym 29335 cmd_counter[3]
.sym 29336 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 29337 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 29338 $abc$7467$procmux$522.B_AND_S[8]_new_
.sym 29339 $abc$7467$procmux$522.B_AND_S[3]_new_
.sym 29350 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 29351 $abc$7467$add$rainbow.v:295$102_Y[2]
.sym 29352 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 29353 $abc$7467$procmux$522.B_AND_S[2]_new_
.sym 29354 cmd_counter[4]
.sym 29355 $abc$7467$sub$rainbow.v:520$172_Y[4]
.sym 29356 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$5716[1]_new_inv_
.sym 29357 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 29362 cmd_counter[3]
.sym 29363 $abc$7467$sub$rainbow.v:520$172_Y[3]
.sym 29364 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$5716[1]_new_inv_
.sym 29365 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 29370 $0\pixel_bit_counter[3:0][1]
.sym 29371 $abc$7467$auto$simplemap.cc:168:logic_reduce$1837[1]_new_inv_
.sym 29372 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 29373 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6793
.sym 29374 cmd_counter[2]
.sym 29375 $abc$7467$sub$rainbow.v:520$172_Y[2]
.sym 29376 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$5716[1]_new_inv_
.sym 29377 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 29382 $abc$7467$procmux$561_Y[13]_new_
.sym 29383 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 29386 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 29387 $abc$7467$procmux$561_Y[13]_new_
.sym 29388 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 29390 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$6405[0]_new_inv_
.sym 29391 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_
.sym 29394 $abc$7467$shiftx$rainbow.v:375$118.buffer[0]_new_
.sym 29395 $abc$7467$shiftx$rainbow.v:356$114.buffer[0]_new_
.sym 29396 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$6405[0]_new_inv_
.sym 29397 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_
.sym 29398 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_
.sym 29399 $abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.sym 29407 cmd_counter[0]
.sym 29409 $PACKER_VCC_NET
.sym 29410 $abc$7467$sub$rainbow.v:520$172_Y[0]
.sym 29411 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 29412 $abc$7467$procmux$673.B_AND_S[84]_new_
.sym 29413 $abc$7467$add$rainbow.v:295$102_Y[0]
.sym 29414 $abc$7467$procmux$561_Y[13]_new_
.sym 29415 DC$SB_IO_OUT
.sym 29418 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 29419 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$5716[1]_new_inv_
.sym 29420 $abc$7467$new_n347_
.sym 29423 $PACKER_VCC_NET
.sym 29424 cmd_counter[0]
.sym 29427 cmd_counter[0]
.sym 29429 $PACKER_VCC_NET
.sym 29430 $abc$7467$new_n347_
.sym 29431 params_left[9]
.sym 29432 $abc$7467$new_n358_
.sym 29434 $abc$7467$new_n346_
.sym 29435 cmd_counter[0]
.sym 29436 $abc$7467$new_n349_
.sym 29438 cmd_counter[3]
.sym 29439 cmd_counter[2]
.sym 29440 cmd_counter[4]
.sym 29442 state[3]
.sym 29443 state[2]
.sym 29446 state[5]
.sym 29447 state[0]
.sym 29448 state[1]
.sym 29449 state[4]
.sym 29450 $abc$7467$new_n382_
.sym 29451 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$1961[0]_new_inv_
.sym 29452 $abc$7467$procmux$561_Y[4]_new_
.sym 29453 $abc$7467$auto$wreduce.cc:455:run$925[3]_new_inv_
.sym 29454 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 29455 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 29458 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$1961[0]_new_inv_
.sym 29459 $abc$7467$new_n382_
.sym 29462 $abc$7467$new_n565_
.sym 29463 cmd_counter[0]
.sym 29464 cmd_counter[1]
.sym 29466 cmd_counter[0]
.sym 29467 cmd_counter[1]
.sym 29468 $abc$7467$new_n565_
.sym 29470 $abc$7467$new_n346_
.sym 29471 cmd_counter[0]
.sym 29472 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355
.sym 29473 cmd_counter[1]
.sym 29474 $abc$7467$new_n609_
.sym 29475 $abc$7467$new_n611_
.sym 29476 $abc$7467$procmux$673.B_AND_S[18]_new_
.sym 29477 $abc$7467$procmux$673.B_AND_S[90]_new_
.sym 29478 $abc$7467$procmux$742_Y[1]_new_inv_
.sym 29479 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_
.sym 29480 $abc$7467$new_n772_
.sym 29481 $abc$7467$new_n608_
.sym 29482 $abc$7467$new_n317_
.sym 29483 state[2]
.sym 29486 $abc$7467$auto$wreduce.cc:455:run$935[3]_new_inv_
.sym 29487 $abc$7467$auto$wreduce.cc:455:run$937[3]_new_inv_
.sym 29488 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$6405[0]_new_inv_
.sym 29490 $abc$7467$auto$wreduce.cc:455:run$923[1]_new_
.sym 29491 DC$SB_IO_OUT
.sym 29494 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4394[1]_new_
.sym 29495 $abc$7467$new_n593_
.sym 29496 $abc$7467$new_n591_
.sym 29497 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_
.sym 29498 $abc$7467$auto$wreduce.cc:455:run$925[3]_new_inv_
.sym 29499 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4394[1]_new_
.sym 29500 $abc$7467$new_n593_
.sym 29501 $abc$7467$new_n607_
.sym 29502 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$1980_new_inv_
.sym 29503 DC$SB_IO_OUT
.sym 29506 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6418
.sym 29507 $abc$7467$auto$ice40_ffinit.cc:141:execute$7445
.sym 29510 bit_counter[1]
.sym 29514 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$6405[0]_new_inv_
.sym 29515 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_
.sym 29518 $abc$7467$procmux$673.B_AND_S[21]_new_
.sym 29519 $abc$7467$auto$wreduce.cc:455:run$923[1]_new_
.sym 29522 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355
.sym 29523 state[3]
.sym 29526 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 29527 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 29528 $abc$7467$procmux$673.B_AND_S[0]_new_
.sym 29530 $0\bit_counter[2:0][1]
.sym 29531 $abc$7467$auto$ice40_ffinit.cc:141:execute$7441
.sym 29532 $abc$7467$auto$ice40_ffinit.cc:141:execute$7445
.sym 29534 $abc$7467$auto$ice40_ffinit.cc:141:execute$7445
.sym 29535 $0\bit_counter[2:0][1]
.sym 29536 $abc$7467$auto$ice40_ffinit.cc:141:execute$7441
.sym 29537 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6418
.sym 29538 $0\scl[0:0]
.sym 29539 $abc$7467$procmux$673.B_AND_S[45]_new_
.sym 29542 state[2]
.sym 29543 $abc$7467$new_n317_
.sym 29544 state[3]
.sym 29546 $abc$7467$new_n569_
.sym 29547 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355
.sym 29548 state[3]
.sym 29549 $abc$7467$new_n619_
.sym 29550 state[2]
.sym 29551 $abc$7467$new_n569_
.sym 29552 state[3]
.sym 29554 $abc$7467$procmux$673.B_AND_S[55]_new_
.sym 29555 $abc$7467$new_n538_
.sym 29556 state[2]
.sym 29558 $abc$7467$procmux$673.B_AND_S[55]_new_
.sym 29559 $0\scl[0:0]
.sym 29560 CS$SB_IO_OUT
.sym 29562 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_
.sym 29563 $abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.sym 29564 $abc$7467$procmux$673.B_AND_S[55]_new_
.sym 29566 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_
.sym 29567 $abc$7467$procmux$806.B_AND_S[1]_new_
.sym 29568 $abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.sym 29571 bit_counter[0]
.sym 29575 bit_counter[1]
.sym 29576 $PACKER_VCC_NET
.sym 29579 bit_counter[2]
.sym 29580 $PACKER_VCC_NET
.sym 29581 $auto$alumacc.cc:474:replace_alu$1042.C[2]
.sym 29582 $abc$7467$auto$ice40_ffinit.cc:141:execute$7441
.sym 29587 bit_counter[0]
.sym 29589 $PACKER_VCC_NET
.sym 29590 $0\bit_counter[2:0][0]
.sym 29594 $abc$7467$auto$ice40_ffinit.cc:141:execute$7445
.sym 29598 $0\bit_counter[2:0][2]
.sym 29763 pixel_bit_counter[0]
.sym 29767 pixel_bit_counter[1]
.sym 29768 $PACKER_VCC_NET
.sym 29771 pixel_bit_counter[2]
.sym 29772 $PACKER_VCC_NET
.sym 29773 $auto$alumacc.cc:474:replace_alu$1039.C[2]
.sym 29775 pixel_bit_counter[3]
.sym 29776 $PACKER_VCC_NET
.sym 29777 $auto$alumacc.cc:474:replace_alu$1039.C[3]
.sym 29778 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 29782 $0\pixel_bit_counter[3:0][0]
.sym 29790 $0\pixel_bit_counter[3:0][3]
.sym 29797 $PACKER_VCC_NET
.sym 29810 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 29814 $0\pixel_bit_counter[3:0][2]
.sym 29827 cmd_counter[0]
.sym 29832 cmd_counter[1]
.sym 29836 cmd_counter[2]
.sym 29837 $auto$alumacc.cc:474:replace_alu$1030.C[2]
.sym 29840 cmd_counter[3]
.sym 29841 $auto$alumacc.cc:474:replace_alu$1030.C[3]
.sym 29844 cmd_counter[4]
.sym 29845 $auto$alumacc.cc:474:replace_alu$1030.C[4]
.sym 29846 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 29847 $abc$7467$add$rainbow.v:295$102_Y[4]
.sym 29848 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 29849 $abc$7467$procmux$522.B_AND_S[4]_new_
.sym 29858 $abc$7467$new_n786_
.sym 29859 $abc$7467$new_n781_
.sym 29860 $0\pixel_bit_counter[3:0][1]
.sym 29862 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 29863 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 29866 $abc$7467$new_n392_
.sym 29867 $abc$7467$new_n382_
.sym 29868 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[1]_new_inv_
.sym 29869 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[0]_new_inv_
.sym 29874 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 29875 $0\pixel_bit_counter[3:0][1]
.sym 29876 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 29877 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 29878 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[1]_new_inv_
.sym 29879 cmd_counter[1]
.sym 29880 $abc$7467$auto$opt_reduce.cc:132:opt_mux$912_new_
.sym 29881 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[0]_new_inv_
.sym 29882 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 29883 $abc$7467$sub$rainbow.v:532$177_Y[5]
.sym 29884 $abc$7467$new_n347_
.sym 29885 params_left[5]
.sym 29886 params_left[0]
.sym 29887 params_left[1]
.sym 29888 params_left[2]
.sym 29889 params_left[5]
.sym 29890 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 29891 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 29892 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[1]_new_inv_
.sym 29893 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 29894 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 29895 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 29896 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 29897 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 29898 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 29899 $abc$7467$new_n737_
.sym 29900 $abc$7467$new_n738_
.sym 29902 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 29903 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 29904 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 29905 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 29906 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 29907 $abc$7467$procmux$561_Y[13]_new_
.sym 29908 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 29909 $abc$7467$sub$rainbow.v:532$177_Y[9]
.sym 29910 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[0]_new_inv_
.sym 29911 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[1]_new_inv_
.sym 29912 $abc$7467$memory\cmd$rdmux[0][1][0]$a$1112[6]_new_
.sym 29913 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 29914 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 29915 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 29916 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 29917 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 29918 params_left[3]
.sym 29919 params_left[4]
.sym 29920 params_left[9]
.sym 29921 $abc$7467$new_n333_
.sym 29922 $abc$7467$new_n317_
.sym 29923 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 29924 cmd_counter[0]
.sym 29925 cmd_counter[1]
.sym 29926 cmd_counter[2]
.sym 29927 $abc$7467$sub$rainbow.v:340$109_Y[2]
.sym 29928 $abc$7467$new_n317_
.sym 29929 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 29930 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[1]_new_inv_
.sym 29931 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[0]_new_inv_
.sym 29934 cmd_counter[3]
.sym 29935 $abc$7467$sub$rainbow.v:340$109_Y[3]
.sym 29936 $abc$7467$new_n317_
.sym 29937 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 29938 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 29939 $abc$7467$new_n366_
.sym 29940 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2205[2]_new_
.sym 29942 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 29943 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 29944 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 29946 cmd_counter[0]
.sym 29947 $abc$7467$sub$rainbow.v:340$109_Y[0]
.sym 29948 $abc$7467$new_n317_
.sym 29949 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 29950 cmd_counter[4]
.sym 29951 $abc$7467$sub$rainbow.v:340$109_Y[4]
.sym 29952 $abc$7467$new_n317_
.sym 29953 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 29955 cmd_counter[0]
.sym 29959 cmd_counter[1]
.sym 29960 $PACKER_VCC_NET
.sym 29963 cmd_counter[2]
.sym 29964 $PACKER_VCC_NET
.sym 29965 $auto$alumacc.cc:474:replace_alu$1036.C[2]
.sym 29967 cmd_counter[3]
.sym 29968 $PACKER_VCC_NET
.sym 29969 $auto$alumacc.cc:474:replace_alu$1036.C[3]
.sym 29971 cmd_counter[4]
.sym 29972 $PACKER_VCC_NET
.sym 29973 $auto$alumacc.cc:474:replace_alu$1036.C[4]
.sym 29974 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 29975 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 29976 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 29978 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 29979 $abc$7467$new_n366_
.sym 29982 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 29983 $abc$7467$memory\cmd$rdmux[0][1][0]$a$1112[6]_new_
.sym 29984 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 29986 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[6]_new_inv_
.sym 29987 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[4]_new_
.sym 29988 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$1980_new_inv_
.sym 29989 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 29990 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[6]_new_inv_
.sym 29991 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 29994 $abc$7467$auto$simplemap.cc:256:simplemap_eqne$1980_new_inv_
.sym 29995 $abc$7467$new_n592_
.sym 29996 $abc$7467$new_n563_
.sym 29998 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[7]_new_inv_
.sym 29999 cmd_counter[4]
.sym 30000 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 30002 $abc$7467$auto$wreduce.cc:455:run$925[3]_new_inv_
.sym 30003 $abc$7467$new_n592_
.sym 30004 $abc$7467$new_n563_
.sym 30006 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 30007 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 30010 $abc$7467$new_n330_
.sym 30011 $abc$7467$new_n332_
.sym 30014 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$4394[1]_new_
.sym 30015 $abc$7467$auto$wreduce.cc:455:run$925[3]_new_inv_
.sym 30016 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 30017 $abc$7467$new_n370_
.sym 30018 $abc$7467$new_n671_
.sym 30019 $abc$7467$new_n672_
.sym 30020 $abc$7467$techmap$shiftx$rainbow.v:375$118.$4\buffer[7:0][1]_new_
.sym 30021 $abc$7467$auto$ice40_ffinit.cc:141:execute$7445
.sym 30022 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 30023 $abc$7467$procmux$561_Y[13]_new_
.sym 30026 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 30027 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 30030 data[6]
.sym 30031 data[4]
.sym 30032 $abc$7467$auto$ice40_ffinit.cc:141:execute$7441
.sym 30033 $0\bit_counter[2:0][1]
.sym 30038 $abc$7467$new_n422_
.sym 30039 data[6]
.sym 30040 $abc$7467$new_n423_
.sym 30042 $abc$7467$new_n317_
.sym 30043 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.sym 30046 $abc$7467$new_n425_
.sym 30047 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 30048 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[6]_new_inv_
.sym 30049 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 30050 $abc$7467$new_n422_
.sym 30051 data[3]
.sym 30052 $abc$7467$new_n449_
.sym 30054 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 30055 data[0]
.sym 30056 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[0]_new_inv_
.sym 30057 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 30058 $abc$7467$new_n347_
.sym 30059 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489
.sym 30060 data[7]
.sym 30061 $abc$7467$new_n407_
.sym 30062 $abc$7467$new_n422_
.sym 30063 data[2]
.sym 30064 $abc$7467$new_n754_
.sym 30066 data[7]
.sym 30067 data[3]
.sym 30068 $0\bit_counter[2:0][1]
.sym 30069 $abc$7467$new_n787_
.sym 30070 data[2]
.sym 30071 data[0]
.sym 30072 $0\bit_counter[2:0][1]
.sym 30073 $abc$7467$auto$ice40_ffinit.cc:141:execute$7441
.sym 30078 $abc$7467$new_n347_
.sym 30079 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489
.sym 30086 $abc$7467$new_n422_
.sym 30087 data[1]
.sym 30088 $abc$7467$new_n475_
.sym 30090 data[5]
.sym 30091 data[1]
.sym 30092 $0\bit_counter[2:0][1]
.sym 30093 $abc$7467$auto$ice40_ffinit.cc:141:execute$7441
.sym 30094 $0\bit_counter[2:0][1]
.sym 30098 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 30099 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[1]_new_inv_
.sym 30100 $abc$7467$new_n476_
.sym 30110 $abc$7467$new_n422_
.sym 30111 data[5]
.sym 30112 $abc$7467$new_n430_
.sym 30279 pixel_bit_counter[0]
.sym 30281 $PACKER_VCC_NET
.sym 30283 rainbow[0]
.sym 30285 $PACKER_VCC_NET
.sym 30286 $0\rainbow[15:0][0]
.sym 30302 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 30306 pixel_data[11]
.sym 30307 pixel_data[3]
.sym 30308 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 30309 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 30310 pixel_data[4]
.sym 30311 pixel_data[8]
.sym 30312 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 30313 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 30314 pixel_data[12]
.sym 30315 pixel_data[0]
.sym 30316 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 30317 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 30330 rainbow[4]
.sym 30334 rainbow[0]
.sym 30338 $abc$7467$new_n400_
.sym 30339 $abc$7467$new_n398_
.sym 30340 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 30341 $abc$7467$procmux$558.B_AND_S[0]_new_
.sym 30342 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 30343 $abc$7467$sub$rainbow.v:532$177_Y[0]
.sym 30346 params_left[0]
.sym 30347 params_left[1]
.sym 30348 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 30350 $abc$7467$new_n778_
.sym 30351 $abc$7467$new_n658_
.sym 30352 $abc$7467$techmap$shiftx$rainbow.v:356$114.$4\buffer[15:0][1]_new_
.sym 30353 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 30354 $abc$7467$new_n382_
.sym 30355 $abc$7467$new_n790_
.sym 30356 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 30357 $abc$7467$procmux$558.B_AND_S[1]_new_inv_
.sym 30359 params_left[0]
.sym 30361 $PACKER_VCC_NET
.sym 30366 params_left[0]
.sym 30367 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 30368 $abc$7467$new_n399_
.sym 30371 params_left[0]
.sym 30375 params_left[1]
.sym 30376 $PACKER_VCC_NET
.sym 30379 params_left[2]
.sym 30380 $PACKER_VCC_NET
.sym 30381 $auto$alumacc.cc:474:replace_alu$1054.C[2]
.sym 30383 params_left[3]
.sym 30384 $PACKER_VCC_NET
.sym 30385 $auto$alumacc.cc:474:replace_alu$1054.C[3]
.sym 30387 params_left[4]
.sym 30388 $PACKER_VCC_NET
.sym 30389 $auto$alumacc.cc:474:replace_alu$1054.C[4]
.sym 30391 params_left[5]
.sym 30392 $PACKER_VCC_NET
.sym 30393 $auto$alumacc.cc:474:replace_alu$1054.C[5]
.sym 30395 params_left[6]
.sym 30396 $PACKER_VCC_NET
.sym 30397 $auto$alumacc.cc:474:replace_alu$1054.C[6]
.sym 30399 params_left[7]
.sym 30400 $PACKER_VCC_NET
.sym 30401 $auto$alumacc.cc:474:replace_alu$1054.C[7]
.sym 30403 params_left[8]
.sym 30404 $PACKER_VCC_NET
.sym 30405 $auto$alumacc.cc:474:replace_alu$1054.C[8]
.sym 30407 params_left[9]
.sym 30408 $PACKER_VCC_NET
.sym 30409 $auto$alumacc.cc:474:replace_alu$1054.C[9]
.sym 30411 params_left[10]
.sym 30412 $PACKER_VCC_NET
.sym 30413 $auto$alumacc.cc:474:replace_alu$1054.C[10]
.sym 30415 params_left[11]
.sym 30416 $PACKER_VCC_NET
.sym 30417 $auto$alumacc.cc:474:replace_alu$1054.C[11]
.sym 30419 params_left[12]
.sym 30420 $PACKER_VCC_NET
.sym 30421 $auto$alumacc.cc:474:replace_alu$1054.C[12]
.sym 30423 params_left[13]
.sym 30424 $PACKER_VCC_NET
.sym 30425 $auto$alumacc.cc:474:replace_alu$1054.C[13]
.sym 30426 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 30427 $abc$7467$sub$rainbow.v:532$177_Y[3]
.sym 30428 $abc$7467$new_n347_
.sym 30429 params_left[3]
.sym 30430 $abc$7467$new_n789_
.sym 30431 params_left[1]
.sym 30432 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 30433 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 30434 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 30435 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 30436 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 30437 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 30438 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 30439 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 30440 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 30442 $abc$7467$new_n382_
.sym 30443 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 30444 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[4]_new_
.sym 30446 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 30447 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 30448 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[5]_new_inv_
.sym 30449 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 30450 $abc$7467$new_n347_
.sym 30451 params_left[4]
.sym 30452 $abc$7467$new_n364_
.sym 30454 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 30455 $abc$7467$sub$rainbow.v:532$177_Y[4]
.sym 30456 $abc$7467$procmux$561_Y[4]_new_
.sym 30457 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 30458 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 30459 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[2]_new_
.sym 30460 $abc$7467$procmux$561_Y[13]_new_
.sym 30462 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 30463 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 30464 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 30465 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 30466 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[7]_new_inv_
.sym 30467 $abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[6]_new_inv_
.sym 30470 $abc$7467$new_n383_
.sym 30471 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2205[2]_new_
.sym 30472 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1992[3]_new_inv_
.sym 30474 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 30475 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 30476 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 30477 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 30478 $abc$7467$new_n741_
.sym 30479 $abc$7467$new_n740_
.sym 30480 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 30482 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 30483 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 30484 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 30486 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 30487 $abc$7467$memory\cmd$rdmux[0][1][0]$a$1112[6]_new_
.sym 30488 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 30490 $abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.sym 30491 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 30492 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 30493 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 30494 $abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.sym 30495 $abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.sym 30496 $abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.sym 30497 $abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.sym 30498 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 30499 $abc$7467$sub$rainbow.v:532$177_Y[10]
.sym 30500 $abc$7467$new_n347_
.sym 30501 params_left[10]
.sym 30502 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 30503 $abc$7467$sub$rainbow.v:532$177_Y[8]
.sym 30504 $abc$7467$new_n347_
.sym 30505 params_left[8]
.sym 30506 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489
.sym 30507 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 30510 params_left[10]
.sym 30511 params_left[11]
.sym 30512 params_left[12]
.sym 30513 params_left[13]
.sym 30514 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 30515 $abc$7467$sub$rainbow.v:532$177_Y[2]
.sym 30516 $abc$7467$new_n347_
.sym 30517 params_left[2]
.sym 30518 params_left[6]
.sym 30519 params_left[7]
.sym 30520 params_left[8]
.sym 30521 $abc$7467$new_n331_
.sym 30522 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 30523 $abc$7467$sub$rainbow.v:532$177_Y[7]
.sym 30524 $abc$7467$new_n347_
.sym 30525 params_left[7]
.sym 30526 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 30527 $abc$7467$sub$rainbow.v:532$177_Y[6]
.sym 30528 $abc$7467$new_n347_
.sym 30529 params_left[6]
.sym 30530 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 30531 $abc$7467$sub$rainbow.v:532$177_Y[11]
.sym 30532 $abc$7467$new_n347_
.sym 30533 params_left[11]
.sym 30534 $abc$7467$procmux$614.B_AND_S[12]_new_
.sym 30535 $abc$7467$procmux$614.B_AND_S[4]_new_
.sym 30538 $abc$7467$new_n347_
.sym 30539 params_left[12]
.sym 30540 $abc$7467$new_n354_
.sym 30542 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$2205[2]_new_
.sym 30543 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 30544 $abc$7467$new_n753_
.sym 30545 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 30546 $abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.sym 30547 data[4]
.sym 30548 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[4]_new_
.sym 30549 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 30550 data[4]
.sym 30551 $abc$7467$memrd$\params$rainbow.v:513$167_DATA[4]_new_inv_
.sym 30552 $abc$7467$procmux$561_Y[13]_new_
.sym 30553 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 30554 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 30555 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 30558 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 30559 $abc$7467$procmux$561_Y[13]_new_
.sym 30560 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 30561 $abc$7467$sub$rainbow.v:532$177_Y[12]
.sym 30562 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 30563 $abc$7467$procmux$561_Y[13]_new_
.sym 30564 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 30565 $abc$7467$sub$rainbow.v:532$177_Y[13]
.sym 30566 $abc$7467$memrd$\params$rainbow.v:513$167_DATA[3]_new_inv_
.sym 30567 $abc$7467$procmux$561_Y[13]_new_
.sym 30568 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 30570 $abc$7467$memrd$\params$rainbow.v:513$167_DATA[1]_new_inv_
.sym 30571 $abc$7467$procmux$561_Y[13]_new_
.sym 30572 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 30574 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 30575 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1992[3]_new_inv_
.sym 30576 $abc$7467$new_n450_
.sym 30578 $abc$7467$new_n347_
.sym 30579 params_left[13]
.sym 30580 $abc$7467$new_n351_
.sym 30582 param_counter[6]
.sym 30583 $abc$7467$memory\params$rdmux[0][0][0]$a$1338[6]_new_
.sym 30584 $abc$7467$new_n410_
.sym 30585 $abc$7467$procmux$561_Y[13]_new_
.sym 30586 $abc$7467$new_n749_
.sym 30587 $abc$7467$new_n748_
.sym 30588 $abc$7467$new_n404_
.sym 30590 $abc$7467$procmux$561_Y[13]_new_
.sym 30591 param_counter[6]
.sym 30594 $abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.sym 30595 $abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.sym 30596 $abc$7467$new_n431_
.sym 30597 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 30606 $abc$7467$new_n761_
.sym 30607 $abc$7467$new_n493_
.sym 30608 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 30609 $abc$7467$procmux$614.B_AND_S[8]_new_
.sym 30610 $abc$7467$new_n418_
.sym 30611 param_counter[6]
.sym 30612 $abc$7467$procmux$561_Y[13]_new_
.sym 30613 $abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.sym 30614 $abc$7467$procmux$561_Y[13]_new_
.sym 30615 $abc$7467$new_n410_
.sym 30616 $abc$7467$new_n411_
.sym 30617 $abc$7467$memory\params$rdmux[0][0][0]$a$1338[5]_new_
.sym 30618 param_counter[0]
.sym 30619 $abc$7467$new_n410_
.sym 30620 data[0]
.sym 30621 $abc$7467$procmux$561_Y[13]_new_
.sym 30786 $abc$7467$auto$ice40_ffinit.cc:141:execute$7397
.sym 30790 $0\rainbow[15:0][6]
.sym 30794 $0\rainbow[15:0][7]
.sym 30798 $abc$7467$auto$ice40_ffinit.cc:141:execute$7393
.sym 30806 $0\rainbow[15:0][5]
.sym 30810 $abc$7467$auto$ice40_ffinit.cc:141:execute$7381
.sym 30818 rainbow[11]
.sym 30822 $abc$7467$auto$ice40_ffinit.cc:141:execute$7433
.sym 30826 rainbow[12]
.sym 30834 rainbow[3]
.sym 30838 rainbow[8]
.sym 30842 rainbow[7]
.sym 30846 pixel_data[15]
.sym 30847 pixel_data[7]
.sym 30848 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 30849 $abc$7467$new_n784_
.sym 30850 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.sym 30851 $abc$7467$auto$ice40_ffinit.cc:141:execute$7433
.sym 30866 $abc$7467$auto$ice40_ffinit.cc:141:execute$7413
.sym 30870 $0\rainbow[15:0][1]
.sym 30878 rainbow[1]
.sym 30882 pixel_data[6]
.sym 30883 pixel_data[10]
.sym 30884 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 30885 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 30886 rainbow[15]
.sym 30890 $abc$7467$new_n783_
.sym 30891 $abc$7467$new_n664_
.sym 30892 $abc$7467$techmap$shiftx$rainbow.v:356$114.$4\buffer[15:0][3]_new_
.sym 30893 $abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.sym 30894 $abc$7467$auto$ice40_ffinit.cc:141:execute$7421
.sym 30898 rainbow[6]
.sym 30902 rainbow[13]
.sym 30906 rainbow[5]
.sym 30910 pixel_data[13]
.sym 30911 pixel_data[5]
.sym 30912 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 30913 $abc$7467$new_n779_
.sym 30914 rainbow[10]
.sym 30922 rainbow[14]
.sym 30926 rainbow[1]
.sym 30930 pixel_data[14]
.sym 30931 pixel_data[2]
.sym 30932 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 30933 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 30934 pixel_data[9]
.sym 30935 pixel_data[1]
.sym 30936 $abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.sym 30937 $abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.sym 30938 rainbow[9]
.sym 30942 rainbow[2]
.sym 30947 param_counter[3]
.sym 30951 param_counter[4]
.sym 30952 $PACKER_VCC_NET
.sym 30955 param_counter[5]
.sym 30956 $PACKER_VCC_NET
.sym 30957 $auto$alumacc.cc:474:replace_alu$1048.C[5]
.sym 30959 param_counter[6]
.sym 30960 $PACKER_VCC_NET
.sym 30961 $auto$alumacc.cc:474:replace_alu$1048.C[6]
.sym 30970 $abc$7467$add$rainbow.v:530$176_Y[6]
.sym 30971 $abc$7467$procmux$503_Y[6]
.sym 30972 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 30974 $abc$7467$add$rainbow.v:530$176_Y[5]
.sym 30975 $abc$7467$procmux$503_Y[5]
.sym 30976 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 30979 param_counter[0]
.sym 30984 param_counter[1]
.sym 30988 param_counter[2]
.sym 30989 $auto$alumacc.cc:474:replace_alu$1033.C[2]
.sym 30992 param_counter[3]
.sym 30993 $auto$alumacc.cc:474:replace_alu$1033.C[3]
.sym 30996 param_counter[4]
.sym 30997 $auto$alumacc.cc:474:replace_alu$1033.C[4]
.sym 31000 param_counter[5]
.sym 31001 $auto$alumacc.cc:474:replace_alu$1033.C[5]
.sym 31004 param_counter[6]
.sym 31005 $auto$alumacc.cc:474:replace_alu$1033.C[6]
.sym 31006 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701_new_
.sym 31007 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7009
.sym 31010 param_counter[0]
.sym 31011 $abc$7467$new_n420_
.sym 31012 param_counter[1]
.sym 31013 param_counter[5]
.sym 31014 param_counter[3]
.sym 31015 param_counter[4]
.sym 31018 param_counter[0]
.sym 31019 param_counter[1]
.sym 31022 $abc$7467$add$rainbow.v:530$176_Y[0]
.sym 31023 $abc$7467$procmux$503_Y[0]
.sym 31024 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 31027 param_counter[0]
.sym 31028 $PACKER_VCC_NET
.sym 31029 $PACKER_VCC_NET
.sym 31031 $PACKER_VCC_NET
.sym 31032 param_counter[0]
.sym 31034 $abc$7467$add$rainbow.v:530$176_Y[3]
.sym 31035 param_counter[3]
.sym 31036 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 31038 $abc$7467$memory\params$rdmux[0][0][0]$a$1338[4]_new_
.sym 31039 param_counter[0]
.sym 31040 param_counter[1]
.sym 31041 param_counter[6]
.sym 31042 param_counter[2]
.sym 31043 param_counter[3]
.sym 31044 param_counter[0]
.sym 31046 $abc$7467$memory\params$rdmux[0][1][0]$b$1342[2]_new_inv_
.sym 31047 param_counter[5]
.sym 31048 $abc$7467$new_n752_
.sym 31049 $abc$7467$new_n411_
.sym 31050 param_counter[0]
.sym 31051 param_counter[2]
.sym 31052 $abc$7467$new_n417_
.sym 31054 $abc$7467$new_n435_
.sym 31055 $abc$7467$new_n438_
.sym 31056 $abc$7467$new_n413_
.sym 31057 $abc$7467$new_n433_
.sym 31058 param_counter[2]
.sym 31059 param_counter[0]
.sym 31060 param_counter[1]
.sym 31061 param_counter[3]
.sym 31062 param_counter[2]
.sym 31063 param_counter[3]
.sym 31064 param_counter[1]
.sym 31065 $abc$7467$new_n434_
.sym 31066 param_counter[0]
.sym 31067 $abc$7467$new_n751_
.sym 31068 $abc$7467$new_n466_
.sym 31070 $abc$7467$new_n417_
.sym 31071 $abc$7467$new_n420_
.sym 31072 param_counter[2]
.sym 31073 param_counter[1]
.sym 31074 $abc$7467$new_n481_
.sym 31075 $abc$7467$new_n478_
.sym 31076 $abc$7467$memory\params$rdmux[0][0][0]$b$1339[1]_new_
.sym 31077 param_counter[6]
.sym 31078 param_counter[6]
.sym 31079 param_counter[2]
.sym 31080 param_counter[0]
.sym 31081 param_counter[1]
.sym 31082 $abc$7467$new_n483_
.sym 31083 $abc$7467$new_n410_
.sym 31084 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2260[2]_new_inv_
.sym 31085 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.sym 31086 $abc$7467$new_n454_
.sym 31087 $abc$7467$new_n483_
.sym 31088 param_counter[4]
.sym 31089 $abc$7467$new_n482_
.sym 31090 $abc$7467$new_n480_
.sym 31091 $abc$7467$new_n479_
.sym 31092 $abc$7467$new_n466_
.sym 31094 $abc$7467$new_n457_
.sym 31095 $abc$7467$new_n452_
.sym 31096 param_counter[0]
.sym 31097 param_counter[6]
.sym 31098 $abc$7467$new_n413_
.sym 31099 $abc$7467$new_n417_
.sym 31100 $abc$7467$new_n747_
.sym 31101 param_counter[6]
.sym 31102 param_counter[0]
.sym 31103 param_counter[2]
.sym 31104 param_counter[1]
.sym 31105 param_counter[3]
.sym 31110 $abc$7467$new_n479_
.sym 31111 $abc$7467$new_n436_
.sym 31112 $abc$7467$new_n758_
.sym 31113 param_counter[5]
.sym 31118 param_counter[1]
.sym 31119 param_counter[6]
.sym 31122 param_counter[0]
.sym 31123 param_counter[2]
.sym 31124 param_counter[1]
.sym 31125 $abc$7467$new_n420_
.sym 31126 $abc$7467$new_n760_
.sym 31127 $abc$7467$new_n759_
.sym 31128 $abc$7467$new_n490_
.sym 31129 $abc$7467$new_n411_
.sym 31130 param_counter[2]
.sym 31131 param_counter[1]
.sym 31132 param_counter[0]
.sym 31133 param_counter[5]
.sym 31134 $abc$7467$memory\params$rdmux[0][1][0]$b$1342[7]_new_
.sym 31135 param_counter[5]
.sym 31302 $0\rainbow[15:0][3]
.sym 31306 $abc$7467$auto$ice40_ffinit.cc:141:execute$7377
.sym 31310 $0\rainbow[15:0][2]
.sym 31314 $abc$7467$auto$ice40_ffinit.cc:141:execute$7389
.sym 31318 $abc$7467$auto$ice40_ffinit.cc:141:execute$7373
.sym 31326 $0\rainbow[15:0][4]
.sym 31331 rainbow[0]
.sym 31335 rainbow[1]
.sym 31336 $PACKER_VCC_NET
.sym 31339 rainbow[2]
.sym 31340 $PACKER_VCC_NET
.sym 31341 $auto$alumacc.cc:474:replace_alu$1051.C[2]
.sym 31343 rainbow[3]
.sym 31344 $PACKER_VCC_NET
.sym 31345 $auto$alumacc.cc:474:replace_alu$1051.C[3]
.sym 31347 rainbow[4]
.sym 31349 $auto$alumacc.cc:474:replace_alu$1051.C[4]
.sym 31351 rainbow[5]
.sym 31352 $PACKER_VCC_NET
.sym 31353 $auto$alumacc.cc:474:replace_alu$1051.C[5]
.sym 31355 rainbow[6]
.sym 31356 $PACKER_VCC_NET
.sym 31357 $auto$alumacc.cc:474:replace_alu$1051.C[6]
.sym 31359 rainbow[7]
.sym 31360 $PACKER_VCC_NET
.sym 31361 $auto$alumacc.cc:474:replace_alu$1051.C[7]
.sym 31363 rainbow[8]
.sym 31365 $auto$alumacc.cc:474:replace_alu$1051.C[8]
.sym 31367 rainbow[9]
.sym 31368 $PACKER_VCC_NET
.sym 31369 $auto$alumacc.cc:474:replace_alu$1051.C[9]
.sym 31371 rainbow[10]
.sym 31372 $PACKER_VCC_NET
.sym 31373 $auto$alumacc.cc:474:replace_alu$1051.C[10]
.sym 31375 rainbow[11]
.sym 31376 $PACKER_VCC_NET
.sym 31377 $auto$alumacc.cc:474:replace_alu$1051.C[11]
.sym 31379 rainbow[12]
.sym 31381 $auto$alumacc.cc:474:replace_alu$1051.C[12]
.sym 31383 rainbow[13]
.sym 31384 $PACKER_VCC_NET
.sym 31385 $auto$alumacc.cc:474:replace_alu$1051.C[13]
.sym 31387 rainbow[14]
.sym 31388 $PACKER_VCC_NET
.sym 31389 $auto$alumacc.cc:474:replace_alu$1051.C[14]
.sym 31391 rainbow[15]
.sym 31392 $PACKER_VCC_NET
.sym 31393 $auto$alumacc.cc:474:replace_alu$1051.C[15]
.sym 31394 $0\rainbow[15:0][13]
.sym 31398 $abc$7467$auto$ice40_ffinit.cc:141:execute$7425
.sym 31402 $0\rainbow[15:0][8]
.sym 31406 $abc$7467$auto$ice40_ffinit.cc:141:execute$7401
.sym 31410 $abc$7467$auto$ice40_ffinit.cc:141:execute$7417
.sym 31414 $0\rainbow[15:0][12]
.sym 31418 $0\rainbow[15:0][14]
.sym 31422 $0\rainbow[15:0][11]
.sym 31426 $abc$7467$auto$ice40_ffinit.cc:141:execute$7409
.sym 31430 $abc$7467$auto$ice40_ffinit.cc:141:execute$7405
.sym 31434 $abc$7467$auto$ice40_ffinit.cc:141:execute$7429
.sym 31438 $0\rainbow[15:0][15]
.sym 31442 $0\rainbow[15:0][10]
.sym 31450 $0\rainbow[15:0][9]
.sym 31458 param_counter[3]
.sym 31459 param_counter[2]
.sym 31460 param_counter[0]
.sym 31461 param_counter[1]
.sym 31462 param_counter[4]
.sym 31463 param_counter[3]
.sym 31470 param_counter[2]
.sym 31471 param_counter[0]
.sym 31472 param_counter[1]
.sym 31473 $abc$7467$new_n459_
.sym 31474 $abc$7467$new_n755_
.sym 31475 $abc$7467$new_n459_
.sym 31476 $abc$7467$memory\params$rdmux[0][2][1]$b$1351[2]_new_
.sym 31478 param_counter[0]
.sym 31479 param_counter[2]
.sym 31480 param_counter[3]
.sym 31481 param_counter[1]
.sym 31490 $abc$7467$add$rainbow.v:530$176_Y[4]
.sym 31491 param_counter[4]
.sym 31492 $abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.sym 31494 $abc$7467$memory\params$rdmux[0][1][0]$b$1342[6]_new_
.sym 31495 $abc$7467$new_n458_
.sym 31496 $abc$7467$new_n460_
.sym 31497 param_counter[5]
.sym 31498 param_counter[0]
.sym 31499 param_counter[2]
.sym 31500 param_counter[3]
.sym 31501 param_counter[1]
.sym 31506 param_counter[2]
.sym 31507 param_counter[3]
.sym 31510 param_counter[4]
.sym 31511 $abc$7467$memory\params$rdmux[0][1][0]$b$1342[6]_new_
.sym 31512 param_counter[5]
.sym 31513 $abc$7467$memory\params$rdmux[0][2][0]$b$1348[6]_new_
.sym 31514 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7009
.sym 31515 param_counter[3]
.sym 31516 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701_new_
.sym 31518 param_counter[1]
.sym 31519 param_counter[2]
.sym 31520 param_counter[0]
.sym 31521 param_counter[3]
.sym 31526 param_counter[3]
.sym 31527 $abc$7467$memory\params$rdmux[0][0][0]$b$1339[7]_new_
.sym 31528 $abc$7467$memory\params$rdmux[0][1][0]$b$1342[6]_new_
.sym 31529 param_counter[5]
.sym 31530 param_counter[2]
.sym 31531 param_counter[0]
.sym 31532 $abc$7467$new_n420_
.sym 31533 param_counter[1]
.sym 31534 param_counter[5]
.sym 31535 $abc$7467$new_n435_
.sym 31536 $abc$7467$new_n446_
.sym 31537 $abc$7467$new_n444_
.sym 31538 $abc$7467$memory\params$rdmux[0][0][0]$b$1339[1]_new_
.sym 31539 $abc$7467$new_n415_
.sym 31540 param_counter[4]
.sym 31542 $abc$7467$memory\params$rdmux[0][0][0]$b$1339[7]_new_
.sym 31543 $abc$7467$new_n415_
.sym 31546 param_counter[4]
.sym 31547 $abc$7467$memory\params$rdmux[0][2][0]$a$1347[2]_new_inv_
.sym 31548 param_counter[5]
.sym 31550 param_counter[0]
.sym 31551 param_counter[1]
.sym 31554 param_counter[1]
.sym 31558 $abc$7467$new_n437_
.sym 31559 param_counter[4]
.sym 31560 $abc$7467$new_n436_
.sym 31562 $abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7009
.sym 31563 param_counter[0]
.sym 31566 param_counter[1]
.sym 31567 param_counter[0]
.sym 31570 param_counter[3]
.sym 31571 param_counter[2]
.sym 31572 param_counter[0]
.sym 31573 param_counter[1]
.sym 31574 param_counter[3]
.sym 31575 param_counter[4]
.sym 31578 param_counter[4]
.sym 31579 $abc$7467$new_n415_
.sym 31580 $abc$7467$memory\params$rdmux[0][4][1]$a$1386[0]_new_
.sym 31581 param_counter[5]
.sym 31586 $abc$7467$new_n455_
.sym 31587 $abc$7467$new_n454_
.sym 31588 param_counter[5]
.sym 31590 param_counter[2]
.sym 31591 $abc$7467$new_n417_
.sym 31592 $abc$7467$memory\params$rdmux[0][4][1]$a$1386[0]_new_
.sym 31593 param_counter[5]
.sym 31594 param_counter[4]
.sym 31595 param_counter[5]
.sym 31598 param_counter[4]
.sym 31599 $abc$7467$new_n437_
.sym 31600 $abc$7467$new_n456_
.sym 31601 $abc$7467$new_n453_
.sym 31606 param_counter[0]
.sym 31607 param_counter[3]
.sym 31608 param_counter[2]
.sym 31609 param_counter[4]
.sym 31610 param_counter[1]
.sym 31611 param_counter[2]
.sym 31612 param_counter[0]
.sym 31613 param_counter[3]
.sym 31614 param_counter[2]
.sym 31615 $abc$7467$memory\params$rdmux[0][4][1]$a$1386[0]_new_
.sym 31616 param_counter[3]
.sym 31626 param_counter[2]
.sym 31627 $abc$7467$memory\params$rdmux[0][4][1]$a$1386[0]_new_
.sym 31628 param_counter[3]
.sym 31630 $abc$7467$new_n470_
.sym 31631 $abc$7467$memory\params$rdmux[0][2][0]$a$1347[2]_new_inv_
.sym 31632 $abc$7467$new_n437_
.sym 31633 $abc$7467$auto$simplemap.cc:127:simplemap_reduce$2260[2]_new_inv_
.sym 31634 param_counter[2]
.sym 31635 param_counter[1]
.sym 31636 param_counter[0]
.sym 31637 param_counter[3]
.sym 31638 $abc$7467$memory\params$rdmux[0][2][1]$a$1350[0]_new_inv_
.sym 31639 $abc$7467$new_n470_
.sym 31640 param_counter[4]
.sym 31641 param_counter[5]
.sym 31642 $abc$7467$memory\params$rdmux[0][4][1]$a$1386[0]_new_
.sym 31643 param_counter[2]
.sym 31644 param_counter[3]
.sym 31645 param_counter[4]
