$date
	Sun Jun 01 00:13:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_8_3_enc_s $end
$var wire 3 ! a [2:0] $end
$var reg 8 " d [7:0] $end
$scope module uut $end
$var wire 3 # a [2:0] $end
$var wire 8 $ d [7:0] $end
$var wire 1 % y1 $end
$var wire 1 & y2 $end
$var wire 1 ' y4 $end
$var wire 1 ( y5 $end
$var wire 1 ) y7 $end
$var wire 1 * y8 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
b10000000 $
b111 #
b10000000 "
b111 !
$end
#10
1&
1(
b110 !
b110 #
b1000000 "
b1000000 $
#20
b111 !
b111 #
1%
1*
1&
0(
b100000 $
b100000 "
#30
b110 !
b110 #
0*
b10000 $
b10000 "
#40
b1 !
b1 #
1(
1*
0&
1'
1)
0%
b1000 $
b1000 "
#50
b0 !
b0 #
0*
0)
b100 $
b100 "
#60
b1 !
b1 #
1*
0(
1)
0'
b10 $
b10 "
#70
b0 !
b0 #
0*
0)
b1 $
b1 "
#80
b0 $
b0 "
#90
