<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ScheduleDAGSDNodes.h source code [llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::ScheduleDAGSDNodes "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>CodeGen</a>/<a href='./'>SelectionDAG</a>/<a href='ScheduleDAGSDNodes.h.html'>ScheduleDAGSDNodes.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===---- ScheduleDAGSDNodes.h - SDNode Scheduling --------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the ScheduleDAGSDNodes class, which implements</i></td></tr>
<tr><th id="10">10</th><td><i>// scheduling for an SDNode-based dependency graph.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_CODEGEN_SELECTIONDAG_SCHEDULEDAGSDNODES_H">LLVM_LIB_CODEGEN_SELECTIONDAG_SCHEDULEDAGSDNODES_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_CODEGEN_SELECTIONDAG_SCHEDULEDAGSDNODES_H" data-ref="_M/LLVM_LIB_CODEGEN_SELECTIONDAG_SCHEDULEDAGSDNODES_H">LLVM_LIB_CODEGEN_SELECTIONDAG_SCHEDULEDAGSDNODES_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/ISDOpcodes.h.html">"llvm/CodeGen/ISDOpcodes.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html">"llvm/CodeGen/SelectionDAGNodes.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/Support/MachineValueType.h.html">"llvm/Support/MachineValueType.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" id="llvm::InstrItineraryData">InstrItineraryData</a>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td>  <i class="doc">/// ScheduleDAGSDNodes - A ScheduleDAG for scheduling SDNode-based DAGs.</i></td></tr>
<tr><th id="32">32</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="33">33</th><td><i class="doc">  /// Edges between SUnits are initially based on edges in the SelectionDAG,</i></td></tr>
<tr><th id="34">34</th><td><i class="doc">  /// and additional edges can be added by the schedulers as heuristics.</i></td></tr>
<tr><th id="35">35</th><td><i class="doc">  /// SDNodes such as Constants, Registers, and a few others that are not</i></td></tr>
<tr><th id="36">36</th><td><i class="doc">  /// interesting to schedulers are not allocated SUnits.</i></td></tr>
<tr><th id="37">37</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="38">38</th><td><i class="doc">  /// SDNodes with MVT::Glue operands are grouped along with the flagged</i></td></tr>
<tr><th id="39">39</th><td><i class="doc">  /// nodes into a single SUnit so that they are scheduled together.</i></td></tr>
<tr><th id="40">40</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="41">41</th><td><i class="doc">  /// SDNode-based scheduling graphs do not use SDep::Anti or SDep::Output</i></td></tr>
<tr><th id="42">42</th><td><i class="doc">  /// edges.  Physical register dependence information is not carried in</i></td></tr>
<tr><th id="43">43</th><td><i class="doc">  /// the DAG and must be handled explicitly by schedulers.</i></td></tr>
<tr><th id="44">44</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="45">45</th><td>  <b>class</b> <dfn class="type def" id="llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> {</td></tr>
<tr><th id="46">46</th><td>  <b>public</b>:</td></tr>
<tr><th id="47">47</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</dfn>;</td></tr>
<tr><th id="48">48</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> *<dfn class="decl" id="llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</dfn>;                    <i>// DAG of the current basic block</i></td></tr>
<tr><th id="49">49</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="decl" id="llvm::ScheduleDAGSDNodes::InstrItins" title='llvm::ScheduleDAGSDNodes::InstrItins' data-ref="llvm::ScheduleDAGSDNodes::InstrItins">InstrItins</dfn>;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>    <i class="doc">/// The schedule. Null SUnit*'s represent noop instructions.</i></td></tr>
<tr><th id="52">52</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="decl" id="llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</dfn>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>    <b>explicit</b> <dfn class="decl" id="_ZN4llvm18ScheduleDAGSDNodesC1ERNS_15MachineFunctionE" title='llvm::ScheduleDAGSDNodes::ScheduleDAGSDNodes' data-ref="_ZN4llvm18ScheduleDAGSDNodesC1ERNS_15MachineFunctionE">ScheduleDAGSDNodes</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="1mf">mf</dfn>);</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>    <dfn class="virtual decl def" id="_ZN4llvm18ScheduleDAGSDNodesD1Ev" title='llvm::ScheduleDAGSDNodes::~ScheduleDAGSDNodes' data-ref="_ZN4llvm18ScheduleDAGSDNodesD1Ev">~ScheduleDAGSDNodes</dfn>() override = <b>default</b>;</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>    <i class="doc">/// Run - perform scheduling.</i></td></tr>
<tr><th id="59">59</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="60">60</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm18ScheduleDAGSDNodes3RunEPNS_12SelectionDAGEPNS_17MachineBasicBlockE" title='llvm::ScheduleDAGSDNodes::Run' data-ref="_ZN4llvm18ScheduleDAGSDNodes3RunEPNS_12SelectionDAGEPNS_17MachineBasicBlockE">Run</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> *<dfn class="local col2 decl" id="2dag" title='dag' data-type='llvm::SelectionDAG *' data-ref="2dag">dag</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="3bb" title='bb' data-type='llvm::MachineBasicBlock *' data-ref="3bb">bb</dfn>);</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>    <i class="doc">/// isPassiveNode - Return true if the node is a non-scheduled leaf.</i></td></tr>
<tr><th id="63">63</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="64">64</th><td>    <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm18ScheduleDAGSDNodes13isPassiveNodeEPNS_6SDNodeE" title='llvm::ScheduleDAGSDNodes::isPassiveNode' data-ref="_ZN4llvm18ScheduleDAGSDNodes13isPassiveNodeEPNS_6SDNodeE">isPassiveNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="4Node" title='Node' data-type='llvm::SDNode *' data-ref="4Node">Node</dfn>) {</td></tr>
<tr><th id="65">65</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col4 ref" href="#4Node" title='Node' data-ref="4Node">Node</a>))       <b>return</b> <b>true</b>;</td></tr>
<tr><th id="66">66</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<a class="local col4 ref" href="#4Node" title='Node' data-ref="4Node">Node</a>))     <b>return</b> <b>true</b>;</td></tr>
<tr><th id="67">67</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col4 ref" href="#4Node" title='Node' data-ref="4Node">Node</a>))       <b>return</b> <b>true</b>;</td></tr>
<tr><th id="68">68</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterMaskSDNode" title='llvm::RegisterMaskSDNode' data-ref="llvm::RegisterMaskSDNode">RegisterMaskSDNode</a>&gt;(<a class="local col4 ref" href="#4Node" title='Node' data-ref="4Node">Node</a>))   <b>return</b> <b>true</b>;</td></tr>
<tr><th id="69">69</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::GlobalAddressSDNode" title='llvm::GlobalAddressSDNode' data-ref="llvm::GlobalAddressSDNode">GlobalAddressSDNode</a>&gt;(<a class="local col4 ref" href="#4Node" title='Node' data-ref="4Node">Node</a>))  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="70">70</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BasicBlockSDNode" title='llvm::BasicBlockSDNode' data-ref="llvm::BasicBlockSDNode">BasicBlockSDNode</a>&gt;(<a class="local col4 ref" href="#4Node" title='Node' data-ref="4Node">Node</a>))     <b>return</b> <b>true</b>;</td></tr>
<tr><th id="71">71</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<a class="local col4 ref" href="#4Node" title='Node' data-ref="4Node">Node</a>))     <b>return</b> <b>true</b>;</td></tr>
<tr><th id="72">72</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantPoolSDNode" title='llvm::ConstantPoolSDNode' data-ref="llvm::ConstantPoolSDNode">ConstantPoolSDNode</a>&gt;(<a class="local col4 ref" href="#4Node" title='Node' data-ref="4Node">Node</a>))   <b>return</b> <b>true</b>;</td></tr>
<tr><th id="73">73</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::TargetIndexSDNode" title='llvm::TargetIndexSDNode' data-ref="llvm::TargetIndexSDNode">TargetIndexSDNode</a>&gt;(<a class="local col4 ref" href="#4Node" title='Node' data-ref="4Node">Node</a>))    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="74">74</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::JumpTableSDNode" title='llvm::JumpTableSDNode' data-ref="llvm::JumpTableSDNode">JumpTableSDNode</a>&gt;(<a class="local col4 ref" href="#4Node" title='Node' data-ref="4Node">Node</a>))      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="75">75</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ExternalSymbolSDNode" title='llvm::ExternalSymbolSDNode' data-ref="llvm::ExternalSymbolSDNode">ExternalSymbolSDNode</a>&gt;(<a class="local col4 ref" href="#4Node" title='Node' data-ref="4Node">Node</a>)) <b>return</b> <b>true</b>;</td></tr>
<tr><th id="76">76</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MCSymbolSDNode" title='llvm::MCSymbolSDNode' data-ref="llvm::MCSymbolSDNode">MCSymbolSDNode</a>&gt;(<a class="local col4 ref" href="#4Node" title='Node' data-ref="4Node">Node</a>))       <b>return</b> <b>true</b>;</td></tr>
<tr><th id="77">77</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BlockAddressSDNode" title='llvm::BlockAddressSDNode' data-ref="llvm::BlockAddressSDNode">BlockAddressSDNode</a>&gt;(<a class="local col4 ref" href="#4Node" title='Node' data-ref="4Node">Node</a>))   <b>return</b> <b>true</b>;</td></tr>
<tr><th id="78">78</th><td>      <b>if</b> (<a class="local col4 ref" href="#4Node" title='Node' data-ref="4Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EntryToken" title='llvm::ISD::NodeType::EntryToken' data-ref="llvm::ISD::NodeType::EntryToken">EntryToken</a> ||</td></tr>
<tr><th id="79">79</th><td>          <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MDNodeSDNode" title='llvm::MDNodeSDNode' data-ref="llvm::MDNodeSDNode">MDNodeSDNode</a>&gt;(<a class="local col4 ref" href="#4Node" title='Node' data-ref="4Node">Node</a>)) <b>return</b> <b>true</b>;</td></tr>
<tr><th id="80">80</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="81">81</th><td>    }</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>    <i class="doc">/// NewSUnit - Creates a new SUnit and return a ptr to it.</i></td></tr>
<tr><th id="84">84</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="85">85</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="decl" id="_ZN4llvm18ScheduleDAGSDNodes8newSUnitEPNS_6SDNodeE" title='llvm::ScheduleDAGSDNodes::newSUnit' data-ref="_ZN4llvm18ScheduleDAGSDNodes8newSUnitEPNS_6SDNodeE">newSUnit</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="5N" title='N' data-type='llvm::SDNode *' data-ref="5N">N</dfn>);</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>    <i class="doc">/// Clone - Creates a clone of the specified SUnit. It does not copy the</i></td></tr>
<tr><th id="88">88</th><td><i class="doc">    /// predecessors / successors info nor the temporary scheduling states.</i></td></tr>
<tr><th id="89">89</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="90">90</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="decl" id="_ZN4llvm18ScheduleDAGSDNodes5CloneEPNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::Clone' data-ref="_ZN4llvm18ScheduleDAGSDNodes5CloneEPNS_5SUnitE">Clone</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="6Old" title='Old' data-type='llvm::SUnit *' data-ref="6Old">Old</dfn>);</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>    <i class="doc">/// BuildSchedGraph - Build the SUnit graph from the selection dag that we</i></td></tr>
<tr><th id="93">93</th><td><i class="doc">    /// are input.  This SUnit graph is similar to the SelectionDAG, but</i></td></tr>
<tr><th id="94">94</th><td><i class="doc">    /// excludes nodes that aren't interesting to scheduling, and represents</i></td></tr>
<tr><th id="95">95</th><td><i class="doc">    /// flagged together nodes with a single SUnit.</i></td></tr>
<tr><th id="96">96</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm18ScheduleDAGSDNodes15BuildSchedGraphEPNS_9AAResultsE" title='llvm::ScheduleDAGSDNodes::BuildSchedGraph' data-ref="_ZN4llvm18ScheduleDAGSDNodes15BuildSchedGraphEPNS_9AAResultsE">BuildSchedGraph</dfn>(<a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col7 decl" id="7AA" title='AA' data-type='AliasAnalysis *' data-ref="7AA">AA</dfn>);</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>    <i class="doc">/// InitNumRegDefsLeft - Determine the # of regs defined by this node.</i></td></tr>
<tr><th id="99">99</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="100">100</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm18ScheduleDAGSDNodes18InitNumRegDefsLeftEPNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::InitNumRegDefsLeft' data-ref="_ZN4llvm18ScheduleDAGSDNodes18InitNumRegDefsLeftEPNS_5SUnitE">InitNumRegDefsLeft</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="8SU" title='SU' data-type='llvm::SUnit *' data-ref="8SU">SU</dfn>);</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>    <i class="doc">/// computeLatency - Compute node latency.</i></td></tr>
<tr><th id="103">103</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="104">104</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm18ScheduleDAGSDNodes14computeLatencyEPNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::computeLatency' data-ref="_ZN4llvm18ScheduleDAGSDNodes14computeLatencyEPNS_5SUnitE">computeLatency</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="9SU" title='SU' data-type='llvm::SUnit *' data-ref="9SU">SU</dfn>);</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm18ScheduleDAGSDNodes21computeOperandLatencyEPNS_6SDNodeES2_jRNS_4SDepE" title='llvm::ScheduleDAGSDNodes::computeOperandLatency' data-ref="_ZNK4llvm18ScheduleDAGSDNodes21computeOperandLatencyEPNS_6SDNodeES2_jRNS_4SDepE">computeOperandLatency</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="10Def" title='Def' data-type='llvm::SDNode *' data-ref="10Def">Def</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="11Use" title='Use' data-type='llvm::SDNode *' data-ref="11Use">Use</dfn>,</td></tr>
<tr><th id="107">107</th><td>                                       <em>unsigned</em> <dfn class="local col2 decl" id="12OpIdx" title='OpIdx' data-type='unsigned int' data-ref="12OpIdx">OpIdx</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&amp; <dfn class="local col3 decl" id="13dep" title='dep' data-type='llvm::SDep &amp;' data-ref="13dep">dep</dfn>) <em>const</em>;</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>    <i class="doc">/// Schedule - Order nodes according to selected style, filling</i></td></tr>
<tr><th id="110">110</th><td><i class="doc">    /// in the Sequence member.</i></td></tr>
<tr><th id="111">111</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="112">112</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm18ScheduleDAGSDNodes8ScheduleEv" title='llvm::ScheduleDAGSDNodes::Schedule' data-ref="_ZN4llvm18ScheduleDAGSDNodes8ScheduleEv">Schedule</dfn>() = <var>0</var>;</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>    <i class="doc">/// VerifyScheduledSequence - Verify that all SUnits are scheduled and</i></td></tr>
<tr><th id="115">115</th><td><i class="doc">    /// consistent with the Sequence of scheduled instructions.</i></td></tr>
<tr><th id="116">116</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm18ScheduleDAGSDNodes23VerifyScheduledSequenceEb" title='llvm::ScheduleDAGSDNodes::VerifyScheduledSequence' data-ref="_ZN4llvm18ScheduleDAGSDNodes23VerifyScheduledSequenceEb">VerifyScheduledSequence</dfn>(<em>bool</em> <dfn class="local col4 decl" id="14isBottomUp" title='isBottomUp' data-type='bool' data-ref="14isBottomUp">isBottomUp</dfn>);</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>    <i class="doc">/// EmitSchedule - Insert MachineInstrs into the MachineBasicBlock</i></td></tr>
<tr><th id="119">119</th><td><i class="doc">    /// according to the order specified in Sequence.</i></td></tr>
<tr><th id="120">120</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="121">121</th><td>    <b>virtual</b> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*</td></tr>
<tr><th id="122">122</th><td>    <dfn class="virtual decl" id="_ZN4llvm18ScheduleDAGSDNodes12EmitScheduleERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ScheduleDAGSDNodes::EmitSchedule' data-ref="_ZN4llvm18ScheduleDAGSDNodes12EmitScheduleERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">EmitSchedule</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col5 decl" id="15InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator &amp;' data-ref="15InsertPos">InsertPos</dfn>);</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm18ScheduleDAGSDNodes8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::dumpNode' data-ref="_ZNK4llvm18ScheduleDAGSDNodes8dumpNodeERKNS_5SUnitE">dumpNode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col6 decl" id="16SU" title='SU' data-type='const llvm::SUnit &amp;' data-ref="16SU">SU</dfn>) <em>const</em> override;</td></tr>
<tr><th id="125">125</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm18ScheduleDAGSDNodes4dumpEv" title='llvm::ScheduleDAGSDNodes::dump' data-ref="_ZNK4llvm18ScheduleDAGSDNodes4dumpEv">dump</dfn>() <em>const</em> override;</td></tr>
<tr><th id="126">126</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm18ScheduleDAGSDNodes12dumpScheduleEv" title='llvm::ScheduleDAGSDNodes::dumpSchedule' data-ref="_ZNK4llvm18ScheduleDAGSDNodes12dumpScheduleEv">dumpSchedule</dfn>() <em>const</em>;</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="virtual decl" id="_ZNK4llvm18ScheduleDAGSDNodes17getGraphNodeLabelEPKNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::getGraphNodeLabel' data-ref="_ZNK4llvm18ScheduleDAGSDNodes17getGraphNodeLabelEPKNS_5SUnitE">getGraphNodeLabel</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="17SU" title='SU' data-type='const llvm::SUnit *' data-ref="17SU">SU</dfn>) <em>const</em> override;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="virtual decl" id="_ZNK4llvm18ScheduleDAGSDNodes10getDAGNameEv" title='llvm::ScheduleDAGSDNodes::getDAGName' data-ref="_ZNK4llvm18ScheduleDAGSDNodes10getDAGNameEv">getDAGName</dfn>() <em>const</em> override;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm18ScheduleDAGSDNodes22getCustomGraphFeaturesERNS_11GraphWriterIPNS_11ScheduleDAGEEE" title='llvm::ScheduleDAGSDNodes::getCustomGraphFeatures' data-ref="_ZNK4llvm18ScheduleDAGSDNodes22getCustomGraphFeaturesERNS_11GraphWriterIPNS_11ScheduleDAGEEE">getCustomGraphFeatures</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::GraphWriter" title='llvm::GraphWriter' data-ref="llvm::GraphWriter">GraphWriter</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a>*&gt; &amp;<dfn class="local col8 decl" id="18GW" title='GW' data-type='GraphWriter&lt;llvm::ScheduleDAG *&gt; &amp;' data-ref="18GW">GW</dfn>) <em>const</em>;</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>    <i class="doc">/// RegDefIter - In place iteration over the values defined by an</i></td></tr>
<tr><th id="135">135</th><td><i class="doc">    /// SUnit. This does not need copies of the iterator or any other STLisms.</i></td></tr>
<tr><th id="136">136</th><td><i class="doc">    /// The iterator creates itself, rather than being provided by the SchedDAG.</i></td></tr>
<tr><th id="137">137</th><td>    <b>class</b> <dfn class="type def" id="llvm::ScheduleDAGSDNodes::RegDefIter" title='llvm::ScheduleDAGSDNodes::RegDefIter' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter">RegDefIter</dfn> {</td></tr>
<tr><th id="138">138</th><td>      <em>const</em> <a class="type" href="#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> *<dfn class="decl" id="llvm::ScheduleDAGSDNodes::RegDefIter::SchedDAG" title='llvm::ScheduleDAGSDNodes::RegDefIter::SchedDAG' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::SchedDAG">SchedDAG</dfn>;</td></tr>
<tr><th id="139">139</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="decl" id="llvm::ScheduleDAGSDNodes::RegDefIter::Node" title='llvm::ScheduleDAGSDNodes::RegDefIter::Node' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::Node">Node</dfn>;</td></tr>
<tr><th id="140">140</th><td>      <em>unsigned</em> <dfn class="decl" id="llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx" title='llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx">DefIdx</dfn>;</td></tr>
<tr><th id="141">141</th><td>      <em>unsigned</em> <dfn class="decl" id="llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs" title='llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs">NodeNumDefs</dfn>;</td></tr>
<tr><th id="142">142</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="decl" id="llvm::ScheduleDAGSDNodes::RegDefIter::ValueType" title='llvm::ScheduleDAGSDNodes::RegDefIter::ValueType' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::ValueType">ValueType</dfn>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>    <b>public</b>:</td></tr>
<tr><th id="145">145</th><td>      <dfn class="decl" id="_ZN4llvm18ScheduleDAGSDNodes10RegDefIterC1EPKNS_5SUnitEPKS0_" title='llvm::ScheduleDAGSDNodes::RegDefIter::RegDefIter' data-ref="_ZN4llvm18ScheduleDAGSDNodes10RegDefIterC1EPKNS_5SUnitEPKS0_">RegDefIter</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="19SU" title='SU' data-type='const llvm::SUnit *' data-ref="19SU">SU</dfn>, <em>const</em> <a class="type" href="#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> *<dfn class="local col0 decl" id="20SD" title='SD' data-type='const llvm::ScheduleDAGSDNodes *' data-ref="20SD">SD</dfn>);</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>      <em>bool</em> <dfn class="decl def" id="_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter7IsValidEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::IsValid' data-ref="_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter7IsValidEv">IsValid</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ScheduleDAGSDNodes::RegDefIter::Node" title='llvm::ScheduleDAGSDNodes::RegDefIter::Node' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::Node">Node</a> != <b>nullptr</b>; }</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="decl def" id="_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter8GetValueEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::GetValue' data-ref="_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter8GetValueEv">GetValue</dfn>() <em>const</em> {</td></tr>
<tr><th id="150">150</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (IsValid() &amp;&amp; &quot;bad iterator&quot;) ? void (0) : __assert_fail (&quot;IsValid() &amp;&amp; \&quot;bad iterator\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.h&quot;, 150, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter7IsValidEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::IsValid' data-ref="_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter7IsValidEv">IsValid</a>() &amp;&amp; <q>"bad iterator"</q>);</td></tr>
<tr><th id="151">151</th><td>        <b>return</b> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="member" href="#llvm::ScheduleDAGSDNodes::RegDefIter::ValueType" title='llvm::ScheduleDAGSDNodes::RegDefIter::ValueType' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::ValueType">ValueType</a>;</td></tr>
<tr><th id="152">152</th><td>      }</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="decl def" id="_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter7GetNodeEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::GetNode' data-ref="_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter7GetNodeEv">GetNode</dfn>() <em>const</em> {</td></tr>
<tr><th id="155">155</th><td>        <b>return</b> <a class="member" href="#llvm::ScheduleDAGSDNodes::RegDefIter::Node" title='llvm::ScheduleDAGSDNodes::RegDefIter::Node' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::Node">Node</a>;</td></tr>
<tr><th id="156">156</th><td>      }</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>      <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter6GetIdxEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::GetIdx' data-ref="_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter6GetIdxEv">GetIdx</dfn>() <em>const</em> {</td></tr>
<tr><th id="159">159</th><td>        <b>return</b> <a class="member" href="#llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx" title='llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx">DefIdx</a>-<var>1</var>;</td></tr>
<tr><th id="160">160</th><td>      }</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>      <em>void</em> <dfn class="decl" id="_ZN4llvm18ScheduleDAGSDNodes10RegDefIter7AdvanceEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::Advance' data-ref="_ZN4llvm18ScheduleDAGSDNodes10RegDefIter7AdvanceEv">Advance</dfn>();</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>    <b>private</b>:</td></tr>
<tr><th id="165">165</th><td>      <em>void</em> <dfn class="decl" id="_ZN4llvm18ScheduleDAGSDNodes10RegDefIter15InitNodeNumDefsEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::InitNodeNumDefs' data-ref="_ZN4llvm18ScheduleDAGSDNodes10RegDefIter15InitNodeNumDefsEv">InitNodeNumDefs</dfn>();</td></tr>
<tr><th id="166">166</th><td>    };</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <b>protected</b>:</td></tr>
<tr><th id="169">169</th><td>    <i class="doc">/// ForceUnitLatencies - Return true if all scheduling edges should be given</i></td></tr>
<tr><th id="170">170</th><td><i class="doc">    /// a latency value of one.  The default is to return false; schedulers may</i></td></tr>
<tr><th id="171">171</th><td><i class="doc">    /// override this as needed.</i></td></tr>
<tr><th id="172">172</th><td>    <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm18ScheduleDAGSDNodes18forceUnitLatenciesEv" title='llvm::ScheduleDAGSDNodes::forceUnitLatencies' data-ref="_ZNK4llvm18ScheduleDAGSDNodes18forceUnitLatenciesEv">forceUnitLatencies</dfn>() <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <b>private</b>:</td></tr>
<tr><th id="175">175</th><td>    <i class="doc">/// ClusterNeighboringLoads - Cluster loads from "near" addresses into</i></td></tr>
<tr><th id="176">176</th><td><i class="doc">    /// combined SUnits.</i></td></tr>
<tr><th id="177">177</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm18ScheduleDAGSDNodes23ClusterNeighboringLoadsEPNS_6SDNodeE" title='llvm::ScheduleDAGSDNodes::ClusterNeighboringLoads' data-ref="_ZN4llvm18ScheduleDAGSDNodes23ClusterNeighboringLoadsEPNS_6SDNodeE">ClusterNeighboringLoads</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="21Node" title='Node' data-type='llvm::SDNode *' data-ref="21Node">Node</dfn>);</td></tr>
<tr><th id="178">178</th><td>    <i class="doc">/// ClusterNodes - Cluster certain nodes which should be scheduled together.</i></td></tr>
<tr><th id="179">179</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="180">180</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm18ScheduleDAGSDNodes12ClusterNodesEv" title='llvm::ScheduleDAGSDNodes::ClusterNodes' data-ref="_ZN4llvm18ScheduleDAGSDNodes12ClusterNodesEv">ClusterNodes</dfn>();</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>    <i class="doc">/// BuildSchedUnits, AddSchedEdges - Helper functions for BuildSchedGraph.</i></td></tr>
<tr><th id="183">183</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm18ScheduleDAGSDNodes15BuildSchedUnitsEv" title='llvm::ScheduleDAGSDNodes::BuildSchedUnits' data-ref="_ZN4llvm18ScheduleDAGSDNodes15BuildSchedUnitsEv">BuildSchedUnits</dfn>();</td></tr>
<tr><th id="184">184</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm18ScheduleDAGSDNodes13AddSchedEdgesEv" title='llvm::ScheduleDAGSDNodes::AddSchedEdges' data-ref="_ZN4llvm18ScheduleDAGSDNodes13AddSchedEdgesEv">AddSchedEdges</dfn>();</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm18ScheduleDAGSDNodes15EmitPhysRegCopyEPNS_5SUnitERNS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEENS_26MachineInstrBu6779371" title='llvm::ScheduleDAGSDNodes::EmitPhysRegCopy' data-ref="_ZN4llvm18ScheduleDAGSDNodes15EmitPhysRegCopyEPNS_5SUnitERNS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEENS_26MachineInstrBu6779371">EmitPhysRegCopy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="22SU" title='SU' data-type='llvm::SUnit *' data-ref="22SU">SU</dfn>, <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <em>unsigned</em>&gt; &amp;<dfn class="local col3 decl" id="23VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SUnit *, unsigned int&gt; &amp;' data-ref="23VRBaseMap">VRBaseMap</dfn>,</td></tr>
<tr><th id="187">187</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="24InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator' data-ref="24InsertPos">InsertPos</dfn>);</td></tr>
<tr><th id="188">188</th><td>  };</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><u>#<span data-ppcond="14">endif</span> // LLVM_LIB_CODEGEN_SELECTIONDAG_SCHEDULEDAGSDNODES_H</u></td></tr>
<tr><th id="193">193</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ScheduleDAGFast.cpp.html'>llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
