Release 6.1i Map G.23
Xilinx Mapping Report File for Design 'chrono32c'

Design Information
------------------
Command Line   : C:/Xilinx/bin/nt/map.exe -intstyle ise -p xc2s200-pq208-6 -cm
area -pr b -k 4 -c 100 -tx on -o chrono32c_map.ncd chrono32c.ngd chrono32c.pcf 
Target Device  : x2s200
Target Package : pq208
Target Speed   : -6
Mapper Version : spartan2 -- $Revision: 1.16 $
Mapped Date    : Tue Jun 04 15:00:16 2013

Design Summary
--------------
Number of errors:      0
Number of warnings:   61
Logic Utilization:
  Total Number Slice Registers:     779 out of  4,704   16%
    Number used as Flip Flops:                    419
    Number used as Latches:                       360
  Number of 4 input LUTs:           582 out of  4,704   12%
Logic Distribution:
    Number of occupied Slices:                       1,332 out of  2,352   56%
    Number of Slices containing only related logic:  1,332 out of  1,332  100%
    Number of Slices containing unrelated logic:         0 out of  1,332    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          998 out of  4,704   21%
      Number used as logic:                       582
      Number used as a route-thru:                416
   Number of bonded IOBs:            27 out of    140   19%
   Number of Block RAMs:              2 out of     14   14%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  59,861
Additional JTAG gate count for IOBs:  1,344
Peak Memory Usage:  78 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:MapLib:164 - Bus XLXN_12<36> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<38> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<39> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<37> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<0> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<1> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<2> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<3> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<4> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<5> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<6> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<7> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<8> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<9> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<10> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<11> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<12> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<13> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<14> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<15> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<16> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<17> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<18> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<19> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<20> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<21> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<22> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<23> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<24> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<25> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<26> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<27> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<28> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<29> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<30> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<31> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<32> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<33> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<34> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus XLXN_12<35> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus dout<4> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus dout<5> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus dout<7> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus dout<6> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus dout<3> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus dout<2> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus dout<1> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:MapLib:164 - Bus dout<0> driven by tbufs will be transformed to use
   carry chain structure.
WARNING:DesignRules:332 - Blockcheck: Dangling BLKRAM output. Pin DOB11 of comp
   Control_Unit1_XLXI_40_XLXI_1/B9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling BLKRAM output. Pin DOB14 of comp
   Control_Unit1_XLXI_40_XLXI_1/B9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling BLKRAM output. Pin DOB15 of comp
   Control_Unit1_XLXI_40_XLXI_1/B9 is not connected.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   start_vernier/XLXI_2/out_pulse is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   XLXI_29/XLXI_4/synclogic_stop3/out_pulse is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   XLXI_29/XLXI_3/synclogic_stop3/out_pulse is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   XLXI_29/XLXI_2/synclogic_stop3/out_pulse is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   XLXI_29/XLXI_8/synclogic_stop3/out_pulse is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   XLXI_29/XLXI_7/synclogic_stop3/out_pulse is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   XLXI_29/XLXI_6/synclogic_stop3/out_pulse is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   XLXI_29/XLXI_5/synclogic_stop3/out_pulse is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   XLXI_29/XLXI_9/synclogic_stop3/out_pulse is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   Control_Unit1_XLXI_41_u2_startbitsync is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:533 - The following XORCY(s) is/are demoted to LUTs because there is
   no MUXCY associated with them. Therefore, we cannot recognize the standard
   carry chain structure (5 of 360 are listed):
   XORCY_D symbol "XLXI_29/XLXI_2/ver_stop3/xorline/xorline_a/xor_0" (output
   signal=XLXI_29/XLXI_2/ver_stop3/xorline/xorline_a/XLXN_1),
   XORCY_D symbol "XLXI_29/XLXI_2/ver_stop3/xorline/xorline_a/xor_1" (output
   signal=XLXI_29/XLXI_2/ver_stop3/xorline/xorline_a/XLXN_2),
   XORCY_D symbol "XLXI_29/XLXI_2/ver_stop3/xorline/xorline_a/xor_10" (output
   signal=XLXI_29/XLXI_2/ver_stop3/xorline/xorline_a/XLXN_10),
   XORCY_D symbol "XLXI_29/XLXI_2/ver_stop3/xorline/xorline_a/xor_11" (output
   signal=XLXI_29/XLXI_2/ver_stop3/xorline/xorline_a/XLXN_12),
   XORCY_D symbol "XLXI_29/XLXI_2/ver_stop3/xorline/xorline_a/xor_12" (output
   signal=XLXI_29/XLXI_2/ver_stop3/xorline/xorline_a/XLXN_13)

Section 4 - Removed Logic Summary
---------------------------------
  22 block(s) removed
 112 block(s) optimized away
  40 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "Control_Unit1_XLXI_48" (BUF) removed.
The signal "Main_Reading/XLXI_1/CO" is sourceless and has been removed.
The signal "Main_Reading/XLXI_1/Q<31>" is sourceless and has been removed.
 Sourceless block "Main_Reading/XLXI_1/XLXI_2/Q<7>_rt" (ROM) removed.
  The signal "Main_Reading/XLXI_1/XLXI_2/Q<7>_rt" is sourceless and has been
removed.
   Sourceless block "Main_Reading/XLXI_1/XLXI_2/I_36_298" (MUX) removed.
   Sourceless block "Main_Reading/XLXI_1/XLXI_2/I_36_291" (XOR) removed.
    The signal "Main_Reading/XLXI_1/XLXI_2/TQ7" is sourceless and has been removed.
     Sourceless block "Main_Reading/XLXI_1/XLXI_2/I_36_289" (FF) removed.
The signal "Main_Reading/XLXI_1/Q<30>" is sourceless and has been removed.
 Sourceless block "Main_Reading/XLXI_1/XLXI_2/Q<6>_rt" (ROM) removed.
  The signal "Main_Reading/XLXI_1/XLXI_2/Q<6>_rt" is sourceless and has been
removed.
   Sourceless block "Main_Reading/XLXI_1/XLXI_2/I_36_278" (XOR) removed.
    The signal "Main_Reading/XLXI_1/XLXI_2/TQ6" is sourceless and has been removed.
     Sourceless block "Main_Reading/XLXI_1/XLXI_2/I_36_276" (FF) removed.
   Sourceless block "Main_Reading/XLXI_1/XLXI_2/I_36_285" (MUX) removed.
    The signal "Main_Reading/XLXI_1/XLXI_2/I_36_285/O" is sourceless and has been
removed.
The signal "Main_Reading/XLXI_1/Q<29>" is sourceless and has been removed.
 Sourceless block "Main_Reading/XLXI_1/XLXI_2/Q<5>_rt" (ROM) removed.
  The signal "Main_Reading/XLXI_1/XLXI_2/Q<5>_rt" is sourceless and has been
removed.
   Sourceless block "Main_Reading/XLXI_1/XLXI_2/I_36_265" (XOR) removed.
    The signal "Main_Reading/XLXI_1/XLXI_2/TQ5" is sourceless and has been removed.
     Sourceless block "Main_Reading/XLXI_1/XLXI_2/I_36_263" (FF) removed.
   Sourceless block "Main_Reading/XLXI_1/XLXI_2/I_36_272" (MUX) removed.
    The signal "Main_Reading/XLXI_1/XLXI_2/I_36_272/O" is sourceless and has been
removed.
The signal "Main_Reading/XLXI_1/Q<28>" is sourceless and has been removed.
 Sourceless block "Main_Reading/XLXI_1/XLXI_2/Q<4>_rt" (ROM) removed.
  The signal "Main_Reading/XLXI_1/XLXI_2/Q<4>_rt" is sourceless and has been
removed.
   Sourceless block "Main_Reading/XLXI_1/XLXI_2/I_36_252" (XOR) removed.
    The signal "Main_Reading/XLXI_1/XLXI_2/TQ4" is sourceless and has been removed.
     Sourceless block "Main_Reading/XLXI_1/XLXI_2/I_36_250" (FF) removed.
   Sourceless block "Main_Reading/XLXI_1/XLXI_2/I_36_259" (MUX) removed.
    The signal "Main_Reading/XLXI_1/XLXI_2/I_36_259/O" is sourceless and has been
removed.
The signal "Main_Reading/XLXI_1/Q<27>" is sourceless and has been removed.
 Sourceless block "Main_Reading/XLXI_1/XLXI_2/Q<3>_rt" (ROM) removed.
  The signal "Main_Reading/XLXI_1/XLXI_2/Q<3>_rt" is sourceless and has been
removed.
   Sourceless block "Main_Reading/XLXI_1/XLXI_2/I_36_239" (XOR) removed.
    The signal "Main_Reading/XLXI_1/XLXI_2/TQ3" is sourceless and has been removed.
     Sourceless block "Main_Reading/XLXI_1/XLXI_2/I_36_237" (FF) removed.
   Sourceless block "Main_Reading/XLXI_1/XLXI_2/I_36_246" (MUX) removed.
    The signal "Main_Reading/XLXI_1/XLXI_2/I_36_246/O" is sourceless and has been
removed.
The signal "Main_Reading/XLXI_1/XLXI_2/I_36_233/O" is sourceless and has been
removed.
The signal "Control_Unit1_XLXI_40_XLXI_1/dout<51>" is sourceless and has been
removed.
The signal "Control_Unit1_XLXI_40_XLXI_1/dout<46>" is sourceless and has been
removed.
The signal "Control_Unit1_XLXI_40_XLXI_1/dout<52>" is sourceless and has been
removed.
The signal "Control_Unit1_XLXI_40_XLXI_1/dout<47>" is sourceless and has been
removed.
The signal "Control_Unit1_XLXI_40_XLXI_1/dout<53>" is sourceless and has been
removed.
The signal "Control_Unit1_XLXI_40_XLXI_1/dout<54>" is sourceless and has been
removed.
The signal "Control_Unit1_XLXI_40_XLXI_1/dout<55>" is sourceless and has been
removed.
The signal "Control_Unit1_XLXI_40_XLXI_1/dout<56>" is sourceless and has been
removed.
The signal "Control_Unit1_XLXI_40_XLXI_1/dout<57>" is sourceless and has been
removed.
The signal "Control_Unit1_XLXI_40_XLXI_1/dout<58>" is sourceless and has been
removed.
The signal "Control_Unit1_XLXI_40_XLXI_1/dout<59>" is sourceless and has been
removed.
The signal "Control_Unit1_XLXI_40_XLXI_1/dout<60>" is sourceless and has been
removed.
The signal "Control_Unit1_XLXI_40_XLXI_1/dout<61>" is sourceless and has been
removed.
The signal "Control_Unit1_XLXI_40_XLXI_1/dout<62>" is sourceless and has been
removed.
The signal "Control_Unit1_XLXI_40_XLXI_1/dout<63>" is sourceless and has been
removed.
The signal "Control_Unit1_XLXI_40_XLXI_1/dout<48>" is sourceless and has been
removed.
The signal "Control_Unit1_XLXI_40_XLXI_1/dout<43>" is sourceless and has been
removed.
The signal "Control_Unit1_XLXI_40_XLXI_1/dout<49>" is sourceless and has been
removed.
The signal "Control_Unit1_XLXI_40_XLXI_1/dout<50>" is sourceless and has been
removed.
Unused block "Main_Reading/XLXI_1/XLXI_2/I_36_233" (MUX) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		Control_Unit1_XLXI_40_XLXI_1/GND
VCC 		Control_Unit1_XLXI_40_XLXI_1/VCC
GND 		Main_Reading/XLXI_1/XLXI_2/I_36_886
GND 		Main_Reading/XLXI_1/XLXI_3/I_36_886
GND 		Main_Reading/XLXI_1/XLXI_4/I_36_886
GND 		Main_Reading/XLXI_1/XLXI_7/I_36_886
VCC 		Main_Reading/XLXI_1/XLXI_8
VCC 		Main_Reading/XLXI_10
VCC 		Main_Reading/XLXI_6
GND 		Main_Reading/XST_GND
GND 		XLXI_29/XLXI_2/XLXI_9
VCC 		XLXI_29/XLXI_2/synclogic_stop3/supply_sync
VCC 		XLXI_29/XLXI_2/ver_stop3/andline/andline_a/XLXI_33
GND 		XLXI_29/XLXI_2/ver_stop3/andline/andline_a/XST_GND
VCC 		XLXI_29/XLXI_2/ver_stop3/andline/andline_b/XLXI_33
GND 		XLXI_29/XLXI_2/ver_stop3/andline/andline_b/XST_GND
VCC 		XLXI_29/XLXI_2/ver_stop3/andline/andline_c/XLXI_33
GND 		XLXI_29/XLXI_2/ver_stop3/andline/andline_c/XST_GND
GND 		XLXI_29/XLXI_2/ver_stop3/xorline/xorline_a/XLXI_30
GND 		XLXI_29/XLXI_2/ver_stop3/xorline/xorline_b/XLXI_30
GND 		XLXI_29/XLXI_2/ver_stop3/xorline/xorline_c/XLXI_30
GND 		XLXI_29/XLXI_3/XLXI_9
VCC 		XLXI_29/XLXI_3/synclogic_stop3/supply_sync
VCC 		XLXI_29/XLXI_3/ver_stop3/andline/andline_a/XLXI_33
GND 		XLXI_29/XLXI_3/ver_stop3/andline/andline_a/XST_GND
VCC 		XLXI_29/XLXI_3/ver_stop3/andline/andline_b/XLXI_33
GND 		XLXI_29/XLXI_3/ver_stop3/andline/andline_b/XST_GND
VCC 		XLXI_29/XLXI_3/ver_stop3/andline/andline_c/XLXI_33
GND 		XLXI_29/XLXI_3/ver_stop3/andline/andline_c/XST_GND
GND 		XLXI_29/XLXI_3/ver_stop3/xorline/xorline_a/XLXI_30
GND 		XLXI_29/XLXI_3/ver_stop3/xorline/xorline_b/XLXI_30
GND 		XLXI_29/XLXI_3/ver_stop3/xorline/xorline_c/XLXI_30
GND 		XLXI_29/XLXI_4/XLXI_9
VCC 		XLXI_29/XLXI_4/synclogic_stop3/supply_sync
VCC 		XLXI_29/XLXI_4/ver_stop3/andline/andline_a/XLXI_33
GND 		XLXI_29/XLXI_4/ver_stop3/andline/andline_a/XST_GND
VCC 		XLXI_29/XLXI_4/ver_stop3/andline/andline_b/XLXI_33
GND 		XLXI_29/XLXI_4/ver_stop3/andline/andline_b/XST_GND
VCC 		XLXI_29/XLXI_4/ver_stop3/andline/andline_c/XLXI_33
GND 		XLXI_29/XLXI_4/ver_stop3/andline/andline_c/XST_GND
GND 		XLXI_29/XLXI_4/ver_stop3/xorline/xorline_a/XLXI_30
GND 		XLXI_29/XLXI_4/ver_stop3/xorline/xorline_b/XLXI_30
GND 		XLXI_29/XLXI_4/ver_stop3/xorline/xorline_c/XLXI_30
GND 		XLXI_29/XLXI_5/XLXI_9
VCC 		XLXI_29/XLXI_5/synclogic_stop3/supply_sync
VCC 		XLXI_29/XLXI_5/ver_stop3/andline/andline_a/XLXI_33
GND 		XLXI_29/XLXI_5/ver_stop3/andline/andline_a/XST_GND
VCC 		XLXI_29/XLXI_5/ver_stop3/andline/andline_b/XLXI_33
GND 		XLXI_29/XLXI_5/ver_stop3/andline/andline_b/XST_GND
VCC 		XLXI_29/XLXI_5/ver_stop3/andline/andline_c/XLXI_33
GND 		XLXI_29/XLXI_5/ver_stop3/andline/andline_c/XST_GND
GND 		XLXI_29/XLXI_5/ver_stop3/xorline/xorline_a/XLXI_30
GND 		XLXI_29/XLXI_5/ver_stop3/xorline/xorline_b/XLXI_30
GND 		XLXI_29/XLXI_5/ver_stop3/xorline/xorline_c/XLXI_30
GND 		XLXI_29/XLXI_6/XLXI_9
VCC 		XLXI_29/XLXI_6/synclogic_stop3/supply_sync
VCC 		XLXI_29/XLXI_6/ver_stop3/andline/andline_a/XLXI_33
GND 		XLXI_29/XLXI_6/ver_stop3/andline/andline_a/XST_GND
VCC 		XLXI_29/XLXI_6/ver_stop3/andline/andline_b/XLXI_33
GND 		XLXI_29/XLXI_6/ver_stop3/andline/andline_b/XST_GND
VCC 		XLXI_29/XLXI_6/ver_stop3/andline/andline_c/XLXI_33
GND 		XLXI_29/XLXI_6/ver_stop3/andline/andline_c/XST_GND
GND 		XLXI_29/XLXI_6/ver_stop3/xorline/xorline_a/XLXI_30
GND 		XLXI_29/XLXI_6/ver_stop3/xorline/xorline_b/XLXI_30
GND 		XLXI_29/XLXI_6/ver_stop3/xorline/xorline_c/XLXI_30
GND 		XLXI_29/XLXI_7/XLXI_9
VCC 		XLXI_29/XLXI_7/synclogic_stop3/supply_sync
VCC 		XLXI_29/XLXI_7/ver_stop3/andline/andline_a/XLXI_33
GND 		XLXI_29/XLXI_7/ver_stop3/andline/andline_a/XST_GND
VCC 		XLXI_29/XLXI_7/ver_stop3/andline/andline_b/XLXI_33
GND 		XLXI_29/XLXI_7/ver_stop3/andline/andline_b/XST_GND
VCC 		XLXI_29/XLXI_7/ver_stop3/andline/andline_c/XLXI_33
GND 		XLXI_29/XLXI_7/ver_stop3/andline/andline_c/XST_GND
GND 		XLXI_29/XLXI_7/ver_stop3/xorline/xorline_a/XLXI_30
GND 		XLXI_29/XLXI_7/ver_stop3/xorline/xorline_b/XLXI_30
GND 		XLXI_29/XLXI_7/ver_stop3/xorline/xorline_c/XLXI_30
GND 		XLXI_29/XLXI_8/XLXI_9
VCC 		XLXI_29/XLXI_8/synclogic_stop3/supply_sync
VCC 		XLXI_29/XLXI_8/ver_stop3/andline/andline_a/XLXI_33
GND 		XLXI_29/XLXI_8/ver_stop3/andline/andline_a/XST_GND
VCC 		XLXI_29/XLXI_8/ver_stop3/andline/andline_b/XLXI_33
GND 		XLXI_29/XLXI_8/ver_stop3/andline/andline_b/XST_GND
VCC 		XLXI_29/XLXI_8/ver_stop3/andline/andline_c/XLXI_33
GND 		XLXI_29/XLXI_8/ver_stop3/andline/andline_c/XST_GND
GND 		XLXI_29/XLXI_8/ver_stop3/xorline/xorline_a/XLXI_30
GND 		XLXI_29/XLXI_8/ver_stop3/xorline/xorline_b/XLXI_30
GND 		XLXI_29/XLXI_8/ver_stop3/xorline/xorline_c/XLXI_30
GND 		XLXI_29/XLXI_9/XLXI_9
VCC 		XLXI_29/XLXI_9/synclogic_stop3/supply_sync
VCC 		XLXI_29/XLXI_9/ver_stop3/andline/andline_a/XLXI_33
GND 		XLXI_29/XLXI_9/ver_stop3/andline/andline_a/XST_GND
VCC 		XLXI_29/XLXI_9/ver_stop3/andline/andline_b/XLXI_33
GND 		XLXI_29/XLXI_9/ver_stop3/andline/andline_b/XST_GND
VCC 		XLXI_29/XLXI_9/ver_stop3/andline/andline_c/XLXI_33
GND 		XLXI_29/XLXI_9/ver_stop3/andline/andline_c/XST_GND
GND 		XLXI_29/XLXI_9/ver_stop3/xorline/xorline_a/XLXI_30
GND 		XLXI_29/XLXI_9/ver_stop3/xorline/xorline_b/XLXI_30
GND 		XLXI_29/XLXI_9/ver_stop3/xorline/xorline_c/XLXI_30
GND 		XST_GND
VCC 		XST_VCC
VCC 		start_vernier/XLXI_1/andline/andline_a/XLXI_33
GND 		start_vernier/XLXI_1/andline/andline_a/XST_GND
VCC 		start_vernier/XLXI_1/andline/andline_b/XLXI_33
GND 		start_vernier/XLXI_1/andline/andline_b/XST_GND
VCC 		start_vernier/XLXI_1/andline/andline_c/XLXI_33
GND 		start_vernier/XLXI_1/andline/andline_c/XST_GND
GND 		start_vernier/XLXI_1/xorline/xorline_a/XLXI_30
GND 		start_vernier/XLXI_1/xorline/xorline_b/XLXI_30
GND 		start_vernier/XLXI_1/xorline/xorline_c/XLXI_30
VCC 		start_vernier/XLXI_2/supply_sync
GND 		start_vernier/XLXI_3
GND 		start_vernier/XST_GND

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type    | Direction | IO Standard | Drive    | Slew | Reg (s)  | Resistor | IOB   |
|                                    |         |           |             | Strength | Rate |          |          | Delay |
+------------------------------------------------------------------------------------------------------------------------+
| clk                                | GCLKIOB | INPUT     | LVTTL       |          |      |          |          |       |
| DAC1_stop                          | IOB     | OUTPUT    | LVTTL       | 24       | FAST |          |          |       |
| DAC2_start                         | IOB     | OUTPUT    | LVTTL       | 24       | FAST |          |          |       |
| clkout1                            | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| clkout2                            | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| fpgasel<0>                         | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| fpgasel<1>                         | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| fpgasel<2>                         | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| intr                               | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| rx_pc                              | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| rx_pr                              | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| rx_uc                              | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| sel0                               | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| sel1                               | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| start_pulse                        | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| startout1                          | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| startout2                          | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| stop_pulses<0>                     | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| stop_pulses<1>                     | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| stop_pulses<2>                     | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| stop_pulses<3>                     | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| stop_pulses<4>                     | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| stop_pulses<5>                     | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| stop_pulses<6>                     | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| stop_pulses<7>                     | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| tx_pc                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| tx_pr                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| tx_uc                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
+------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
XLXI_29/hset                            
start_vernier/hset                      
Main_Reading/hset                       
Control_Unit1_XLXI_14_0                 

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group Summary
------------------------------
No area groups were found in this design.

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
This design was not run using timing mode.
