[description]
description=

[Corner]
1\CornerName=Nominal
1\isEnabled=1
1\CornerTemperature=27
size=1

[Design]
LibraryName=opamp
CellName=opamp_sleep
ViewName=schematic

[Analysis]
1\AnalysisTaskType=OP
1\IsEnabled=1
1\Sweep\size=0
1\TimeList=0
1\IsStatement=false
1\Statement=
size=1

[ModelSetup]
1\ModelFile=../../input_files/models/model.lib
1\isEnabled=true
1\Corner\1\name=Nominal
1\Corner\1\value=TT
1\Corner\size=1
2\ModelFile=../../input_files/models/model.lib
2\isEnabled=true
2\Corner\1\name=Nominal
2\Corner\1\value=RES_TT
2\Corner\size=1
size=3
3\ModelFile=../../input_files/models/model.lib
3\isEnabled=true
3\Corner\1\name=Nominal
3\Corner\1\value=MIM_TT
3\Corner\size=1

[Parameter]
1\ParameterName=vdd
1\Corner\1\name=Nominal
1\Corner\1\value=1.8
1\Corner\size=1
2\ParameterName=vbias
2\Corner\1\name=Nominal
2\Corner\1\value=0.6
2\Corner\size=1
size=2

[Outputs]
1\outputType=Signal
1\outputNode=v(*)
1\save=true
1\plot=false
2\outputType=Signal
2\outputNode=i(*)
2\save=true
2\plot=false
size=2
IsGenModelParam=false

[Outputs-digital]
size=0

[SimulatorOptions]
relTol=0.001
absTol=1e-09
absv=5e-06
tnom=27
simModel=0
hspiceViewList=hspiceText hspiceD spice schematic veriloga
hspiceStopList=hspiceText hspiceD spice
homotopy=0
gmin=1e-12
itl1=200
itl4=8
rclevel=0
fmin=
fmax=
modelcompatible=0
simMethod=0
scale=1
scalem=1
post=true
probe=true
postlvl=0
posttop=0
ingold=0
measfile=false
autostor=false
jobtype=0
jobname=
queuename=
lsfmisc=
misc=
aeolusOpt=
mmsimOpt=

[ConvergenceSetup]
nodeSet=@Variant(\0\0\0\x1c\0\0\0\0)
icSet=@Variant(\0\0\0\x1c\0\0\0\0)

[SimulationFiles]
SimPaths\size=0
SimFiles\size=0
VecFiles\size=0
DigFiles\size=0

[Stimulus]
size=0

[NoteText]
isOnlyNoteText=false
isShowAll=true
NoteHeaders\size=0
NoteText=

[Other]
simulator=Alps
netlistFormat=0
projectDirectory=$(HOME)/simulation/$(USER)
threadNumber=1
