

================================================================
== Vivado HLS Report for 'pool1'
================================================================
* Date:           Tue Jul  9 15:58:49 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_hls_010
* Solution:       s_1
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.405|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16885|  16885|  16885|  16885|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1              |  16884|  16884|      1206|          -|          -|    14|    no    |
        | + pool1_1            |   1204|   1204|        86|          -|          -|    14|    no    |
        |  ++ pool1_2          |     84|     84|        14|          -|          -|     6|    no    |
        |   +++ pool1_2.1      |     12|     12|         6|          -|          -|     2|    no    |
        |    ++++ pool1_2.1.1  |      4|      4|         2|          -|          -|     2|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    151|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     25|    -|
|Register         |        -|      -|    121|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|    121|    176|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln1494_3_fu_419_p2  |     +    |      0|  0|   8|          14|          14|
    |add_ln1494_fu_384_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln203_3_fu_294_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln203_fu_239_p2     |     +    |      0|  0|  10|          10|          10|
    |add_ln61_1_fu_375_p2    |     +    |      0|  0|   7|           5|           5|
    |add_ln61_fu_320_p2      |     +    |      0|  0|   7|           5|           5|
    |i_fu_175_p2             |     +    |      0|  0|   6|           4|           1|
    |j_fu_221_p2             |     +    |      0|  0|   6|           4|           1|
    |k_fu_280_p2             |     +    |      0|  0|   4|           3|           1|
    |x_fu_314_p2             |     +    |      0|  0|   3|           2|           1|
    |y_fu_369_p2             |     +    |      0|  0|   3|           2|           1|
    |sub_ln1494_1_fu_413_p2  |     -    |      0|  0|   8|          14|          14|
    |sub_ln1494_fu_349_p2    |     -    |      0|  0|  11|          11|          11|
    |sub_ln203_1_fu_268_p2   |     -    |      0|  0|  12|          12|          12|
    |sub_ln203_fu_205_p2     |     -    |      0|  0|   9|           9|           9|
    |icmp_ln1494_fu_429_p2   |   icmp   |      0|  0|   7|          16|          16|
    |icmp_ln50_fu_169_p2     |   icmp   |      0|  0|   2|           4|           3|
    |icmp_ln52_fu_215_p2     |   icmp   |      0|  0|   2|           4|           3|
    |icmp_ln54_fu_274_p2     |   icmp   |      0|  0|   2|           3|           3|
    |icmp_ln57_fu_308_p2     |   icmp   |      0|  0|   2|           2|           3|
    |icmp_ln59_fu_363_p2     |   icmp   |      0|  0|   2|           2|           3|
    |select_ln61_fu_435_p3   |  select  |      0|  0|  16|           1|          16|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 151|         151|         156|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   4|          8|    1|          8|
    |i_0_reg_89      |   3|          2|    4|          8|
    |j_0_reg_100     |   3|          2|    4|          8|
    |k_0_reg_111     |   3|          2|    3|          6|
    |p_07_1_reg_122  |   3|          2|   16|         32|
    |p_07_2_reg_146  |   3|          2|   16|         32|
    |x_0_reg_135     |   3|          2|    2|          4|
    |y_0_reg_158     |   3|          2|    2|          4|
    +----------------+----+-----------+-----+-----------+
    |Total           |  25|         22|   48|        102|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   7|   0|    7|          0|
    |i_0_reg_89            |   4|   0|    4|          0|
    |i_reg_446             |   4|   0|    4|          0|
    |j_0_reg_100           |   4|   0|    4|          0|
    |j_reg_464             |   4|   0|    4|          0|
    |k_0_reg_111           |   3|   0|    3|          0|
    |k_reg_482             |   3|   0|    3|          0|
    |out_V_addr_reg_492    |  11|   0|   11|          0|
    |p_07_1_reg_122        |  16|   0|   16|          0|
    |p_07_2_reg_146        |  16|   0|   16|          0|
    |sext_ln1494_reg_505   |  10|   0|   12|          2|
    |sext_ln203_reg_456    |   9|   0|   10|          1|
    |shl_ln61_1_reg_469    |   4|   0|    5|          1|
    |shl_ln_reg_451        |   4|   0|    5|          1|
    |sub_ln203_1_reg_474   |  11|   0|   12|          1|
    |x_0_reg_135           |   2|   0|    2|          0|
    |x_reg_500             |   2|   0|    2|          0|
    |y_0_reg_158           |   2|   0|    2|          0|
    |y_reg_513             |   2|   0|    2|          0|
    |zext_ln203_8_reg_487  |   3|   0|   14|         11|
    +----------------------+----+----+-----+-----------+
    |Total                 | 121|   0|  138|         17|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     pool1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     pool1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     pool1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |     pool1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     pool1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     pool1    | return value |
|out_V_address0     | out |   11|  ap_memory |     out_V    |     array    |
|out_V_ce0          | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0          | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0           | out |   16|  ap_memory |     out_V    |     array    |
|C1_out_V_address0  | out |   13|  ap_memory |   C1_out_V   |     array    |
|C1_out_V_ce0       | out |    1|  ap_memory |   C1_out_V   |     array    |
|C1_out_V_q0        |  in |   16|  ap_memory |   C1_out_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "br label %.loopexit9" [function.cpp:50]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.30>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %.loopexit9.loopexit ]"   --->   Operation 9 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.96ns)   --->   "%icmp_ln50 = icmp eq i4 %i_0, -2" [function.cpp:50]   --->   Operation 10 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.99ns)   --->   "%i = add i4 %i_0, 1" [function.cpp:50]   --->   Operation 12 'add' 'i' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %2, label %.preheader26.preheader" [function.cpp:50]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_0, i1 false)" [function.cpp:61]   --->   Operation 14 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i_0, i4 0)" [function.cpp:67]   --->   Operation 15 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i8 %tmp_8 to i9" [function.cpp:67]   --->   Operation 16 'zext' 'zext_ln203' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i5 %shl_ln to i9" [function.cpp:67]   --->   Operation 17 'zext' 'zext_ln203_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.30ns)   --->   "%sub_ln203 = sub i9 %zext_ln203, %zext_ln203_6" [function.cpp:67]   --->   Operation 18 'sub' 'sub_ln203' <Predicate = (!icmp_ln50)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i9 %sub_ln203 to i10" [function.cpp:67]   --->   Operation 19 'sext' 'sext_ln203' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.46ns)   --->   "br label %.preheader26" [function.cpp:52]   --->   Operation 20 'br' <Predicate = (!icmp_ln50)> <Delay = 0.46>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [function.cpp:71]   --->   Operation 21 'ret' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.90>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %pool1_1_end ], [ 0, %.preheader26.preheader ]"   --->   Operation 22 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.96ns)   --->   "%icmp_ln52 = icmp eq i4 %j_0, -2" [function.cpp:52]   --->   Operation 23 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 24 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.99ns)   --->   "%j = add i4 %j_0, 1" [function.cpp:52]   --->   Operation 25 'add' 'j' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %.loopexit9.loopexit, label %pool1_1_begin" [function.cpp:52]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind" [function.cpp:53]   --->   Operation 27 'specloopname' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str4)" [function.cpp:53]   --->   Operation 28 'specregionbegin' 'tmp' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln61_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %j_0, i1 false)" [function.cpp:61]   --->   Operation 29 'bitconcatenate' 'shl_ln61_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i4 %j_0 to i10" [function.cpp:67]   --->   Operation 30 'zext' 'zext_ln203_7' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.36ns)   --->   "%add_ln203 = add i10 %zext_ln203_7, %sext_ln203" [function.cpp:67]   --->   Operation 31 'add' 'add_ln203' <Predicate = (!icmp_ln52)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i10 %add_ln203 to i9" [function.cpp:67]   --->   Operation 32 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %trunc_ln203, i3 0)" [function.cpp:67]   --->   Operation 33 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_7 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln203, i1 false)" [function.cpp:67]   --->   Operation 34 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i11 %tmp_7 to i12" [function.cpp:67]   --->   Operation 35 'sext' 'sext_ln203_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.54ns)   --->   "%sub_ln203_1 = sub i12 %p_shl2_cast, %sext_ln203_1" [function.cpp:67]   --->   Operation 36 'sub' 'sub_ln203_1' <Predicate = (!icmp_ln52)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.46ns)   --->   "br label %1" [function.cpp:54]   --->   Operation 37 'br' <Predicate = (!icmp_ln52)> <Delay = 0.46>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %.loopexit9"   --->   Operation 38 'br' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.54>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ 0, %pool1_1_begin ], [ %k, %pool1_2_end ]"   --->   Operation 39 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.98ns)   --->   "%icmp_ln54 = icmp eq i3 %k_0, -2" [function.cpp:54]   --->   Operation 40 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 41 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.76ns)   --->   "%k = add i3 %k_0, 1" [function.cpp:54]   --->   Operation 42 'add' 'k' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %pool1_1_end, label %pool1_2_begin" [function.cpp:54]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str5) nounwind" [function.cpp:55]   --->   Operation 44 'specloopname' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str5)" [function.cpp:55]   --->   Operation 45 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i3 %k_0 to i14" [function.cpp:67]   --->   Operation 46 'zext' 'zext_ln203_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln203_9 = zext i3 %k_0 to i12" [function.cpp:67]   --->   Operation 47 'zext' 'zext_ln203_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.54ns)   --->   "%add_ln203_3 = add i12 %sub_ln203_1, %zext_ln203_9" [function.cpp:67]   --->   Operation 48 'add' 'add_ln203_3' <Predicate = (!icmp_ln54)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i12 %add_ln203_3 to i64" [function.cpp:67]   --->   Operation 49 'zext' 'zext_ln203_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%out_V_addr = getelementptr [1176 x i16]* %out_V, i64 0, i64 %zext_ln203_10" [function.cpp:67]   --->   Operation 50 'getelementptr' 'out_V_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.46ns)   --->   "br label %.loopexit" [function.cpp:57]   --->   Operation 51 'br' <Predicate = (!icmp_ln54)> <Delay = 0.46>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str4, i32 %tmp)" [function.cpp:69]   --->   Operation 52 'specregionend' 'empty_29' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br label %.preheader26" [function.cpp:52]   --->   Operation 53 'br' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_07_1 = phi i16 [ 0, %pool1_2_begin ], [ %p_07_2, %.loopexit.loopexit ]" [function.cpp:61]   --->   Operation 54 'phi' 'p_07_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%x_0 = phi i2 [ 0, %pool1_2_begin ], [ %x, %.loopexit.loopexit ]"   --->   Operation 55 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i2 %x_0 to i5" [function.cpp:57]   --->   Operation 56 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.50ns)   --->   "%icmp_ln57 = icmp eq i2 %x_0, -2" [function.cpp:57]   --->   Operation 57 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 58 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.63ns)   --->   "%x = add i2 %x_0, 1" [function.cpp:57]   --->   Operation 59 'add' 'x' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %pool1_2_end, label %.preheader.preheader" [function.cpp:57]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.02ns)   --->   "%add_ln61 = add i5 %zext_ln57, %shl_ln" [function.cpp:61]   --->   Operation 61 'add' 'add_ln61' <Predicate = (!icmp_ln57)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln61, i5 0)" [function.cpp:61]   --->   Operation 62 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i10 %tmp_s to i11" [function.cpp:61]   --->   Operation 63 'zext' 'zext_ln1494' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln61, i2 0)" [function.cpp:61]   --->   Operation 64 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i7 %tmp_1 to i11" [function.cpp:61]   --->   Operation 65 'zext' 'zext_ln1494_4' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.41ns)   --->   "%sub_ln1494 = sub i11 %zext_ln1494, %zext_ln1494_4" [function.cpp:61]   --->   Operation 66 'sub' 'sub_ln1494' <Predicate = (!icmp_ln57)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1494 = sext i11 %sub_ln1494 to i12" [function.cpp:61]   --->   Operation 67 'sext' 'sext_ln1494' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.46ns)   --->   "br label %.preheader" [function.cpp:59]   --->   Operation 68 'br' <Predicate = (!icmp_ln57)> <Delay = 0.46>
ST_5 : Operation 69 [1/1] (2.77ns)   --->   "store i16 %p_07_1, i16* %out_V_addr, align 2" [function.cpp:67]   --->   Operation 69 'store' <Predicate = (icmp_ln57)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str5, i32 %tmp_4)" [function.cpp:68]   --->   Operation 70 'specregionend' 'empty_28' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br label %1" [function.cpp:54]   --->   Operation 71 'br' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.40>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%p_07_2 = phi i16 [ %select_ln61, %._crit_edge ], [ %p_07_1, %.preheader.preheader ]" [function.cpp:61]   --->   Operation 72 'phi' 'p_07_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%y_0 = phi i2 [ %y, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 73 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i2 %y_0 to i5" [function.cpp:59]   --->   Operation 74 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.50ns)   --->   "%icmp_ln59 = icmp eq i2 %y_0, -2" [function.cpp:59]   --->   Operation 75 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 76 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.63ns)   --->   "%y = add i2 %y_0, 1" [function.cpp:59]   --->   Operation 77 'add' 'y' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %.loopexit.loopexit, label %._crit_edge" [function.cpp:59]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.02ns)   --->   "%add_ln61_1 = add i5 %zext_ln59, %shl_ln61_1" [function.cpp:61]   --->   Operation 79 'add' 'add_ln61_1' <Predicate = (!icmp_ln59)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i5 %add_ln61_1 to i12" [function.cpp:61]   --->   Operation 80 'zext' 'zext_ln1494_5' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.48ns)   --->   "%add_ln1494 = add i12 %sext_ln1494, %zext_ln1494_5" [function.cpp:61]   --->   Operation 81 'add' 'add_ln1494' <Predicate = (!icmp_ln59)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i12 %add_ln1494 to i11" [function.cpp:61]   --->   Operation 82 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %trunc_ln1494, i3 0)" [function.cpp:61]   --->   Operation 83 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_9 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %add_ln1494, i1 false)" [function.cpp:61]   --->   Operation 84 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1494_1 = sext i13 %tmp_9 to i14" [function.cpp:61]   --->   Operation 85 'sext' 'sext_ln1494_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494_1 = sub i14 %p_shl6_cast, %sext_ln1494_1" [function.cpp:61]   --->   Operation 86 'sub' 'sub_ln1494_1' <Predicate = (!icmp_ln59)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 87 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln1494_3 = add i14 %sub_ln1494_1, %zext_ln203_8" [function.cpp:61]   --->   Operation 87 'add' 'add_ln1494_3' <Predicate = (!icmp_ln59)> <Delay = 3.13> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1494_6 = zext i14 %add_ln1494_3 to i64" [function.cpp:61]   --->   Operation 88 'zext' 'zext_ln1494_6' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%C1_out_V_addr = getelementptr [4704 x i16]* @C1_out_V, i64 0, i64 %zext_ln1494_6" [function.cpp:61]   --->   Operation 89 'getelementptr' 'C1_out_V_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_6 : Operation 90 [2/2] (2.77ns)   --->   "%max_V = load i16* %C1_out_V_addr, align 2" [function.cpp:61]   --->   Operation 90 'load' 'max_V' <Predicate = (!icmp_ln59)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 91 'br' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.53>
ST_7 : Operation 92 [1/2] (2.77ns)   --->   "%max_V = load i16* %C1_out_V_addr, align 2" [function.cpp:61]   --->   Operation 92 'load' 'max_V' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_7 : Operation 93 [1/1] (2.13ns)   --->   "%icmp_ln1494 = icmp sgt i16 %max_V, %p_07_2" [function.cpp:61]   --->   Operation 93 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.62ns)   --->   "%select_ln61 = select i1 %icmp_ln1494, i16 %max_V, i16 %p_07_2" [function.cpp:61]   --->   Operation 94 'select' 'select_ln61' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "br label %.preheader" [function.cpp:59]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C1_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln50           (br               ) [ 01111111]
i_0               (phi              ) [ 00100000]
icmp_ln50         (icmp             ) [ 00111111]
empty             (speclooptripcount) [ 00000000]
i                 (add              ) [ 01111111]
br_ln50           (br               ) [ 00000000]
shl_ln            (bitconcatenate   ) [ 00011111]
tmp_8             (bitconcatenate   ) [ 00000000]
zext_ln203        (zext             ) [ 00000000]
zext_ln203_6      (zext             ) [ 00000000]
sub_ln203         (sub              ) [ 00000000]
sext_ln203        (sext             ) [ 00011111]
br_ln52           (br               ) [ 00111111]
ret_ln71          (ret              ) [ 00000000]
j_0               (phi              ) [ 00010000]
icmp_ln52         (icmp             ) [ 00111111]
empty_24          (speclooptripcount) [ 00000000]
j                 (add              ) [ 00111111]
br_ln52           (br               ) [ 00000000]
specloopname_ln53 (specloopname     ) [ 00000000]
tmp               (specregionbegin  ) [ 00001111]
shl_ln61_1        (bitconcatenate   ) [ 00001111]
zext_ln203_7      (zext             ) [ 00000000]
add_ln203         (add              ) [ 00000000]
trunc_ln203       (trunc            ) [ 00000000]
p_shl2_cast       (bitconcatenate   ) [ 00000000]
tmp_7             (bitconcatenate   ) [ 00000000]
sext_ln203_1      (sext             ) [ 00000000]
sub_ln203_1       (sub              ) [ 00001111]
br_ln54           (br               ) [ 00111111]
br_ln0            (br               ) [ 01111111]
k_0               (phi              ) [ 00001000]
icmp_ln54         (icmp             ) [ 00111111]
empty_25          (speclooptripcount) [ 00000000]
k                 (add              ) [ 00111111]
br_ln54           (br               ) [ 00000000]
specloopname_ln55 (specloopname     ) [ 00000000]
tmp_4             (specregionbegin  ) [ 00000111]
zext_ln203_8      (zext             ) [ 00000111]
zext_ln203_9      (zext             ) [ 00000000]
add_ln203_3       (add              ) [ 00000000]
zext_ln203_10     (zext             ) [ 00000000]
out_V_addr        (getelementptr    ) [ 00000111]
br_ln57           (br               ) [ 00111111]
empty_29          (specregionend    ) [ 00000000]
br_ln52           (br               ) [ 00111111]
p_07_1            (phi              ) [ 00000111]
x_0               (phi              ) [ 00000100]
zext_ln57         (zext             ) [ 00000000]
icmp_ln57         (icmp             ) [ 00111111]
empty_26          (speclooptripcount) [ 00000000]
x                 (add              ) [ 00111111]
br_ln57           (br               ) [ 00000000]
add_ln61          (add              ) [ 00000000]
tmp_s             (bitconcatenate   ) [ 00000000]
zext_ln1494       (zext             ) [ 00000000]
tmp_1             (bitconcatenate   ) [ 00000000]
zext_ln1494_4     (zext             ) [ 00000000]
sub_ln1494        (sub              ) [ 00000000]
sext_ln1494       (sext             ) [ 00000011]
br_ln59           (br               ) [ 00111111]
store_ln67        (store            ) [ 00000000]
empty_28          (specregionend    ) [ 00000000]
br_ln54           (br               ) [ 00111111]
p_07_2            (phi              ) [ 00111111]
y_0               (phi              ) [ 00000010]
zext_ln59         (zext             ) [ 00000000]
icmp_ln59         (icmp             ) [ 00111111]
empty_27          (speclooptripcount) [ 00000000]
y                 (add              ) [ 00111111]
br_ln59           (br               ) [ 00000000]
add_ln61_1        (add              ) [ 00000000]
zext_ln1494_5     (zext             ) [ 00000000]
add_ln1494        (add              ) [ 00000000]
trunc_ln1494      (trunc            ) [ 00000000]
p_shl6_cast       (bitconcatenate   ) [ 00000000]
tmp_9             (bitconcatenate   ) [ 00000000]
sext_ln1494_1     (sext             ) [ 00000000]
sub_ln1494_1      (sub              ) [ 00000000]
add_ln1494_3      (add              ) [ 00000000]
zext_ln1494_6     (zext             ) [ 00000000]
C1_out_V_addr     (getelementptr    ) [ 00000001]
br_ln0            (br               ) [ 00111111]
max_V             (load             ) [ 00000000]
icmp_ln1494       (icmp             ) [ 00000000]
select_ln61       (select           ) [ 00111111]
br_ln59           (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C1_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C1_out_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="out_V_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="12" slack="0"/>
<pin id="68" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_V_addr/4 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln67_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="11" slack="1"/>
<pin id="73" dir="0" index="1" bw="16" slack="0"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/5 "/>
</bind>
</comp>

<comp id="76" class="1004" name="C1_out_V_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="14" slack="0"/>
<pin id="80" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C1_out_V_addr/6 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="13" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_V/6 "/>
</bind>
</comp>

<comp id="89" class="1005" name="i_0_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="1"/>
<pin id="91" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_0_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="4" slack="0"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="j_0_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="1"/>
<pin id="102" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="j_0_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="1" slack="1"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="111" class="1005" name="k_0_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="1"/>
<pin id="113" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="k_0_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="3" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="122" class="1005" name="p_07_1_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="1"/>
<pin id="124" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_07_1 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_07_1_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="16" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_07_1/5 "/>
</bind>
</comp>

<comp id="135" class="1005" name="x_0_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="2" slack="1"/>
<pin id="137" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="x_0_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="2" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/5 "/>
</bind>
</comp>

<comp id="146" class="1005" name="p_07_2_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="1"/>
<pin id="148" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_07_2 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_07_2_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="16" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_07_2/6 "/>
</bind>
</comp>

<comp id="158" class="1005" name="y_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="1"/>
<pin id="160" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="y_0_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln50_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="4" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="shl_ln_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="4" slack="0"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_8_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln203_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln203_6_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_6/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sub_ln203_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="5" slack="0"/>
<pin id="208" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sext_ln203_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="0"/>
<pin id="213" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln52_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="j_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="shl_ln61_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="0"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln61_1/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln203_7_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_7/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln203_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="9" slack="1"/>
<pin id="242" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln203_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="0"/>
<pin id="246" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_shl2_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="0"/>
<pin id="250" dir="0" index="1" bw="9" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_7_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="11" slack="0"/>
<pin id="258" dir="0" index="1" bw="10" slack="0"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln203_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="0"/>
<pin id="266" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203_1/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sub_ln203_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="12" slack="0"/>
<pin id="270" dir="0" index="1" bw="11" slack="0"/>
<pin id="271" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_1/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln54_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="0" index="1" bw="3" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="k_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln203_8_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_8/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln203_9_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_9/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln203_3_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="12" slack="1"/>
<pin id="296" dir="0" index="1" bw="3" slack="0"/>
<pin id="297" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_3/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln203_10_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_10/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln57_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln57_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="0"/>
<pin id="310" dir="0" index="1" bw="2" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="x_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln61_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="0"/>
<pin id="322" dir="0" index="1" bw="5" slack="3"/>
<pin id="323" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_s_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="5" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln1494_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="0"/>
<pin id="335" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="0" index="1" bw="5" slack="0"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln1494_4_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_4/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sub_ln1494_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="10" slack="0"/>
<pin id="351" dir="0" index="1" bw="7" slack="0"/>
<pin id="352" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1494/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sext_ln1494_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="11" slack="0"/>
<pin id="357" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln59_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="0"/>
<pin id="361" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln59_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="0"/>
<pin id="365" dir="0" index="1" bw="2" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="y_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln61_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="0" index="1" bw="5" slack="3"/>
<pin id="378" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_1/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln1494_5_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="5" slack="0"/>
<pin id="382" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_5/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln1494_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="1"/>
<pin id="386" dir="0" index="1" bw="5" slack="0"/>
<pin id="387" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="trunc_ln1494_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="0"/>
<pin id="391" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_shl6_cast_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="14" slack="0"/>
<pin id="395" dir="0" index="1" bw="11" slack="0"/>
<pin id="396" dir="0" index="2" bw="1" slack="0"/>
<pin id="397" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_9_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="13" slack="0"/>
<pin id="403" dir="0" index="1" bw="12" slack="0"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sext_ln1494_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="13" slack="0"/>
<pin id="411" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494_1/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sub_ln1494_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="14" slack="0"/>
<pin id="415" dir="0" index="1" bw="13" slack="0"/>
<pin id="416" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1494_1/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln1494_3_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="14" slack="0"/>
<pin id="421" dir="0" index="1" bw="3" slack="2"/>
<pin id="422" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_3/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln1494_6_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="14" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_6/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln1494_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="0"/>
<pin id="431" dir="0" index="1" bw="16" slack="1"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="select_ln61_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="16" slack="0"/>
<pin id="438" dir="0" index="2" bw="16" slack="1"/>
<pin id="439" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61/7 "/>
</bind>
</comp>

<comp id="446" class="1005" name="i_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="451" class="1005" name="shl_ln_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="3"/>
<pin id="453" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="456" class="1005" name="sext_ln203_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="10" slack="1"/>
<pin id="458" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln203 "/>
</bind>
</comp>

<comp id="464" class="1005" name="j_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="0"/>
<pin id="466" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="469" class="1005" name="shl_ln61_1_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="3"/>
<pin id="471" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="shl_ln61_1 "/>
</bind>
</comp>

<comp id="474" class="1005" name="sub_ln203_1_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="12" slack="1"/>
<pin id="476" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203_1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="k_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="0"/>
<pin id="484" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="487" class="1005" name="zext_ln203_8_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="14" slack="2"/>
<pin id="489" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln203_8 "/>
</bind>
</comp>

<comp id="492" class="1005" name="out_V_addr_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="11" slack="1"/>
<pin id="494" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="out_V_addr "/>
</bind>
</comp>

<comp id="500" class="1005" name="x_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="0"/>
<pin id="502" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="505" class="1005" name="sext_ln1494_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="12" slack="1"/>
<pin id="507" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1494 "/>
</bind>
</comp>

<comp id="513" class="1005" name="y_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="2" slack="0"/>
<pin id="515" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="518" class="1005" name="C1_out_V_addr_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="13" slack="1"/>
<pin id="520" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="C1_out_V_addr "/>
</bind>
</comp>

<comp id="523" class="1005" name="select_ln61_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="1"/>
<pin id="525" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln61 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="40" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="40" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="126" pin="4"/><net_sink comp="71" pin=1"/></net>

<net id="134"><net_src comp="126" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="146" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="156"><net_src comp="122" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="157"><net_src comp="150" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="93" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="93" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="93" pin="4"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="93" pin="4"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="4" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="181" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="197" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="201" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="104" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="6" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="104" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="12" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="14" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="104" pin="4"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="16" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="238"><net_src comp="104" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="239" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="26" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="28" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="239" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="16" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="256" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="248" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="264" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="115" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="32" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="115" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="36" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="115" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="115" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="294" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="307"><net_src comp="139" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="139" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="48" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="139" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="52" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="304" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="54" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="320" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="56" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="336"><net_src comp="325" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="58" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="320" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="46" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="337" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="333" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="345" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="162" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="162" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="48" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="162" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="52" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="359" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="375" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="380" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="384" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="60" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="389" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="28" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="406"><net_src comp="62" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="384" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="16" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="401" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="393" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="409" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="433"><net_src comp="83" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="146" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="83" pin="3"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="146" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="449"><net_src comp="175" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="454"><net_src comp="181" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="459"><net_src comp="211" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="467"><net_src comp="221" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="472"><net_src comp="227" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="477"><net_src comp="268" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="485"><net_src comp="280" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="490"><net_src comp="286" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="495"><net_src comp="64" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="503"><net_src comp="314" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="508"><net_src comp="355" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="516"><net_src comp="369" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="521"><net_src comp="76" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="526"><net_src comp="435" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="150" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {5 }
	Port: C1_out_V | {}
 - Input state : 
	Port: pool1 : out_V | {}
	Port: pool1 : C1_out_V | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln50 : 1
		i : 1
		br_ln50 : 2
		shl_ln : 1
		tmp_8 : 1
		zext_ln203 : 2
		zext_ln203_6 : 2
		sub_ln203 : 3
		sext_ln203 : 4
	State 3
		icmp_ln52 : 1
		j : 1
		br_ln52 : 2
		shl_ln61_1 : 1
		zext_ln203_7 : 1
		add_ln203 : 2
		trunc_ln203 : 3
		p_shl2_cast : 4
		tmp_7 : 3
		sext_ln203_1 : 4
		sub_ln203_1 : 5
	State 4
		icmp_ln54 : 1
		k : 1
		br_ln54 : 2
		zext_ln203_8 : 1
		zext_ln203_9 : 1
		add_ln203_3 : 2
		zext_ln203_10 : 3
		out_V_addr : 4
	State 5
		zext_ln57 : 1
		icmp_ln57 : 1
		x : 1
		br_ln57 : 2
		add_ln61 : 2
		tmp_s : 3
		zext_ln1494 : 4
		tmp_1 : 3
		zext_ln1494_4 : 4
		sub_ln1494 : 5
		sext_ln1494 : 6
		store_ln67 : 1
	State 6
		zext_ln59 : 1
		icmp_ln59 : 1
		y : 1
		br_ln59 : 2
		add_ln61_1 : 2
		zext_ln1494_5 : 3
		add_ln1494 : 4
		trunc_ln1494 : 5
		p_shl6_cast : 6
		tmp_9 : 5
		sext_ln1494_1 : 6
		sub_ln1494_1 : 7
		add_ln1494_3 : 8
		zext_ln1494_6 : 9
		C1_out_V_addr : 10
		max_V : 11
	State 7
		icmp_ln1494 : 1
		select_ln61 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |       i_fu_175       |    0    |    6    |
|          |       j_fu_221       |    0    |    6    |
|          |   add_ln203_fu_239   |    0    |    9    |
|          |       k_fu_280       |    0    |    4    |
|          |  add_ln203_3_fu_294  |    0    |    12   |
|    add   |       x_fu_314       |    0    |    3    |
|          |    add_ln61_fu_320   |    0    |    7    |
|          |       y_fu_369       |    0    |    3    |
|          |   add_ln61_1_fu_375  |    0    |    7    |
|          |   add_ln1494_fu_384  |    0    |    11   |
|          |  add_ln1494_3_fu_419 |    0    |    8    |
|----------|----------------------|---------|---------|
|          |   sub_ln203_fu_205   |    0    |    8    |
|    sub   |  sub_ln203_1_fu_268  |    0    |    12   |
|          |   sub_ln1494_fu_349  |    0    |    10   |
|          |  sub_ln1494_1_fu_413 |    0    |    8    |
|----------|----------------------|---------|---------|
|  select  |  select_ln61_fu_435  |    0    |    16   |
|----------|----------------------|---------|---------|
|          |   icmp_ln50_fu_169   |    0    |    2    |
|          |   icmp_ln52_fu_215   |    0    |    2    |
|   icmp   |   icmp_ln54_fu_274   |    0    |    2    |
|          |   icmp_ln57_fu_308   |    0    |    1    |
|          |   icmp_ln59_fu_363   |    0    |    1    |
|          |  icmp_ln1494_fu_429  |    0    |    7    |
|----------|----------------------|---------|---------|
|          |     shl_ln_fu_181    |    0    |    0    |
|          |     tmp_8_fu_189     |    0    |    0    |
|          |   shl_ln61_1_fu_227  |    0    |    0    |
|          |  p_shl2_cast_fu_248  |    0    |    0    |
|bitconcatenate|     tmp_7_fu_256     |    0    |    0    |
|          |     tmp_s_fu_325     |    0    |    0    |
|          |     tmp_1_fu_337     |    0    |    0    |
|          |  p_shl6_cast_fu_393  |    0    |    0    |
|          |     tmp_9_fu_401     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln203_fu_197  |    0    |    0    |
|          |  zext_ln203_6_fu_201 |    0    |    0    |
|          |  zext_ln203_7_fu_235 |    0    |    0    |
|          |  zext_ln203_8_fu_286 |    0    |    0    |
|          |  zext_ln203_9_fu_290 |    0    |    0    |
|   zext   | zext_ln203_10_fu_299 |    0    |    0    |
|          |   zext_ln57_fu_304   |    0    |    0    |
|          |  zext_ln1494_fu_333  |    0    |    0    |
|          | zext_ln1494_4_fu_345 |    0    |    0    |
|          |   zext_ln59_fu_359   |    0    |    0    |
|          | zext_ln1494_5_fu_380 |    0    |    0    |
|          | zext_ln1494_6_fu_424 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   sext_ln203_fu_211  |    0    |    0    |
|   sext   |  sext_ln203_1_fu_264 |    0    |    0    |
|          |  sext_ln1494_fu_355  |    0    |    0    |
|          | sext_ln1494_1_fu_409 |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln203_fu_244  |    0    |    0    |
|          |  trunc_ln1494_fu_389 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   145   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|C1_out_V_addr_reg_518|   13   |
|      i_0_reg_89     |    4   |
|      i_reg_446      |    4   |
|     j_0_reg_100     |    4   |
|      j_reg_464      |    4   |
|     k_0_reg_111     |    3   |
|      k_reg_482      |    3   |
|  out_V_addr_reg_492 |   11   |
|    p_07_1_reg_122   |   16   |
|    p_07_2_reg_146   |   16   |
| select_ln61_reg_523 |   16   |
| sext_ln1494_reg_505 |   12   |
|  sext_ln203_reg_456 |   10   |
|  shl_ln61_1_reg_469 |    5   |
|    shl_ln_reg_451   |    5   |
| sub_ln203_1_reg_474 |   12   |
|     x_0_reg_135     |    2   |
|      x_reg_500      |    2   |
|     y_0_reg_158     |    2   |
|      y_reg_513      |    2   |
| zext_ln203_8_reg_487|   14   |
+---------------------+--------+
|        Total        |   160  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_83 |  p0  |   2  |  13  |   26   ||    3    |
|  p_07_1_reg_122  |  p0  |   2  |  16  |   32   ||    3    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   58   ||  0.932  ||    6    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   145  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    6   |
|  Register |    -   |   160  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   160  |   151  |
+-----------+--------+--------+--------+
