@misc{riscv,
    title = {RISC-V Instruction Set},
    howpublished = {\url{https://riscv.org/}},
}

@misc{rocketchip,
    title = {Rocket Chip Generator},
    howpublished = {\url{https://github.com/freechipsproject/rocket-chip}},
}

@misc{boom,
    title = {Berkeley Out-of-Order Machine},
    howpublished = {\url{https://github.com/ucb-bar/riscv-boom}},
}

@ARTICLE{fabscalar,
    author={N. Choudhary and S. Wadhavkar and T. Shah and H. Mayukh and J. Gandhi and B. Dwiel and S. Navada and H. Najaf-abadi and E. Rotenberg},
    journal={IEEE Micro},
    title={{FabScalar}: Automating Superscalar Core Design},
    year={2012},
    volume={32},
    number={3},
    pages={48-59},
    keywords={energy conservation;multiprocessing systems;FabScalar;energy efficiency;instruction-level behavior;microarchitectural diversity;multiple superscalar core types;processor design;processor performance;superscalar core design;Hardware design languages;Instruction sets;Microarchitecture;Multicore processing;Program processors;ILP;design automation;heterogeneous (asymmetric) multicore;instruction-level parallelism;specialization;superscalar processors},
    doi={10.1109/MM.2012.23},
    ISSN={0272-1732},
    month={May},}

@misc{pulp,
    title = {{PULP} platform},
    howpublished = {\url{https://github.com/pulp-platform}},
}

@inproceedings{rosenband2004ephemeral,
    title={The ephemeral history register: flexible scheduling for rule-based designs},
    author={Rosenband, Daniel L},
    booktitle={MEMOCODE 2004},
    pages={189--198},
    year={2004},
    organization={IEEE}
}

@inproceedings{RNUCA,
 author = {Hardavellas, Nikos and Ferdman, Michael and Falsafi, Babak and Ailamaki, Anastasia},
 title = {Reactive NUCA: Near-optimal Block Placement and Replication in Distributed Caches},
 booktitle = {ISCA 2009}
}

@INPROCEEDINGS{Jigsaw, 
author={N. Beckmann and D. Sanchez}, 
booktitle={PACT 2013}, 
title={Jigsaw: Scalable software-defined caches}, }

@INPROCEEDINGS{DeNoVo,
author={B. Choi and R. Komuravelli and H. Sung and R. Smolinski and N. Honarmand and S. V. Adve and V. S. Adve and N. P. Carter and C. Chou},
booktitle={PACT 2011},
title={DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism},}

@article{firesim2017RISCV,
    title={{FireSim}: Cycle-Accurate Rack-Scale System Simulation using {FPGAs} in the Public Cloud},
    author={Karandikar, Sagar and Mao, Howard and Kim, Donggyu and Biancolin, David and Amid, Alon and Lee, Dayeol and Kovacs, Kyle and Nikolic, Borivoje and Katz, Randy and Bachrach, Jonathan and AsanoviÄ‡, Krste},
    Journal={7th RISC-V Workshop},
    year={2017}
}

@article{kimevaluation,
    title={Evaluation of {RISC-V RTL} with {FPGA}-Accelerated Simulation},
    author={Kim, Donggyu and Celio, Christopher and Biancolin, David and Bachrach, Jonathan and Asanovic, Krste},
    journal={CARRV 2017},
}

@inproceedings{riscyoo,
    title={Composable Building Blocks to Open up Processor Design},
    author={Zhang, Sizhuo and Wright, Andrew and Bourgeat, Thomas and Arvind},
    booktitle={2018 51st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)},
    pages={68--81},
    year={2018},
    organization={IEEE}
}