#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Feb 13 17:05:03 2017
# Process ID: 4244
# Current directory: C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8772 C:\Users\Administrator.UER-PC\OneDrive - National University of Singapore\Vivado\half_adder_1\half_adder_1.xpr
# Log file: C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/vivado.log
# Journal file: C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/half_adder_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1'
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/my_full_adder_simulation_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'my_full_adder_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/half_adder_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj my_full_adder_simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/half_adder_1.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/half_adder_1.srcs/sources_1/new/my_2_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_2_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/half_adder_1.srcs/sim_1/new/my_full_adder_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_full_adder_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/half_adder_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/half_adder_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto dc67a2b4c77b4062b605826cc54b169a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_full_adder_simulation_behav xil_defaultlib.my_full_adder_simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.my_2_bit_adder
Compiling module xil_defaultlib.my_full_adder_simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_full_adder_simulation_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/my_full_adder_simulation_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/my_full_adder_simulation_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/half_adder_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_full_adder_simulation_behav -key {Behavioral:sim_1:Functional:my_full_adder_simulation} -tclbatch {my_full_adder_simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source my_full_adder_simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_full_adder_simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 834.355 ; gain = 27.789
remove_files -fileset sim_1 {{C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/my_full_adder_simulation_behav.wcfg}}
save_wave_config {C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/my_full_adder_simulation_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/my_full_adder_simulation_behav.wcfg}}
set_property xsim.view {{C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/my_full_adder_simulation_behav.wcfg} {C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/half_adder_1/my_full_adder_simulation_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 13 17:07:55 2017...
