// Seed: 4078237486
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input wire id_2,
    input supply1 id_3
);
  tri1 id_5;
  assign id_5 = 1;
  assign id_5 = id_1;
  parameter id_6 = -1;
  assign module_2.id_4 = 0;
  assign module_1.type_11 = 0;
  logic id_7;
  logic id_8;
endmodule
module module_1 (
    input  wor   id_0,
    input  wand  id_1,
    input  uwire id_2,
    input  uwire id_3,
    output tri   id_4,
    input  wand  id_5
);
  logic id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_2
  );
endmodule
module module_0 (
    input tri id_0,
    output tri0 sample,
    input tri1 id_2,
    input tri id_3,
    output supply0 id_4,
    input supply1 module_2
);
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_0
  );
endmodule
