Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Nov  9 13:47:40 2023
| Host         : xoc2.ewi.utwente.nl running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_control_sets -verbose -file Main_wrapper_control_sets_placed.rpt
| Design       : Main_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1024 |
|    Minimum number of control sets                        |  1024 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   574 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1024 |
| >= 0 to < 4        |   113 |
| >= 4 to < 6        |    39 |
| >= 6 to < 8        |    29 |
| >= 8 to < 10       |    29 |
| >= 10 to < 12      |    28 |
| >= 12 to < 14      |    23 |
| >= 14 to < 16      |    11 |
| >= 16              |   752 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             636 |          201 |
| No           | No                    | Yes                    |             137 |           43 |
| No           | Yes                   | No                     |             752 |          272 |
| Yes          | No                    | No                     |            2987 |          453 |
| Yes          | No                    | Yes                    |           19135 |         5183 |
| Yes          | Yes                   | No                     |            3923 |          734 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |                                                                                                                                    Enable Signal                                                                                                                                    |                                                                                                             Set/Reset Signal                                                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                      |                1 |              1 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                             | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                             |                1 |              1 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                              |                1 |              1 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                 | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                      |                1 |              1 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                              |                1 |              1 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                              |                1 |              1 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                             |                1 |              1 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                              |                1 |              1 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                              |                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                              |                1 |              1 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/s_ready_i_1_n_0                                                                                                                                                                                                                                              | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                       |                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                        | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                        |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                        | Main_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_1[0]                                                       |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                      |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                               |                2 |              2 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/E[0]                                                                                                                              | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                               |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                               |                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                   | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]   |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                        |                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_dma_0/U0/I_RST_MODULE/soft_reset_clr                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | Main_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                                      |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs[1]_i_2__0_n_0                                                                                                                     | Main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                2 |              2 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                      |                2 |              2 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                           | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]              |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/FSM_sequential_smpl_cs[1]_i_2_n_0                                                                                                                        | Main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/E[0]                                                                                                                              | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                            |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/mm2s_soft_reset_done0                                                                                                                                                                       |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                            |                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                   | Main_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                           |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                2 |              2 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                            |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                   | Main_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                           |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_payload_i_reg[0][0]                                                                                                                                     |                2 |              2 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                              | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                2 |              2 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                                         | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                              |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                             | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                        |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                2 |              2 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                                | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg10                                                      |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                           | Main_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                             |                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                                    | Main_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                           |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]    |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                              | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[1]_i_1_n_0                                                                                                                    |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                           | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[5]_i_1_n_0                                                |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                2 |              2 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                          |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                      |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                2 |              2 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/E[0]                                                                                                                              | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                         |                1 |              2 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                                         | Main_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                           |                1 |              3 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                              | Main_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                            |                1 |              3 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                            | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                        |                1 |              3 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/E[0]                                                                                                                              | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]   |                3 |              3 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                       | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                        |                1 |              3 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                         | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                             |                2 |              3 |         1.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                             | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                        |                1 |              3 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                              | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                1 |              3 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                                                           | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                1 |              3 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                             | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                1 |              3 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                             | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                  |                1 |              3 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                2 |              3 |         1.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                                            | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                        |                1 |              3 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                3 |              3 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                3 |              3 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |              3 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |              3 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                           |                2 |              3 |         1.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                3 |              3 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                                             | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                        |                1 |              3 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                          | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                        |                1 |              3 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                              | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                        |                1 |              3 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                                             | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                        |                1 |              3 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                2 |              3 |         1.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                              | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                        |                1 |              3 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                3 |              3 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wr_data_cap0                                                                                                                                                      |                1 |              3 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                  | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                        |                2 |              3 |         1.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                       | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                               |                1 |              3 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                       | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                        |                1 |              3 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                              | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                        |                1 |              3 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                             | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                        |                1 |              3 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                  | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                        |                2 |              3 |         1.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1][0]                                                                                                                                       |                2 |              3 |         1.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i      |                2 |              3 |         1.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_d10                                                                                                                                                       |                1 |              3 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i              |                1 |              3 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                               | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                1 |              4 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/rst_ps8_0_96M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | Main_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                    | Main_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                           |                2 |              4 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                  | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                  | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                               |                2 |              4 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                               | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                4 |              4 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                            |                4 |              4 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                         |                4 |              4 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                            |                4 |              4 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                         |                4 |              4 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                        | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                2 |              4 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                             |                2 |              4 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                4 |              4 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |              4 |         1.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                       | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                1 |              4 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                          | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                               |                2 |              4 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              4 |         1.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              4 |         1.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                           |                1 |              4 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_3                                                                                            | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                        |                1 |              4 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                        | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                3 |              5 |         1.67 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                1 |              5 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                1 |              5 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                1 |              5 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                             | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                        |                1 |              5 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                1 |              5 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                3 |              5 |         1.67 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                    | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                3 |              5 |         1.67 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                  | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                      |                1 |              5 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                4 |              5 |         1.25 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                       | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                            |                1 |              5 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                  | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                3 |              5 |         1.67 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state_reg[s_ready_i]_1[0]                                                                                                                                                                                        | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                      |                1 |              5 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | Main_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              6 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                            |                2 |              6 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                4 |              6 |         1.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | Main_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                2 |              6 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | Main_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              6 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | Main_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                2 |              6 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                       | Main_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                               |                1 |              6 |         6.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/rst_ps8_0_96M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                              | Main_i/rst_ps8_0_96M/U0/SEQ/seq_clr                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | Main_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                2 |              6 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | Main_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |              6 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | Main_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |              6 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | Main_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              6 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | Main_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              6 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                4 |              6 |         1.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | Main_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                2 |              6 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |              7 |         1.75 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                            |                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_3                                                                                            | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                |                2 |              7 |         3.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                              | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                3 |              7 |         2.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                                       | Main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                            |                1 |              7 |         7.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                        |                5 |              7 |         1.40 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |              7 |         1.75 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                4 |              7 |         1.75 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                                       | Main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                            |                1 |              7 |         7.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                           |                                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                2 |              8 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                              | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                           |                1 |              8 |         8.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                           |                3 |              8 |         2.67 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                   | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                2 |              8 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                2 |              8 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | Main_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |              8 |         2.67 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                     | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0] |                3 |              8 |         2.67 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                           |                2 |              8 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                   | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                2 |              8 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                      | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                        |                2 |              8 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                          |                2 |              8 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                          |                2 |              8 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                                                      | Main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_1[0]                                                                                                                           |                3 |              8 |         2.67 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                      | Main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                             |                2 |              8 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                        |                6 |              8 |         1.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                6 |              9 |         1.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                1 |              9 |         9.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                3 |              9 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                      |                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]   |                5 |              9 |         1.80 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                2 |              9 |         4.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                          |                                                                                                                                                                                                                                          |                1 |              9 |         9.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                          | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |              9 |         2.25 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                5 |              9 |         1.80 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                   |                3 |              9 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                          |                5 |             10 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                          |                5 |             10 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                          |                5 |             10 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                          |                6 |             10 |         1.67 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                          |                5 |             10 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]          |                2 |             10 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                2 |             10 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_1[0]                                                                                                                    |                2 |             10 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]          |                1 |             10 |        10.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |             10 |         2.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]          |                3 |             10 |         3.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                          |                6 |             10 |         1.67 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                        |                8 |             10 |         1.25 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]          |                3 |             10 |         3.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                          |                6 |             10 |         1.67 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                2 |             10 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                1 |             10 |        10.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                          |                2 |             10 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                          |                2 |             10 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                          |                1 |             10 |        10.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                          |                2 |             10 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                   | Main_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                              |                2 |             10 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                          |                                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                1 |             10 |        10.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                          |                5 |             10 |         2.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                          |                5 |             11 |         2.20 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                | Main_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |             12 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                           | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                3 |             12 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                4 |             12 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                          |                3 |             12 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                | Main_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |             12 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | Main_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |             12 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]          |                4 |             12 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                      | Main_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |             12 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                      | Main_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |             12 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                 | Main_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                3 |             12 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                          |                3 |             12 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                 | Main_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                3 |             12 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                              | Main_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                3 |             12 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                3 |             12 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                5 |             12 |         2.40 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                4 |             12 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]          |                2 |             12 |         6.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                 | Main_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                3 |             12 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                5 |             12 |         2.40 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                      | Main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                6 |             13 |         2.17 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             13 |         1.86 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                                                      | Main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                6 |             13 |         2.17 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                  | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                3 |             14 |         4.67 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                            | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                4 |             14 |         3.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                              |                                                                                                                                                                                                                                          |                5 |             14 |         2.80 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                           |                                                                                                                                                                                                                                          |                3 |             14 |         4.67 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                            | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                       |                3 |             14 |         4.67 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                6 |             14 |         2.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             15 |         2.14 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                         | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                4 |             15 |         3.75 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             15 |         2.14 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                              | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                6 |             15 |         2.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                          | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                4 |             15 |         3.75 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                   | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                2 |             16 |         8.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                                | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                5 |             16 |         3.20 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                      |                                                                                                                                                                                                                                          |                1 |             16 |        16.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                          |                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                               |                                                                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                |                                                                                                                                                                                                                                          |                1 |             16 |        16.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                      |                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                |                                                                                                                                                                                                                                          |                1 |             16 |        16.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                |                                                                                                                                                                                                                                          |                1 |             16 |        16.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                      |                                                                                                                                                                                                                                          |                1 |             16 |        16.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                |                                                                                                                                                                                                                                          |                1 |             16 |        16.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                                   | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             16 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                              | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                          |                3 |             18 |         6.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                          |               10 |             22 |         2.20 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                          |               10 |             22 |         2.20 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                          |               10 |             23 |         2.30 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                          |               10 |             23 |         2.30 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                7 |             24 |         3.43 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                    | Main_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                7 |             24 |         3.43 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                    | Main_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                5 |             24 |         4.80 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                         | Main_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                7 |             24 |         3.43 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                6 |             24 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                              |                7 |             25 |         3.57 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                            | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                5 |             25 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                              | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             26 |         6.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                      | Main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                6 |             26 |         4.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[1]                                                                                                                                                                      | Main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |               11 |             26 |         2.36 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                          |                7 |             28 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |               10 |             28 |         2.80 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                          |                5 |             28 |         5.60 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                          |                3 |             28 |         9.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                          |                3 |             28 |         9.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                          |                7 |             29 |         4.14 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                          |                3 |             29 |         9.67 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                          |                3 |             29 |         9.67 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                          |                6 |             29 |         4.83 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                           |                                                                                                                                                                                                                                          |                2 |             29 |        14.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                      |                                                                                                                                                                                                                                          |                3 |             29 |         9.67 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                              | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                       |                7 |             31 |         4.43 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                             | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                5 |             31 |         6.20 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,9]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,0]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,6]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,8]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,7]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,3]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,5]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,4]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,19]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,10]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,11]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,12]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,13]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,14]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,15]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,16]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,17]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,18]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,13]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,15]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,7]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,8]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,9]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,0]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,10]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,11]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,12]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,13]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,14]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,2]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,16]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,17]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,18]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,19]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,1]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,20]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,21]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,22]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[22,23]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,10]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               28 |             32 |         1.14 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,23]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,2]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,3]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,4]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,5]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,6]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,7]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,8]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,14]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,22]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,9]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,10]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,11]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,12]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,0]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,10]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,11]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,12]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,4]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,20]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,21]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,22]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,16]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,17]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,18]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,23]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               28 |             32 |         1.14 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,2]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,3]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,1]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,19]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,1]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,20]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,5]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,6]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               28 |             32 |         1.14 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,7]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,8]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,21]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,19]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,6]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,7]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,8]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,9]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,0]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,10]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,11]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,12]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,13]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,5]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,2]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,3]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,4]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,18]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,17]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,16]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,14]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,15]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,19]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                       | Main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                        |               13 |             32 |         2.46 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,11]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               28 |             32 |         1.14 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,12]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,13]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,14]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,15]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,16]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,17]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,18]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,15]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,1]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,20]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,21]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,22]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,23]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,2]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,3]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,4]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,1]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,11]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,12]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,13]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,14]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,15]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,16]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,17]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,18]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,19]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,10]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,20]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,21]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,22]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,23]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               27 |             32 |         1.19 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,2]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,3]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,4]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,5]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,16]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,23]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               27 |             32 |         1.19 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,22]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,21]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,20]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,1]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,19]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,18]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,17]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,15]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,6]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,5]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,6]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,7]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,8]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[20,9]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,14]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,13]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[21,0]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,19]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,13]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,9]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,8]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,7]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,6]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,5]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,4]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,3]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,2]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,12]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,23]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,18]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,17]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,22]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,16]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,12][31]_i_1_n_0                                                                                                                                                                                                                                      | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,11]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,10]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,4]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,18]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,19]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,1]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,20]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,21]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,22]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,23]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,2]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,3]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,0]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,5]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,6]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,7]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,8]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,9]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,0]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,10]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,11]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                              |                                                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,15]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,14]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,13]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,21]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,20]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[9,1]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                        |               19 |             32 |         1.68 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                        |               18 |             32 |         1.78 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                        |               21 |             32 |         1.52 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,14]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                        |               24 |             32 |         1.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                            | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                6 |             32 |         5.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                  |                                                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                        |                                                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                        | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                               |                6 |             32 |         5.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                       | Main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |               10 |             32 |         3.20 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                    |                                                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                         | Main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                8 |             32 |         4.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,22]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,9]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,8]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,7]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,6]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,5]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,4]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,3]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,2]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,23]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,17]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,21]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,20]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               28 |             32 |         1.14 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,1]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,19]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,18]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,17]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,16]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[8,15]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,18]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,0]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,10]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,11]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,12]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,13]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,14]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,15]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,16]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,17]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,9]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,19]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,1]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,20]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,21]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,22]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,23]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,2]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,3]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,22]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,16]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[3,0]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[23,9]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,17]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,19]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,18]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,1]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,20]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,21]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,4]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,23]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,2]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,3]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,4]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,5]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,6]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,7]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,8]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,9]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,22]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,23]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,2]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,3]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,4]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,5]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,6]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,7]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,8]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,21]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,0]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,10]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,11]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,12]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,13]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,14]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,15]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[7,16]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,13]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,5]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,6]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,7]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,8]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[5,9]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,0]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,10]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,11]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,12]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[4,15]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,14]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,15]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,16]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,17]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,18]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,19]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,1]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[6,20]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,23]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,15]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,16]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,17]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,18]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,19]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,1]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,20]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,21]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,22]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,9]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,2]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,3]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,4]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,5]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,6]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,7]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,8]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,9]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               28 |             32 |         1.14 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,7]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,21]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,21]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,22]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,23]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,2]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,3]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,4]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,5]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,6]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               28 |             32 |         1.14 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,0]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,8]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,9]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,0]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,10]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,11]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,12][31]_i_1_n_0                                                                                                                                                                                                                                     | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,13]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[11,14]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,13]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,5]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,6]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,7]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,8]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,9]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,0]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,10]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,11]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,12][31]_i_1_n_0                                                                                                                                                                                                                                     | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,4]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,14]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,15]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,16]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               28 |             32 |         1.14 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,17]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,18]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,19]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,1]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,20]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               28 |             32 |         1.14 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,18]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,10]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,11]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,12][31]_i_1_n_0                                                                                                                                                                                                                                     | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,13]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,14]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,15]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,16]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,17]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,20]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,19]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,1]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,20]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,21]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,22]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,23]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,2]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[12,3]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,17]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,0][31]_i_1_n_0                                                                                                                                                                                                                                       | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,12][31]_i_1_n_0                                                                                                                                                                                                                                     | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,13]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,14]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,13][31]_i_1_n_0                                                                                                                                                                                                                                      | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,14][31]_i_1_n_0                                                                                                                                                                                                                                      | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,15][31]_i_1_n_0                                                                                                                                                                                                                                      | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,15]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,16][31]_i_1_n_0                                                                                                                                                                                                                                      | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,12][31]_i_1_n_0                                                                                                                                                                                                                                      | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,16]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,7]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,17][31]_i_1_n_0                                                                                                                                                                                                                                      | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,9]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,18][31]_i_1_n_0                                                                                                                                                                                                                                      | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,11]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,10]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,0]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/kernel[0,1]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               13 |             32 |         2.46 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                        |               24 |             32 |         1.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                        |               19 |             32 |         1.68 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                        |               19 |             32 |         1.68 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                        |               21 |             32 |         1.52 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/m_axis_data0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/kernel[2,2]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/kernel[2,1]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/kernel[0,0]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,19][31]_i_1_n_0                                                                                                                                                                                                                                      | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/kernel[0,2]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/kernel[1,0]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/kernel[1,1]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/kernel[1,2]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/kernel[2,0]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,10][31]_i_1_n_0                                                                                                                                                                                                                                      | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,11][31]_i_1_n_0                                                                                                                                                                                                                                      | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,8]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,14]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,6][31]_i_1_n_0                                                                                                                                                                                                                                       | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,7][31]_i_1_n_0                                                                                                                                                                                                                                       | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,8][31]_i_1_n_0                                                                                                                                                                                                                                       | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,9][31]_i_1_n_0                                                                                                                                                                                                                                       | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,0]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,10]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,11]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,12]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,13]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,5][31]_i_1_n_0                                                                                                                                                                                                                                       | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,15]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,16]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,17]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,18]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,19]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,23]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,22]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,1]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,5]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,18]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,19]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,1]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,1][31]_i_1_n_0                                                                                                                                                                                                                                       | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,20][31]_i_1_n_0                                                                                                                                                                                                                                      | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[10,20]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,21][31]_i_1_n_0                                                                                                                                                                                                                                      | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,6]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,9]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,4]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,3]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[1,2]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,22][31]_i_1_n_0                                                                                                                                                                                                                                      | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,23][31]_i_1_n_0                                                                                                                                                                                                                                      | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,2][31]_i_1_n_0                                                                                                                                                                                                                                       | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,3][31]_i_1_n_0                                                                                                                                                                                                                                       | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[0,4][31]_i_1_n_0                                                                                                                                                                                                                                       | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,18]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,13]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,14]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,15]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,2]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,16]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,0]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,10]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,11]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,17]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,12]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,19]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,23]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,22]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,21]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,20]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,1]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,19]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,18]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,4]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,18]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,19]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,1]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,20]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,21]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,22]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,23]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,2]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,3]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,17]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,5]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,6]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,7]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,8]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,9]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,0]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,10]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,11]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,4]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,23]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,22]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,21]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,20]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,1]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,21]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,20]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,2]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,3]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,2]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,5]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,6]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,12]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,13]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,14]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,7]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,8]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[2,0]                                                                                                                                                                                                                                                   | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,0]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,16]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,15]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,14]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,13]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,12]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,23]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               27 |             32 |         1.19 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,11]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,10]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,22]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,9]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,8]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,7]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,22]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,6]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,5]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,4]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[17,3]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,23]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,17]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,18]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,8]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,7]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,19]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,1]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,20]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               28 |             32 |         1.14 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,21]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,22]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,16]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,6]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,5]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,2]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,3]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,4]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,5]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,6]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,7]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,8]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,23]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,2]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,3]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,21]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,17]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,4]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,5]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,6]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,7]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,16]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[13,9]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,0]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,10]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,11]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,12][31]_i_1_n_0                                                                                                                                                                                                                                     | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,13]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,14]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,15]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,9]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,22]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,23]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,2]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,3]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,4]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,5]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,6]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,7]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,8]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,9]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,0]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,10]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,15]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,11]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,14]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,13]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[14,8]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[16,12]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,20]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               29 |             32 |         1.10 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,0]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,10]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,11]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               28 |             32 |         1.14 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,12][31]_i_1_n_0                                                                                                                                                                                                                                     | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,13]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,14]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,15]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,16]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               30 |             32 |         1.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,18]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[19,1]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,4]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[18,3]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,19]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,1]                                                                                                                                                                                                                                                  | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,21]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/image[15,17]                                                                                                                                                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               31 |             32 |         1.03 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                         | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                9 |             33 |         3.67 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_coelsc_reg                                                     | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                            |                3 |             33 |        11.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |               10 |             33 |         3.30 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                                         | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                              |               13 |             34 |         2.62 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | Main_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                   |               11 |             34 |         3.09 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                          |                3 |             34 |        11.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                          |                3 |             34 |        11.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                          |                3 |             34 |        11.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                          |                3 |             34 |        11.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                              | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_input_cache_type_reg0                                                                                                                |                8 |             35 |         4.38 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                          |                7 |             35 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                          |               11 |             35 |         3.18 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                          |               14 |             35 |         2.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                          |               12 |             35 |         2.92 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                          |               12 |             35 |         2.92 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                          |                7 |             35 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                  | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_2[0]                                                                                                                    |               10 |             36 |         3.60 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                          |               11 |             36 |         3.27 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                          |               11 |             36 |         3.27 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                        |                                                                                                                                                                                                                                          |               12 |             36 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                          |               12 |             36 |         3.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_0[0]                                                                                         | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                          |               11 |             37 |         3.36 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                       | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |               11 |             37 |         3.36 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                          |                6 |             37 |         6.17 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                          |                6 |             37 |         6.17 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             39 |         4.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                          |               10 |             39 |         3.90 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                  |                                                                                                                                                                                                                                          |                3 |             39 |        13.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                          |                7 |             39 |         5.57 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             39 |         4.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             39 |         4.88 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             39 |         3.90 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                  |                                                                                                                                                                                                                                          |                8 |             39 |         4.88 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                          |                8 |             40 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                  |                                                                                                                                                                                                                                          |                8 |             40 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                  |                                                                                                                                                                                                                                          |                3 |             40 |        13.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                6 |             40 |         6.67 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                          |                6 |             40 |         6.67 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                          |                8 |             41 |         5.12 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                8 |             41 |         5.12 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                       | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                        |                7 |             41 |         5.86 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                   | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                8 |             41 |         5.12 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                               | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                8 |             41 |         5.12 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                               | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                   |                4 |             42 |        10.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                8 |             42 |         5.25 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                         | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                   |                4 |             43 |        10.75 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                            |                                                                                                                                                                                                                                          |                9 |             44 |         4.89 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                          |                9 |             44 |         4.89 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                          |               12 |             46 |         3.83 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                          |               19 |             46 |         2.42 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                          |               15 |             46 |         3.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                            |                                                                                                                                                                                                                                          |                9 |             46 |         5.11 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                          |                9 |             46 |         5.11 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                          |               15 |             46 |         3.07 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                          |               20 |             46 |         2.30 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                          |               12 |             46 |         3.83 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                          |               12 |             46 |         3.83 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                          |               12 |             46 |         3.83 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |               22 |             49 |         2.23 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                   |               16 |             51 |         3.19 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                              | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                         |                8 |             52 |         6.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                          |               10 |             54 |         5.40 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                          |               11 |             54 |         4.91 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                          |               12 |             54 |         4.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                          |               10 |             54 |         5.40 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                                              | Main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                          |                9 |             59 |         6.56 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                                 | Main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                          |               11 |             59 |         5.36 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |               10 |             60 |         6.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                     | Main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |               12 |             60 |         5.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/m_axis_valid_i_1_n_0                                                                                                                                                                                                                                         | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             62 |         1.94 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             62 |         1.94 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                          |               28 |             69 |         2.46 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                          |               21 |             69 |         3.29 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                          |               28 |             69 |         2.46 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                          |               30 |             69 |         2.30 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | Main_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                8 |             70 |         8.75 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | Main_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                9 |             77 |         8.56 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                            |                9 |             83 |         9.22 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | Main_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                8 |             89 |        11.12 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | Main_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                8 |             89 |        11.12 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             91 |         2.84 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               26 |             91 |         3.50 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               34 |             91 |         2.68 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |             91 |         2.84 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                          |                6 |             96 |        16.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                          |                6 |             96 |        16.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                          |                6 |             96 |        16.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                          |                6 |             96 |        16.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                          |               19 |            131 |         6.89 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                          |               19 |            131 |         6.89 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | Main_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |               13 |            141 |        10.85 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | Main_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |               13 |            145 |        11.15 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                          |               22 |            145 |         6.59 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                          |               22 |            145 |         6.59 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Main_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                           |               17 |            148 |         8.71 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | Main_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |               13 |            151 |        11.62 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | Main_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |               14 |            154 |        11.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                      |                                                                                                                                                                                                                                          |               11 |            176 |        16.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                      |                                                                                                                                                                                                                                          |               11 |            176 |        16.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                      |                                                                                                                                                                                                                                          |               11 |            176 |        16.00 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                      |                                                                                                                                                                                                                                          |               12 |            184 |        15.33 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Main_i/convoluter_0/U0/j[31]_i_1_n_0                                                                                                                                                                                                                                                | Main_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |              171 |            231 |         1.35 |
|  Main_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                          |              202 |            638 |         3.16 |
+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


