<dec f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='351' type='6'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='353' u='r'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1724' u='r' c='_ZNK4llvm19AMDGPULegalizerInfo18getSegmentApertureEjRNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3185' u='r' c='_ZL18toggleSPDenormModebRN4llvm16MachineIRBuilderERKNS_12GCNSubtargetENS_6AMDGPU22SIModeRegisterDefaultsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5155' u='r' c='_ZNK4llvm16SITargetLowering18getSegmentApertureEjRKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8308' u='r' c='_ZNK4llvm16SITargetLowering11LowerFDIV32ENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='194' u='r' c='_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='250' u='r' c='_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='863' u='r' c='_ZN4llvm6AMDGPU5Hwreg11encodeHwregEmmm'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='873' u='r' c='_ZN4llvm6AMDGPU5Hwreg11decodeHwregEjRjS2_S2_'/>
