<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>red_pitaya_analog_interface</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>DAC_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dac_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dac_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dac_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.DAC_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ADC_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.ADC_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>DAC_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dac_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DAC_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>DAC_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dac_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DAC_AXIS_CLK.ASSOCIATED_BUSIF">DAC_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DAC_AXIS_CLK.ASSOCIATED_RESET">dac_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DAC_AXIS_CLK.FREQ_HZ">125000000</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ADC_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ADC_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_AXIS_CLK.ASSOCIATED_BUSIF">ADC_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_AXIS_CLK.ASSOCIATED_RESET">adc_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:description>125000000</spirit:description>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_AXIS_CLK.FREQ_HZ"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ADC_CLK</spirit:name>
      <spirit:displayName>ADC Clock Input</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="diff_clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="diff_clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_clk_p</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_clk_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_CLK.FREQ_HZ">125000000</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>DAC_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dac_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>DAC_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dac_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DAC_CLK.ASSOCIATED_RESET">dac_rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DAC_CLK.FREQ_HZ">250000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DAC_CLK.ASSOCIATED_BUSIF">dac_data</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>DAC_DATA</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dac_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>red_pitaya_analog_interface_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5669a5a3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>red_pitaya_analog_interface_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5669a5a3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>63b4b8fa</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb_red_pitaya_analog_interface_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a256bcb5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>adc_clk_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_clk_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_data_a</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_ADC_DATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_data_b</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_ADC_DATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_csn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_sel</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_wrt</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_DAC_DATA_WIDTH&apos;)) - 1)">13</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_DAC_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_ADC_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_DAC_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C DAC AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_DAC_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_ADC_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C ADC AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_ADC_AXIS_TDATA_WIDTH" spirit:order="4" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_ADC_DATA_WIDTH</spirit:name>
        <spirit:displayName>C Adc Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_ADC_DATA_WIDTH">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_DAC_DATA_WIDTH</spirit:name>
        <spirit:displayName>C Dac Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_DAC_DATA_WIDTH">14</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/red_pitaya_analog_interface_v1_0_ADC_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/red_pitaya_analog_interface_v1_0_DAC_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/red_pitaya_analog_interface_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_a622d890</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/red_pitaya_analog_interface_v1_0_ADC_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/red_pitaya_analog_interface_v1_0_DAC_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/red_pitaya_analog_interface_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/red_pitaya_analog_interface_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_63b4b8fa</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/tb_red_pitaya_analog_interface_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Interface to Stream Date from/to the ADC and DAC</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_DAC_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C DAC AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_DAC_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_DAC_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_ADC_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>ADC AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_ADC_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="4">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_ADC_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">red_pitaya_analog_interface_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_ADC_DATA_WIDTH</spirit:name>
      <spirit:displayName>ADC Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_ADC_DATA_WIDTH">16</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_ADC_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_DAC_DATA_WIDTH</spirit:name>
      <spirit:displayName>DAC Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_DAC_DATA_WIDTH">14</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_DAC_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>RedPitaya Analog AXIS Interface</xilinx:displayName>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-08-09T13:23:21Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@611bd5c9_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d21bd2_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6947f674_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56672777_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21912164_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@112baa0a_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33fcc84c_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d416f1_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@581f1a4_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f7c20a_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76002fbc_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e718dd_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd7e98c_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18153ff3_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2a19c9_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22fb19c7_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b69be5_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5022df67_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2db7aad9_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6653da01_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2310d105_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61a4e2a9_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31769aad_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e80c0e4_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f4232f_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4af5f22_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f40b7f_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6348737_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56137f1a_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fced8c6_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a3789a_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aacb186_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29cfa16a_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fc70423_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d628bd_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@452ed3fa_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d49116d_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77cb0242_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b31f2f_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ddae99c_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@330c970d_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e0f5541_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ac45ea_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2aea0d_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@735e9d63_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d3ccb63_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb7a164_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe13031_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e44d0a6_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc11c92_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60302b5f_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30d41efd_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5fbda0_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b7d436_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b5357bc_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71514c50_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a2d294f_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78cb2997_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aded1af_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b27bc1f_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f8a4ad_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d93af71_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@915c9ad_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127cc3dc_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25bbb462_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@586086c1_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dfe5f00_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13494ec_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70fcf51e_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f3a8a9_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec4259a_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f90d8b_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67926ea4_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a147a2_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1349893c_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ec13b32_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c7d96f_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67530a8b_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a1e8354_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24f7c38d_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57587cab_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ab507d_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fbd5c23_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3159a8_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@380b0e49_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b1a091_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db8869d_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15ba3f85_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62bc5a37_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e86e102_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56062187_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c2aa04_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@759f0282_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@427ddaac_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@133974de_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56c4e4f6_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@676102d8_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3407d5ca_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775e3e9b_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8aec9a_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ada863b_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25ffa0cd_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791302f8_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c61e919_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b5e8824_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9daaafd_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e277b4c_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d4786b1_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c2520c_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653c9a05_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64aee9ba_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@148c9585_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d021bd_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ca7c205_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69185c58_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8e77b6_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e67d770_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3820fe63_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f663b9d_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d75800_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41225795_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce05e39_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc2990e_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5400506b_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b1d82a0_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64672832_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5879b1cb_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce3607f_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1830b767_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ffd3b9b_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b716aba_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec35e08_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cbfd0b5_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5610a7_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ae6e345_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60970943_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc0785c_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f75d148_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c7850a3_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65aaeacb_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c12dde_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e747db9_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e5bd8be_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@611182de_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a186cb_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18602f8b_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@154fa239_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d95d30a_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a1ca1e_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49acdaa_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61725685_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@770d77ad_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67988c11_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb8593f_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@198537a2_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b17b35f_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19053f2d_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb42981_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@517d465e_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f96f9e3_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2834b4d6_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@569a2ce2_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@187634aa_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42030fb6_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35259fc2_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fe4356c_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@587a953a_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52e6c749_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ab64b3_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26c868de_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7852d417_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e1acac_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23911580_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6133445f_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321fe6e5_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1f0169_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6fb06a_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@402d53de_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7175db3d_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f16ea33_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e906e85_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ddc4b0_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7015d0f3_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6482fc_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5224867b_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afcf6be_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@273593e5_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e20598_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e29378_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c0e974c_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48120364_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e52bb3d_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64593368_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5065e5d8_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bbfff47_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1520d613_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d902b48_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@405bcfc4_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c2e1d62_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f4541d_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d9b151_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4198f84c_ARCHIVE_LOCATION">/home/alex/zynq/red-pitaya/ip_repo/red_pitaya_analog_interface_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="4bedaa33"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="dcee6281"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="b24c5b9a"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="26db7d31"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="784859e8"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
