/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* Target Register Enum Values                                                *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_REGINFO_ENUM
#undef GET_REGINFO_ENUM

namespace llvm {

class MCRegisterClass;
extern const MCRegisterClass HexagonMCRegisterClasses[];

namespace Hexagon {
enum {
  NoRegister,
  CS = 1,
  GP = 2,
  PC = 3,
  UGP = 4,
  UPC = 5,
  UPCH = 6,
  UPCL = 7,
  USR = 8,
  USR_OVF = 9,
  C5 = 10,
  C6 = 11,
  C7 = 12,
  C8 = 13,
  CS0 = 14,
  CS1 = 15,
  D0 = 16,
  D1 = 17,
  D2 = 18,
  D3 = 19,
  D4 = 20,
  D5 = 21,
  D6 = 22,
  D7 = 23,
  D8 = 24,
  D9 = 25,
  D10 = 26,
  D11 = 27,
  D12 = 28,
  D13 = 29,
  D14 = 30,
  D15 = 31,
  LC0 = 32,
  LC1 = 33,
  M0 = 34,
  M1 = 35,
  P0 = 36,
  P1 = 37,
  P2 = 38,
  P3 = 39,
  Q0 = 40,
  Q1 = 41,
  Q2 = 42,
  Q3 = 43,
  R0 = 44,
  R1 = 45,
  R2 = 46,
  R3 = 47,
  R4 = 48,
  R5 = 49,
  R6 = 50,
  R7 = 51,
  R8 = 52,
  R9 = 53,
  R10 = 54,
  R11 = 55,
  R12 = 56,
  R13 = 57,
  R14 = 58,
  R15 = 59,
  R16 = 60,
  R17 = 61,
  R18 = 62,
  R19 = 63,
  R20 = 64,
  R21 = 65,
  R22 = 66,
  R23 = 67,
  R24 = 68,
  R25 = 69,
  R26 = 70,
  R27 = 71,
  R28 = 72,
  R29 = 73,
  R30 = 74,
  R31 = 75,
  SA0 = 76,
  SA1 = 77,
  V0 = 78,
  V1 = 79,
  V2 = 80,
  V3 = 81,
  V4 = 82,
  V5 = 83,
  V6 = 84,
  V7 = 85,
  V8 = 86,
  V9 = 87,
  V10 = 88,
  V11 = 89,
  V12 = 90,
  V13 = 91,
  V14 = 92,
  V15 = 93,
  V16 = 94,
  V17 = 95,
  V18 = 96,
  V19 = 97,
  V20 = 98,
  V21 = 99,
  V22 = 100,
  V23 = 101,
  V24 = 102,
  V25 = 103,
  V26 = 104,
  V27 = 105,
  V28 = 106,
  V29 = 107,
  V30 = 108,
  V31 = 109,
  W0 = 110,
  W1 = 111,
  W2 = 112,
  W3 = 113,
  W4 = 114,
  W5 = 115,
  W6 = 116,
  W7 = 117,
  W8 = 118,
  W9 = 119,
  W10 = 120,
  W11 = 121,
  W12 = 122,
  W13 = 123,
  W14 = 124,
  W15 = 125,
  C1_0 = 126,
  C3_2 = 127,
  C5_4 = 128,
  C7_6 = 129,
  C9_8 = 130,
  C11_10 = 131,
  P3_0 = 132,
  NUM_TARGET_REGS 	// 133
};
} // end namespace Hexagon

// Register classes

namespace Hexagon {
enum {
  UsrBitsRegClassID = 0,
  IntRegsRegClassID = 1,
  CtrRegsRegClassID = 2,
  IntRegsLow8RegClassID = 3,
  PredRegsRegClassID = 4,
  ModRegsRegClassID = 5,
  CtrRegs_with_subreg_overflowRegClassID = 6,
  DoubleRegsRegClassID = 7,
  CtrRegs64RegClassID = 8,
  DoubleRegs_with_isub_hi_in_IntRegsLow8RegClassID = 9,
  VectorRegsRegClassID = 10,
  VecPredRegsRegClassID = 11,
  VectorRegs128BRegClassID = 12,
  VecDblRegsRegClassID = 13,
  VecPredRegs128BRegClassID = 14,
  VecDblRegs128BRegClassID = 15,

  };
} // end namespace Hexagon


// Subregister indices

namespace Hexagon {
enum {
  NoSubRegister,
  isub_hi,	// 1
  isub_lo,	// 2
  subreg_overflow,	// 3
  vsub_hi,	// 4
  vsub_lo,	// 5
  NUM_TARGET_SUBREGS
};
} // end namespace Hexagon

} // end namespace llvm

#endif // GET_REGINFO_ENUM

/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* MC Register Information                                                    *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_REGINFO_MC_DESC
#undef GET_REGINFO_MC_DESC

namespace llvm {

extern const MCPhysReg HexagonRegDiffLists[] = {
  /* 0 */ 0, 0,
  /* 2 */ 0, 1, 0,
  /* 5 */ 9, 37, 1, 1, 1, 0,
  /* 11 */ 46, 1, 1, 1, 0,
  /* 16 */ 5, 1, 0,
  /* 19 */ 7, 1, 0,
  /* 22 */ 10, 1, 0,
  /* 25 */ 13, 1, 0,
  /* 28 */ 28, 1, 0,
  /* 31 */ 29, 1, 0,
  /* 34 */ 30, 1, 0,
  /* 37 */ 31, 1, 0,
  /* 40 */ 32, 1, 0,
  /* 43 */ 33, 1, 0,
  /* 46 */ 34, 1, 0,
  /* 49 */ 35, 1, 0,
  /* 52 */ 36, 1, 0,
  /* 55 */ 37, 1, 0,
  /* 58 */ 38, 1, 0,
  /* 61 */ 39, 1, 0,
  /* 64 */ 40, 1, 0,
  /* 67 */ 41, 1, 0,
  /* 70 */ 42, 1, 0,
  /* 73 */ 43, 1, 0,
  /* 76 */ 65372, 1, 0,
  /* 79 */ 65418, 1, 0,
  /* 82 */ 65504, 1, 0,
  /* 85 */ 65505, 1, 0,
  /* 88 */ 65506, 1, 0,
  /* 91 */ 65507, 1, 0,
  /* 94 */ 65508, 1, 0,
  /* 97 */ 65509, 1, 0,
  /* 100 */ 65510, 1, 0,
  /* 103 */ 65511, 1, 0,
  /* 106 */ 65512, 1, 0,
  /* 109 */ 65513, 1, 0,
  /* 112 */ 65514, 1, 0,
  /* 115 */ 65515, 1, 0,
  /* 118 */ 65516, 1, 0,
  /* 121 */ 65517, 1, 0,
  /* 124 */ 65518, 1, 0,
  /* 127 */ 65519, 1, 0,
  /* 130 */ 2, 2, 0,
  /* 133 */ 3, 5, 0,
  /* 136 */ 6, 0,
  /* 138 */ 8, 0,
  /* 140 */ 65454, 10, 0,
  /* 143 */ 12, 0,
  /* 145 */ 16, 0,
  /* 147 */ 17, 0,
  /* 149 */ 18, 0,
  /* 151 */ 19, 0,
  /* 153 */ 20, 0,
  /* 155 */ 21, 0,
  /* 157 */ 22, 0,
  /* 159 */ 23, 0,
  /* 161 */ 24, 0,
  /* 163 */ 25, 0,
  /* 165 */ 26, 0,
  /* 167 */ 27, 0,
  /* 169 */ 28, 0,
  /* 171 */ 29, 0,
  /* 173 */ 30, 0,
  /* 175 */ 31, 0,
  /* 177 */ 32, 0,
  /* 179 */ 50, 0,
  /* 181 */ 94, 0,
  /* 183 */ 117, 0,
  /* 185 */ 118, 0,
  /* 187 */ 127, 0,
  /* 189 */ 129, 0,
  /* 191 */ 4, 65414, 0,
  /* 194 */ 65486, 65492, 0,
  /* 197 */ 65493, 0,
  /* 199 */ 65494, 0,
  /* 201 */ 65495, 0,
  /* 203 */ 65496, 0,
  /* 205 */ 65497, 0,
  /* 207 */ 65498, 0,
  /* 209 */ 65499, 0,
  /* 211 */ 65500, 0,
  /* 213 */ 65501, 0,
  /* 215 */ 65502, 0,
  /* 217 */ 65503, 0,
  /* 219 */ 65504, 0,
  /* 221 */ 65505, 0,
  /* 223 */ 65506, 0,
  /* 225 */ 65507, 0,
  /* 227 */ 65508, 0,
  /* 229 */ 65512, 0,
  /* 231 */ 65514, 0,
  /* 233 */ 65522, 0,
  /* 235 */ 65523, 0,
  /* 237 */ 65525, 0,
  /* 239 */ 65419, 65526, 0,
  /* 242 */ 65532, 0,
  /* 244 */ 65409, 65534, 0,
  /* 247 */ 2, 65535, 0,
};

extern const LaneBitmask HexagonLaneMaskLists[] = {
  /* 0 */ LaneBitmask(0x00000000), LaneBitmask(0x00000000), LaneBitmask(0x00000000), LaneBitmask(0x00000000), LaneBitmask::getAll(),
  /* 5 */ LaneBitmask(0x00000004), LaneBitmask(0x00000000), LaneBitmask::getAll(),
  /* 8 */ LaneBitmask(0x00000002), LaneBitmask(0x00000001), LaneBitmask::getAll(),
  /* 11 */ LaneBitmask(0x00000001), LaneBitmask(0x00000002), LaneBitmask::getAll(),
  /* 14 */ LaneBitmask(0x00000001), LaneBitmask(0x00000002), LaneBitmask(0x00000002), LaneBitmask(0x00000002), LaneBitmask(0x00000002), LaneBitmask::getAll(),
  /* 20 */ LaneBitmask(0x00000010), LaneBitmask(0x00000008), LaneBitmask::getAll(),
};

extern const uint16_t HexagonSubRegIdxLists[] = {
  /* 0 */ 2, 1, 0,
  /* 3 */ 3, 0,
  /* 5 */ 5, 4, 0,
};

extern const MCRegisterInfo::SubRegCoveredBits HexagonSubRegIdxRanges[] = {
  { 65535, 65535 },
  { 32, 32 },	// isub_hi
  { 0, 32 },	// isub_lo
  { 0, 1 },	// subreg_overflow
  { 512, 512 },	// vsub_hi
  { 0, 512 },	// vsub_lo
};

extern const char HexagonRegStrings[] = {
  /* 0 */ 'D', '1', '0', 0,
  /* 4 */ 'R', '1', '0', 0,
  /* 8 */ 'V', '1', '0', 0,
  /* 12 */ 'W', '1', '0', 0,
  /* 16 */ 'C', '1', '1', '_', '1', '0', 0,
  /* 23 */ 'R', '2', '0', 0,
  /* 27 */ 'V', '2', '0', 0,
  /* 31 */ 'R', '3', '0', 0,
  /* 35 */ 'V', '3', '0', 0,
  /* 39 */ 'S', 'A', '0', 0,
  /* 43 */ 'L', 'C', '0', 0,
  /* 47 */ 'D', '0', 0,
  /* 50 */ 'M', '0', 0,
  /* 53 */ 'P', '0', 0,
  /* 56 */ 'Q', '0', 0,
  /* 59 */ 'R', '0', 0,
  /* 62 */ 'C', 'S', '0', 0,
  /* 66 */ 'V', '0', 0,
  /* 69 */ 'W', '0', 0,
  /* 72 */ 'C', '1', '_', '0', 0,
  /* 77 */ 'P', '3', '_', '0', 0,
  /* 82 */ 'D', '1', '1', 0,
  /* 86 */ 'R', '1', '1', 0,
  /* 90 */ 'V', '1', '1', 0,
  /* 94 */ 'W', '1', '1', 0,
  /* 98 */ 'R', '2', '1', 0,
  /* 102 */ 'V', '2', '1', 0,
  /* 106 */ 'R', '3', '1', 0,
  /* 110 */ 'V', '3', '1', 0,
  /* 114 */ 'S', 'A', '1', 0,
  /* 118 */ 'L', 'C', '1', 0,
  /* 122 */ 'D', '1', 0,
  /* 125 */ 'M', '1', 0,
  /* 128 */ 'P', '1', 0,
  /* 131 */ 'Q', '1', 0,
  /* 134 */ 'R', '1', 0,
  /* 137 */ 'C', 'S', '1', 0,
  /* 141 */ 'V', '1', 0,
  /* 144 */ 'W', '1', 0,
  /* 147 */ 'D', '1', '2', 0,
  /* 151 */ 'R', '1', '2', 0,
  /* 155 */ 'V', '1', '2', 0,
  /* 159 */ 'W', '1', '2', 0,
  /* 163 */ 'R', '2', '2', 0,
  /* 167 */ 'V', '2', '2', 0,
  /* 171 */ 'D', '2', 0,
  /* 174 */ 'P', '2', 0,
  /* 177 */ 'Q', '2', 0,
  /* 180 */ 'R', '2', 0,
  /* 183 */ 'V', '2', 0,
  /* 186 */ 'W', '2', 0,
  /* 189 */ 'C', '3', '_', '2', 0,
  /* 194 */ 'D', '1', '3', 0,
  /* 198 */ 'R', '1', '3', 0,
  /* 202 */ 'V', '1', '3', 0,
  /* 206 */ 'W', '1', '3', 0,
  /* 210 */ 'R', '2', '3', 0,
  /* 214 */ 'V', '2', '3', 0,
  /* 218 */ 'D', '3', 0,
  /* 221 */ 'P', '3', 0,
  /* 224 */ 'Q', '3', 0,
  /* 227 */ 'R', '3', 0,
  /* 230 */ 'V', '3', 0,
  /* 233 */ 'W', '3', 0,
  /* 236 */ 'D', '1', '4', 0,
  /* 240 */ 'R', '1', '4', 0,
  /* 244 */ 'V', '1', '4', 0,
  /* 248 */ 'W', '1', '4', 0,
  /* 252 */ 'R', '2', '4', 0,
  /* 256 */ 'V', '2', '4', 0,
  /* 260 */ 'D', '4', 0,
  /* 263 */ 'R', '4', 0,
  /* 266 */ 'V', '4', 0,
  /* 269 */ 'W', '4', 0,
  /* 272 */ 'C', '5', '_', '4', 0,
  /* 277 */ 'D', '1', '5', 0,
  /* 281 */ 'R', '1', '5', 0,
  /* 285 */ 'V', '1', '5', 0,
  /* 289 */ 'W', '1', '5', 0,
  /* 293 */ 'R', '2', '5', 0,
  /* 297 */ 'V', '2', '5', 0,
  /* 301 */ 'C', '5', 0,
  /* 304 */ 'D', '5', 0,
  /* 307 */ 'R', '5', 0,
  /* 310 */ 'V', '5', 0,
  /* 313 */ 'W', '5', 0,
  /* 316 */ 'R', '1', '6', 0,
  /* 320 */ 'V', '1', '6', 0,
  /* 324 */ 'R', '2', '6', 0,
  /* 328 */ 'V', '2', '6', 0,
  /* 332 */ 'C', '6', 0,
  /* 335 */ 'D', '6', 0,
  /* 338 */ 'R', '6', 0,
  /* 341 */ 'V', '6', 0,
  /* 344 */ 'W', '6', 0,
  /* 347 */ 'C', '7', '_', '6', 0,
  /* 352 */ 'R', '1', '7', 0,
  /* 356 */ 'V', '1', '7', 0,
  /* 360 */ 'R', '2', '7', 0,
  /* 364 */ 'V', '2', '7', 0,
  /* 368 */ 'C', '7', 0,
  /* 371 */ 'D', '7', 0,
  /* 374 */ 'R', '7', 0,
  /* 377 */ 'V', '7', 0,
  /* 380 */ 'W', '7', 0,
  /* 383 */ 'R', '1', '8', 0,
  /* 387 */ 'V', '1', '8', 0,
  /* 391 */ 'R', '2', '8', 0,
  /* 395 */ 'V', '2', '8', 0,
  /* 399 */ 'C', '8', 0,
  /* 402 */ 'D', '8', 0,
  /* 405 */ 'R', '8', 0,
  /* 408 */ 'V', '8', 0,
  /* 411 */ 'W', '8', 0,
  /* 414 */ 'C', '9', '_', '8', 0,
  /* 419 */ 'R', '1', '9', 0,
  /* 423 */ 'V', '1', '9', 0,
  /* 427 */ 'R', '2', '9', 0,
  /* 431 */ 'V', '2', '9', 0,
  /* 435 */ 'D', '9', 0,
  /* 438 */ 'R', '9', 0,
  /* 441 */ 'V', '9', 0,
  /* 444 */ 'W', '9', 0,
  /* 447 */ 'U', 'P', 'C', 0,
  /* 451 */ 'U', 'S', 'R', '_', 'O', 'V', 'F', 0,
  /* 459 */ 'U', 'P', 'C', 'H', 0,
  /* 464 */ 'U', 'P', 'C', 'L', 0,
  /* 469 */ 'U', 'G', 'P', 0,
  /* 473 */ 'U', 'S', 'R', 0,
  /* 477 */ 'C', 'S', 0,
};

extern const MCRegisterDesc HexagonRegDesc[] = { // Descriptors
  { 3, 0, 0, 0, 0, 0 },
  { 477, 25, 1, 0, 32, 8 },
  { 470, 1, 189, 2, 1, 3 },
  { 448, 1, 187, 2, 1, 3 },
  { 469, 1, 187, 2, 1, 3 },
  { 447, 247, 1, 0, 256, 8 },
  { 459, 1, 248, 2, 2176, 3 },
  { 464, 1, 245, 2, 2144, 3 },
  { 473, 3, 1, 3, 304, 5 },
  { 451, 1, 248, 2, 3794, 3 },
  { 301, 1, 185, 2, 3969, 3 },
  { 332, 1, 185, 2, 3969, 3 },
  { 368, 1, 183, 2, 3969, 3 },
  { 399, 1, 183, 2, 2208, 3 },
  { 62, 1, 235, 2, 3729, 3 },
  { 137, 1, 233, 2, 3729, 3 },
  { 47, 28, 1, 0, 1890, 8 },
  { 122, 31, 1, 0, 1890, 8 },
  { 171, 34, 1, 0, 1890, 8 },
  { 218, 37, 1, 0, 1890, 8 },
  { 260, 40, 1, 0, 1890, 8 },
  { 304, 43, 1, 0, 1890, 8 },
  { 335, 46, 1, 0, 1890, 8 },
  { 371, 49, 1, 0, 1890, 8 },
  { 402, 52, 1, 0, 1890, 8 },
  { 435, 55, 1, 0, 1890, 8 },
  { 0, 58, 1, 0, 1890, 8 },
  { 82, 61, 1, 0, 1890, 8 },
  { 147, 64, 1, 0, 1890, 8 },
  { 194, 67, 1, 0, 1890, 8 },
  { 236, 70, 1, 0, 1890, 8 },
  { 277, 73, 1, 0, 1890, 8 },
  { 43, 1, 181, 2, 2289, 3 },
  { 118, 1, 181, 2, 2289, 3 },
  { 50, 1, 1, 2, 3665, 3 },
  { 125, 1, 1, 2, 3665, 3 },
  { 53, 1, 1, 2, 2257, 3 },
  { 128, 1, 1, 2, 2257, 3 },
  { 174, 1, 1, 2, 2257, 3 },
  { 221, 1, 1, 2, 2257, 3 },
  { 56, 1, 1, 2, 2257, 3 },
  { 131, 1, 1, 2, 2257, 3 },
  { 177, 1, 1, 2, 2257, 3 },
  { 224, 1, 1, 2, 2257, 3 },
  { 59, 1, 227, 2, 3505, 3 },
  { 134, 1, 225, 2, 3505, 3 },
  { 180, 1, 225, 2, 3505, 3 },
  { 227, 1, 223, 2, 3505, 3 },
  { 263, 1, 223, 2, 3505, 3 },
  { 307, 1, 221, 2, 3505, 3 },
  { 338, 1, 221, 2, 3505, 3 },
  { 374, 1, 219, 2, 3505, 3 },
  { 405, 1, 219, 2, 3505, 3 },
  { 438, 1, 217, 2, 3505, 3 },
  { 4, 1, 217, 2, 3505, 3 },
  { 86, 1, 215, 2, 3505, 3 },
  { 151, 1, 215, 2, 3505, 3 },
  { 198, 1, 213, 2, 3505, 3 },
  { 240, 1, 213, 2, 3505, 3 },
  { 281, 1, 211, 2, 3505, 3 },
  { 316, 1, 211, 2, 3505, 3 },
  { 352, 1, 209, 2, 3505, 3 },
  { 383, 1, 209, 2, 3505, 3 },
  { 419, 1, 207, 2, 3505, 3 },
  { 23, 1, 207, 2, 3505, 3 },
  { 98, 1, 205, 2, 3505, 3 },
  { 163, 1, 205, 2, 3505, 3 },
  { 210, 1, 203, 2, 3505, 3 },
  { 252, 1, 203, 2, 3505, 3 },
  { 293, 1, 201, 2, 3505, 3 },
  { 324, 1, 201, 2, 3505, 3 },
  { 360, 1, 199, 2, 3505, 3 },
  { 391, 1, 199, 2, 3505, 3 },
  { 427, 1, 197, 2, 3505, 3 },
  { 31, 1, 197, 2, 3505, 3 },
  { 106, 1, 195, 2, 3505, 3 },
  { 39, 1, 179, 2, 3697, 3 },
  { 114, 1, 179, 2, 3697, 3 },
  { 66, 1, 177, 2, 3697, 3 },
  { 141, 1, 175, 2, 3697, 3 },
  { 183, 1, 175, 2, 3697, 3 },
  { 230, 1, 173, 2, 3697, 3 },
  { 266, 1, 173, 2, 3697, 3 },
  { 310, 1, 171, 2, 3697, 3 },
  { 341, 1, 171, 2, 3697, 3 },
  { 377, 1, 169, 2, 3697, 3 },
  { 408, 1, 169, 2, 3697, 3 },
  { 441, 1, 167, 2, 3697, 3 },
  { 8, 1, 167, 2, 3697, 3 },
  { 90, 1, 165, 2, 3697, 3 },
  { 155, 1, 165, 2, 3697, 3 },
  { 202, 1, 163, 2, 3697, 3 },
  { 244, 1, 163, 2, 3697, 3 },
  { 285, 1, 161, 2, 3697, 3 },
  { 320, 1, 161, 2, 3697, 3 },
  { 356, 1, 159, 2, 3697, 3 },
  { 387, 1, 159, 2, 3697, 3 },
  { 423, 1, 157, 2, 3697, 3 },
  { 27, 1, 157, 2, 3697, 3 },
  { 102, 1, 155, 2, 3697, 3 },
  { 167, 1, 155, 2, 3697, 3 },
  { 214, 1, 153, 2, 3697, 3 },
  { 256, 1, 153, 2, 3697, 3 },
  { 297, 1, 151, 2, 3697, 3 },
  { 328, 1, 151, 2, 3697, 3 },
  { 364, 1, 149, 2, 3697, 3 },
  { 395, 1, 149, 2, 3697, 3 },
  { 431, 1, 147, 2, 3697, 3 },
  { 35, 1, 147, 2, 3697, 3 },
  { 110, 1, 145, 2, 3697, 3 },
  { 69, 82, 1, 5, 1218, 20 },
  { 144, 85, 1, 5, 1218, 20 },
  { 186, 88, 1, 5, 1218, 20 },
  { 233, 91, 1, 5, 1218, 20 },
  { 269, 94, 1, 5, 1218, 20 },
  { 313, 97, 1, 5, 1218, 20 },
  { 344, 100, 1, 5, 1218, 20 },
  { 380, 103, 1, 5, 1218, 20 },
  { 411, 106, 1, 5, 1218, 20 },
  { 444, 109, 1, 5, 1218, 20 },
  { 12, 112, 1, 5, 1218, 20 },
  { 94, 115, 1, 5, 1218, 20 },
  { 159, 118, 1, 5, 1218, 20 },
  { 206, 121, 1, 5, 1218, 20 },
  { 248, 124, 1, 5, 1218, 20 },
  { 289, 127, 1, 5, 1218, 20 },
  { 72, 194, 1, 0, 2241, 11 },
  { 189, 194, 1, 0, 2241, 11 },
  { 272, 191, 1, 0, 80, 14 },
  { 347, 79, 1, 0, 352, 8 },
  { 414, 239, 1, 0, 2128, 11 },
  { 16, 244, 1, 0, 2080, 11 },
  { 77, 1, 242, 2, 176, 0 },
};

extern const MCPhysReg HexagonRegUnitRoots[][2] = {
  { Hexagon::CS0 },
  { Hexagon::CS1 },
  { Hexagon::GP },
  { Hexagon::PC },
  { Hexagon::UGP },
  { Hexagon::UPCL },
  { Hexagon::UPCH },
  { Hexagon::USR_OVF },
  { Hexagon::USR, Hexagon::C8 },
  { Hexagon::C5 },
  { Hexagon::C6, Hexagon::M0 },
  { Hexagon::C7, Hexagon::M1 },
  { Hexagon::R0 },
  { Hexagon::R1 },
  { Hexagon::R2 },
  { Hexagon::R3 },
  { Hexagon::R4 },
  { Hexagon::R5 },
  { Hexagon::R6 },
  { Hexagon::R7 },
  { Hexagon::R8 },
  { Hexagon::R9 },
  { Hexagon::R10 },
  { Hexagon::R11 },
  { Hexagon::R12 },
  { Hexagon::R13 },
  { Hexagon::R14 },
  { Hexagon::R15 },
  { Hexagon::R16 },
  { Hexagon::R17 },
  { Hexagon::R18 },
  { Hexagon::R19 },
  { Hexagon::R20 },
  { Hexagon::R21 },
  { Hexagon::R22 },
  { Hexagon::R23 },
  { Hexagon::R24 },
  { Hexagon::R25 },
  { Hexagon::R26 },
  { Hexagon::R27 },
  { Hexagon::R28 },
  { Hexagon::R29 },
  { Hexagon::R30 },
  { Hexagon::R31 },
  { Hexagon::LC0 },
  { Hexagon::LC1 },
  { Hexagon::P0, Hexagon::P3_0 },
  { Hexagon::P1, Hexagon::P3_0 },
  { Hexagon::P2, Hexagon::P3_0 },
  { Hexagon::P3, Hexagon::P3_0 },
  { Hexagon::Q0 },
  { Hexagon::Q1 },
  { Hexagon::Q2 },
  { Hexagon::Q3 },
  { Hexagon::SA0 },
  { Hexagon::SA1 },
  { Hexagon::V0 },
  { Hexagon::V1 },
  { Hexagon::V2 },
  { Hexagon::V3 },
  { Hexagon::V4 },
  { Hexagon::V5 },
  { Hexagon::V6 },
  { Hexagon::V7 },
  { Hexagon::V8 },
  { Hexagon::V9 },
  { Hexagon::V10 },
  { Hexagon::V11 },
  { Hexagon::V12 },
  { Hexagon::V13 },
  { Hexagon::V14 },
  { Hexagon::V15 },
  { Hexagon::V16 },
  { Hexagon::V17 },
  { Hexagon::V18 },
  { Hexagon::V19 },
  { Hexagon::V20 },
  { Hexagon::V21 },
  { Hexagon::V22 },
  { Hexagon::V23 },
  { Hexagon::V24 },
  { Hexagon::V25 },
  { Hexagon::V26 },
  { Hexagon::V27 },
  { Hexagon::V28 },
  { Hexagon::V29 },
  { Hexagon::V30 },
  { Hexagon::V31 },
};

namespace {     // Register classes...
  // UsrBits Register Class...
  const MCPhysReg UsrBits[] = {
    Hexagon::USR_OVF, 
  };

  // UsrBits Bit set.
  const uint8_t UsrBitsBits[] = {
    0x00, 0x02, 
  };

  // IntRegs Register Class...
  const MCPhysReg IntRegs[] = {
    Hexagon::R0, Hexagon::R1, Hexagon::R2, Hexagon::R3, Hexagon::R4, Hexagon::R5, Hexagon::R6, Hexagon::R7, Hexagon::R8, Hexagon::R9, Hexagon::R12, Hexagon::R13, Hexagon::R14, Hexagon::R15, Hexagon::R16, Hexagon::R17, Hexagon::R18, Hexagon::R19, Hexagon::R20, Hexagon::R21, Hexagon::R22, Hexagon::R23, Hexagon::R24, Hexagon::R25, Hexagon::R26, Hexagon::R27, Hexagon::R28, Hexagon::R10, Hexagon::R11, Hexagon::R29, Hexagon::R30, Hexagon::R31, 
  };

  // IntRegs Bit set.
  const uint8_t IntRegsBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0xff, 0xff, 0xff, 0x0f, 
  };

  // CtrRegs Register Class...
  const MCPhysReg CtrRegs[] = {
    Hexagon::LC0, Hexagon::SA0, Hexagon::LC1, Hexagon::SA1, Hexagon::P3_0, Hexagon::C5, Hexagon::M0, Hexagon::M1, Hexagon::C6, Hexagon::C7, Hexagon::C8, Hexagon::CS0, Hexagon::CS1, Hexagon::UPCL, Hexagon::UPCH, Hexagon::USR, Hexagon::UGP, Hexagon::GP, Hexagon::PC, 
  };

  // CtrRegs Bit set.
  const uint8_t CtrRegsBits[] = {
    0xdc, 0xfd, 0x00, 0x00, 0x0f, 0x00, 0x00, 0x00, 0x00, 0x30, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x10, 
  };

  // IntRegsLow8 Register Class...
  const MCPhysReg IntRegsLow8[] = {
    Hexagon::R7, Hexagon::R6, Hexagon::R5, Hexagon::R4, Hexagon::R3, Hexagon::R2, Hexagon::R1, Hexagon::R0, 
  };

  // IntRegsLow8 Bit set.
  const uint8_t IntRegsLow8Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0x0f, 
  };

  // PredRegs Register Class...
  const MCPhysReg PredRegs[] = {
    Hexagon::P0, Hexagon::P1, Hexagon::P2, Hexagon::P3, 
  };

  // PredRegs Bit set.
  const uint8_t PredRegsBits[] = {
    0x00, 0x00, 0x00, 0x00, 0xf0, 
  };

  // ModRegs Register Class...
  const MCPhysReg ModRegs[] = {
    Hexagon::M0, Hexagon::M1, 
  };

  // ModRegs Bit set.
  const uint8_t ModRegsBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x0c, 
  };

  // CtrRegs_with_subreg_overflow Register Class...
  const MCPhysReg CtrRegs_with_subreg_overflow[] = {
    Hexagon::USR, 
  };

  // CtrRegs_with_subreg_overflow Bit set.
  const uint8_t CtrRegs_with_subreg_overflowBits[] = {
    0x00, 0x01, 
  };

  // DoubleRegs Register Class...
  const MCPhysReg DoubleRegs[] = {
    Hexagon::D0, Hexagon::D1, Hexagon::D2, Hexagon::D3, Hexagon::D4, Hexagon::D6, Hexagon::D7, Hexagon::D8, Hexagon::D9, Hexagon::D10, Hexagon::D11, Hexagon::D12, Hexagon::D13, Hexagon::D5, Hexagon::D14, Hexagon::D15, 
  };

  // DoubleRegs Bit set.
  const uint8_t DoubleRegsBits[] = {
    0x00, 0x00, 0xff, 0xff, 
  };

  // CtrRegs64 Register Class...
  const MCPhysReg CtrRegs64[] = {
    Hexagon::C1_0, Hexagon::C3_2, Hexagon::C7_6, Hexagon::C9_8, Hexagon::C11_10, Hexagon::CS, Hexagon::UPC, 
  };

  // CtrRegs64 Bit set.
  const uint8_t CtrRegs64Bits[] = {
    0x22, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0x0e, 
  };

  // DoubleRegs_with_isub_hi_in_IntRegsLow8 Register Class...
  const MCPhysReg DoubleRegs_with_isub_hi_in_IntRegsLow8[] = {
    Hexagon::D0, Hexagon::D1, Hexagon::D2, Hexagon::D3, 
  };

  // DoubleRegs_with_isub_hi_in_IntRegsLow8 Bit set.
  const uint8_t DoubleRegs_with_isub_hi_in_IntRegsLow8Bits[] = {
    0x00, 0x00, 0x0f, 
  };

  // VectorRegs Register Class...
  const MCPhysReg VectorRegs[] = {
    Hexagon::V0, Hexagon::V1, Hexagon::V2, Hexagon::V3, Hexagon::V4, Hexagon::V5, Hexagon::V6, Hexagon::V7, Hexagon::V8, Hexagon::V9, Hexagon::V10, Hexagon::V11, Hexagon::V12, Hexagon::V13, Hexagon::V14, Hexagon::V15, Hexagon::V16, Hexagon::V17, Hexagon::V18, Hexagon::V19, Hexagon::V20, Hexagon::V21, Hexagon::V22, Hexagon::V23, Hexagon::V24, Hexagon::V25, Hexagon::V26, Hexagon::V27, Hexagon::V28, Hexagon::V29, Hexagon::V30, Hexagon::V31, 
  };

  // VectorRegs Bit set.
  const uint8_t VectorRegsBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0xff, 0xff, 0xff, 0x3f, 
  };

  // VecPredRegs Register Class...
  const MCPhysReg VecPredRegs[] = {
    Hexagon::Q0, Hexagon::Q1, Hexagon::Q2, Hexagon::Q3, 
  };

  // VecPredRegs Bit set.
  const uint8_t VecPredRegsBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x0f, 
  };

  // VectorRegs128B Register Class...
  const MCPhysReg VectorRegs128B[] = {
    Hexagon::V0, Hexagon::V1, Hexagon::V2, Hexagon::V3, Hexagon::V4, Hexagon::V5, Hexagon::V6, Hexagon::V7, Hexagon::V8, Hexagon::V9, Hexagon::V10, Hexagon::V11, Hexagon::V12, Hexagon::V13, Hexagon::V14, Hexagon::V15, Hexagon::V16, Hexagon::V17, Hexagon::V18, Hexagon::V19, Hexagon::V20, Hexagon::V21, Hexagon::V22, Hexagon::V23, Hexagon::V24, Hexagon::V25, Hexagon::V26, Hexagon::V27, Hexagon::V28, Hexagon::V29, Hexagon::V30, Hexagon::V31, 
  };

  // VectorRegs128B Bit set.
  const uint8_t VectorRegs128BBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0xff, 0xff, 0xff, 0x3f, 
  };

  // VecDblRegs Register Class...
  const MCPhysReg VecDblRegs[] = {
    Hexagon::W0, Hexagon::W1, Hexagon::W2, Hexagon::W3, Hexagon::W4, Hexagon::W5, Hexagon::W6, Hexagon::W7, Hexagon::W8, Hexagon::W9, Hexagon::W10, Hexagon::W11, Hexagon::W12, Hexagon::W13, Hexagon::W14, Hexagon::W15, 
  };

  // VecDblRegs Bit set.
  const uint8_t VecDblRegsBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0xff, 0x3f, 
  };

  // VecPredRegs128B Register Class...
  const MCPhysReg VecPredRegs128B[] = {
    Hexagon::Q0, Hexagon::Q1, Hexagon::Q2, Hexagon::Q3, 
  };

  // VecPredRegs128B Bit set.
  const uint8_t VecPredRegs128BBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x0f, 
  };

  // VecDblRegs128B Register Class...
  const MCPhysReg VecDblRegs128B[] = {
    Hexagon::W0, Hexagon::W1, Hexagon::W2, Hexagon::W3, Hexagon::W4, Hexagon::W5, Hexagon::W6, Hexagon::W7, Hexagon::W8, Hexagon::W9, Hexagon::W10, Hexagon::W11, Hexagon::W12, Hexagon::W13, Hexagon::W14, Hexagon::W15, 
  };

  // VecDblRegs128B Bit set.
  const uint8_t VecDblRegs128BBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0xff, 0x3f, 
  };

} // end anonymous namespace

extern const char HexagonRegClassStrings[] = {
  /* 0 */ 'C', 't', 'r', 'R', 'e', 'g', 's', '6', '4', 0,
  /* 10 */ 'D', 'o', 'u', 'b', 'l', 'e', 'R', 'e', 'g', 's', '_', 'w', 'i', 't', 'h', '_', 'i', 's', 'u', 'b', '_', 'h', 'i', '_', 'i', 'n', '_', 'I', 'n', 't', 'R', 'e', 'g', 's', 'L', 'o', 'w', '8', 0,
  /* 49 */ 'V', 'e', 'c', 'P', 'r', 'e', 'd', 'R', 'e', 'g', 's', '1', '2', '8', 'B', 0,
  /* 65 */ 'V', 'e', 'c', 'D', 'b', 'l', 'R', 'e', 'g', 's', '1', '2', '8', 'B', 0,
  /* 80 */ 'V', 'e', 'c', 't', 'o', 'r', 'R', 'e', 'g', 's', '1', '2', '8', 'B', 0,
  /* 95 */ 'V', 'e', 'c', 'P', 'r', 'e', 'd', 'R', 'e', 'g', 's', 0,
  /* 107 */ 'M', 'o', 'd', 'R', 'e', 'g', 's', 0,
  /* 115 */ 'D', 'o', 'u', 'b', 'l', 'e', 'R', 'e', 'g', 's', 0,
  /* 126 */ 'V', 'e', 'c', 'D', 'b', 'l', 'R', 'e', 'g', 's', 0,
  /* 137 */ 'V', 'e', 'c', 't', 'o', 'r', 'R', 'e', 'g', 's', 0,
  /* 148 */ 'C', 't', 'r', 'R', 'e', 'g', 's', 0,
  /* 156 */ 'I', 'n', 't', 'R', 'e', 'g', 's', 0,
  /* 164 */ 'U', 's', 'r', 'B', 'i', 't', 's', 0,
  /* 172 */ 'C', 't', 'r', 'R', 'e', 'g', 's', '_', 'w', 'i', 't', 'h', '_', 's', 'u', 'b', 'r', 'e', 'g', '_', 'o', 'v', 'e', 'r', 'f', 'l', 'o', 'w', 0,
};

extern const MCRegisterClass HexagonMCRegisterClasses[] = {
  { UsrBits, UsrBitsBits, 164, 1, sizeof(UsrBitsBits), Hexagon::UsrBitsRegClassID, 0, 0, 1, false },
  { IntRegs, IntRegsBits, 156, 32, sizeof(IntRegsBits), Hexagon::IntRegsRegClassID, 4, 4, 1, true },
  { CtrRegs, CtrRegsBits, 148, 19, sizeof(CtrRegsBits), Hexagon::CtrRegsRegClassID, 4, 4, 1, false },
  { IntRegsLow8, IntRegsLow8Bits, 37, 8, sizeof(IntRegsLow8Bits), Hexagon::IntRegsLow8RegClassID, 4, 4, 1, true },
  { PredRegs, PredRegsBits, 98, 4, sizeof(PredRegsBits), Hexagon::PredRegsRegClassID, 4, 4, 1, true },
  { ModRegs, ModRegsBits, 107, 2, sizeof(ModRegsBits), Hexagon::ModRegsRegClassID, 4, 4, 1, true },
  { CtrRegs_with_subreg_overflow, CtrRegs_with_subreg_overflowBits, 172, 1, sizeof(CtrRegs_with_subreg_overflowBits), Hexagon::CtrRegs_with_subreg_overflowRegClassID, 4, 4, 1, false },
  { DoubleRegs, DoubleRegsBits, 115, 16, sizeof(DoubleRegsBits), Hexagon::DoubleRegsRegClassID, 8, 8, 1, true },
  { CtrRegs64, CtrRegs64Bits, 0, 7, sizeof(CtrRegs64Bits), Hexagon::CtrRegs64RegClassID, 8, 8, 1, false },
  { DoubleRegs_with_isub_hi_in_IntRegsLow8, DoubleRegs_with_isub_hi_in_IntRegsLow8Bits, 10, 4, sizeof(DoubleRegs_with_isub_hi_in_IntRegsLow8Bits), Hexagon::DoubleRegs_with_isub_hi_in_IntRegsLow8RegClassID, 8, 8, 1, true },
  { VectorRegs, VectorRegsBits, 137, 32, sizeof(VectorRegsBits), Hexagon::VectorRegsRegClassID, 64, 64, 1, true },
  { VecPredRegs, VecPredRegsBits, 95, 4, sizeof(VecPredRegsBits), Hexagon::VecPredRegsRegClassID, 64, 64, 1, true },
  { VectorRegs128B, VectorRegs128BBits, 80, 32, sizeof(VectorRegs128BBits), Hexagon::VectorRegs128BRegClassID, 128, 128, 1, true },
  { VecDblRegs, VecDblRegsBits, 126, 16, sizeof(VecDblRegsBits), Hexagon::VecDblRegsRegClassID, 128, 128, 1, true },
  { VecPredRegs128B, VecPredRegs128BBits, 49, 4, sizeof(VecPredRegs128BBits), Hexagon::VecPredRegs128BRegClassID, 128, 128, 1, true },
  { VecDblRegs128B, VecDblRegs128BBits, 65, 16, sizeof(VecDblRegs128BBits), Hexagon::VecDblRegs128BRegClassID, 256, 256, 1, true },
};

// Hexagon Dwarf<->LLVM register mappings.
extern const MCRegisterInfo::DwarfLLVMRegPair HexagonDwarfFlavour0Dwarf2L[] = {
  { 0U, Hexagon::R0 },
  { 1U, Hexagon::R1 },
  { 2U, Hexagon::R2 },
  { 3U, Hexagon::R3 },
  { 4U, Hexagon::R4 },
  { 5U, Hexagon::R5 },
  { 6U, Hexagon::R6 },
  { 7U, Hexagon::R7 },
  { 8U, Hexagon::R8 },
  { 9U, Hexagon::R9 },
  { 10U, Hexagon::R10 },
  { 11U, Hexagon::R11 },
  { 12U, Hexagon::R12 },
  { 13U, Hexagon::R13 },
  { 14U, Hexagon::R14 },
  { 15U, Hexagon::R15 },
  { 16U, Hexagon::R16 },
  { 17U, Hexagon::R17 },
  { 18U, Hexagon::R18 },
  { 19U, Hexagon::R19 },
  { 20U, Hexagon::R20 },
  { 21U, Hexagon::R21 },
  { 22U, Hexagon::R22 },
  { 23U, Hexagon::R23 },
  { 24U, Hexagon::R24 },
  { 25U, Hexagon::R25 },
  { 26U, Hexagon::R26 },
  { 27U, Hexagon::R27 },
  { 28U, Hexagon::R28 },
  { 29U, Hexagon::R29 },
  { 30U, Hexagon::R30 },
  { 31U, Hexagon::R31 },
  { 32U, Hexagon::D0 },
  { 34U, Hexagon::D1 },
  { 36U, Hexagon::D2 },
  { 38U, Hexagon::D3 },
  { 40U, Hexagon::D4 },
  { 42U, Hexagon::D5 },
  { 44U, Hexagon::D6 },
  { 46U, Hexagon::D7 },
  { 48U, Hexagon::D8 },
  { 50U, Hexagon::D9 },
  { 52U, Hexagon::D10 },
  { 54U, Hexagon::D11 },
  { 56U, Hexagon::D12 },
  { 58U, Hexagon::D13 },
  { 60U, Hexagon::D14 },
  { 62U, Hexagon::D15 },
  { 63U, Hexagon::P0 },
  { 64U, Hexagon::P1 },
  { 65U, Hexagon::P2 },
  { 66U, Hexagon::P3 },
  { 67U, Hexagon::C1_0 },
  { 68U, Hexagon::LC0 },
  { 69U, Hexagon::C3_2 },
  { 70U, Hexagon::LC1 },
  { 71U, Hexagon::P3_0 },
  { 72U, Hexagon::C7_6 },
  { 73U, Hexagon::M1 },
  { 74U, Hexagon::C9_8 },
  { 75U, Hexagon::C8 },
  { 76U, Hexagon::C11_10 },
  { 77U, Hexagon::UGP },
  { 78U, Hexagon::GP },
  { 79U, Hexagon::CS0 },
  { 80U, Hexagon::CS1 },
  { 81U, Hexagon::UPCL },
  { 82U, Hexagon::UPCH },
  { 99U, Hexagon::W0 },
  { 100U, Hexagon::V1 },
  { 101U, Hexagon::W1 },
  { 102U, Hexagon::V3 },
  { 103U, Hexagon::W2 },
  { 104U, Hexagon::V5 },
  { 105U, Hexagon::W3 },
  { 106U, Hexagon::V7 },
  { 107U, Hexagon::W4 },
  { 108U, Hexagon::V9 },
  { 109U, Hexagon::W5 },
  { 110U, Hexagon::V11 },
  { 111U, Hexagon::W6 },
  { 112U, Hexagon::V13 },
  { 113U, Hexagon::W7 },
  { 114U, Hexagon::V15 },
  { 115U, Hexagon::W8 },
  { 116U, Hexagon::V17 },
  { 117U, Hexagon::W9 },
  { 118U, Hexagon::V19 },
  { 119U, Hexagon::W10 },
  { 120U, Hexagon::V21 },
  { 121U, Hexagon::W11 },
  { 122U, Hexagon::V23 },
  { 123U, Hexagon::W12 },
  { 124U, Hexagon::V25 },
  { 125U, Hexagon::W13 },
  { 126U, Hexagon::V27 },
  { 127U, Hexagon::W14 },
  { 128U, Hexagon::V29 },
  { 129U, Hexagon::W15 },
  { 130U, Hexagon::V31 },
  { 131U, Hexagon::Q0 },
  { 132U, Hexagon::Q1 },
  { 133U, Hexagon::Q2 },
  { 134U, Hexagon::Q3 },
};
extern const unsigned HexagonDwarfFlavour0Dwarf2LSize = array_lengthof(HexagonDwarfFlavour0Dwarf2L);

extern const MCRegisterInfo::DwarfLLVMRegPair HexagonEHFlavour0Dwarf2L[] = {
  { 0U, Hexagon::R0 },
  { 1U, Hexagon::R1 },
  { 2U, Hexagon::R2 },
  { 3U, Hexagon::R3 },
  { 4U, Hexagon::R4 },
  { 5U, Hexagon::R5 },
  { 6U, Hexagon::R6 },
  { 7U, Hexagon::R7 },
  { 8U, Hexagon::R8 },
  { 9U, Hexagon::R9 },
  { 10U, Hexagon::R10 },
  { 11U, Hexagon::R11 },
  { 12U, Hexagon::R12 },
  { 13U, Hexagon::R13 },
  { 14U, Hexagon::R14 },
  { 15U, Hexagon::R15 },
  { 16U, Hexagon::R16 },
  { 17U, Hexagon::R17 },
  { 18U, Hexagon::R18 },
  { 19U, Hexagon::R19 },
  { 20U, Hexagon::R20 },
  { 21U, Hexagon::R21 },
  { 22U, Hexagon::R22 },
  { 23U, Hexagon::R23 },
  { 24U, Hexagon::R24 },
  { 25U, Hexagon::R25 },
  { 26U, Hexagon::R26 },
  { 27U, Hexagon::R27 },
  { 28U, Hexagon::R28 },
  { 29U, Hexagon::R29 },
  { 30U, Hexagon::R30 },
  { 31U, Hexagon::R31 },
  { 32U, Hexagon::D0 },
  { 34U, Hexagon::D1 },
  { 36U, Hexagon::D2 },
  { 38U, Hexagon::D3 },
  { 40U, Hexagon::D4 },
  { 42U, Hexagon::D5 },
  { 44U, Hexagon::D6 },
  { 46U, Hexagon::D7 },
  { 48U, Hexagon::D8 },
  { 50U, Hexagon::D9 },
  { 52U, Hexagon::D10 },
  { 54U, Hexagon::D11 },
  { 56U, Hexagon::D12 },
  { 58U, Hexagon::D13 },
  { 60U, Hexagon::D14 },
  { 62U, Hexagon::D15 },
  { 63U, Hexagon::P0 },
  { 64U, Hexagon::P1 },
  { 65U, Hexagon::P2 },
  { 66U, Hexagon::P3 },
  { 67U, Hexagon::C1_0 },
  { 68U, Hexagon::LC0 },
  { 69U, Hexagon::C3_2 },
  { 70U, Hexagon::LC1 },
  { 71U, Hexagon::P3_0 },
  { 72U, Hexagon::C7_6 },
  { 73U, Hexagon::M1 },
  { 74U, Hexagon::C9_8 },
  { 75U, Hexagon::C8 },
  { 76U, Hexagon::C11_10 },
  { 77U, Hexagon::UGP },
  { 78U, Hexagon::GP },
  { 79U, Hexagon::CS0 },
  { 80U, Hexagon::CS1 },
  { 81U, Hexagon::UPCL },
  { 82U, Hexagon::UPCH },
  { 99U, Hexagon::W0 },
  { 100U, Hexagon::V1 },
  { 101U, Hexagon::W1 },
  { 102U, Hexagon::V3 },
  { 103U, Hexagon::W2 },
  { 104U, Hexagon::V5 },
  { 105U, Hexagon::W3 },
  { 106U, Hexagon::V7 },
  { 107U, Hexagon::W4 },
  { 108U, Hexagon::V9 },
  { 109U, Hexagon::W5 },
  { 110U, Hexagon::V11 },
  { 111U, Hexagon::W6 },
  { 112U, Hexagon::V13 },
  { 113U, Hexagon::W7 },
  { 114U, Hexagon::V15 },
  { 115U, Hexagon::W8 },
  { 116U, Hexagon::V17 },
  { 117U, Hexagon::W9 },
  { 118U, Hexagon::V19 },
  { 119U, Hexagon::W10 },
  { 120U, Hexagon::V21 },
  { 121U, Hexagon::W11 },
  { 122U, Hexagon::V23 },
  { 123U, Hexagon::W12 },
  { 124U, Hexagon::V25 },
  { 125U, Hexagon::W13 },
  { 126U, Hexagon::V27 },
  { 127U, Hexagon::W14 },
  { 128U, Hexagon::V29 },
  { 129U, Hexagon::W15 },
  { 130U, Hexagon::V31 },
  { 131U, Hexagon::Q0 },
  { 132U, Hexagon::Q1 },
  { 133U, Hexagon::Q2 },
  { 134U, Hexagon::Q3 },
};
extern const unsigned HexagonEHFlavour0Dwarf2LSize = array_lengthof(HexagonEHFlavour0Dwarf2L);

extern const MCRegisterInfo::DwarfLLVMRegPair HexagonDwarfFlavour0L2Dwarf[] = {
  { Hexagon::CS, 78U },
  { Hexagon::GP, 78U },
  { Hexagon::PC, 76U },
  { Hexagon::UGP, 77U },
  { Hexagon::UPC, 80U },
  { Hexagon::UPCH, 82U },
  { Hexagon::UPCL, 81U },
  { Hexagon::USR, 75U },
  { Hexagon::C5, 72U },
  { Hexagon::C6, 73U },
  { Hexagon::C7, 74U },
  { Hexagon::C8, 75U },
  { Hexagon::CS0, 79U },
  { Hexagon::CS1, 80U },
  { Hexagon::D0, 32U },
  { Hexagon::D1, 34U },
  { Hexagon::D2, 36U },
  { Hexagon::D3, 38U },
  { Hexagon::D4, 40U },
  { Hexagon::D5, 42U },
  { Hexagon::D6, 44U },
  { Hexagon::D7, 46U },
  { Hexagon::D8, 48U },
  { Hexagon::D9, 50U },
  { Hexagon::D10, 52U },
  { Hexagon::D11, 54U },
  { Hexagon::D12, 56U },
  { Hexagon::D13, 58U },
  { Hexagon::D14, 60U },
  { Hexagon::D15, 62U },
  { Hexagon::LC0, 68U },
  { Hexagon::LC1, 70U },
  { Hexagon::M0, 72U },
  { Hexagon::M1, 73U },
  { Hexagon::P0, 63U },
  { Hexagon::P1, 64U },
  { Hexagon::P2, 65U },
  { Hexagon::P3, 66U },
  { Hexagon::Q0, 131U },
  { Hexagon::Q1, 132U },
  { Hexagon::Q2, 133U },
  { Hexagon::Q3, 134U },
  { Hexagon::R0, 0U },
  { Hexagon::R1, 1U },
  { Hexagon::R2, 2U },
  { Hexagon::R3, 3U },
  { Hexagon::R4, 4U },
  { Hexagon::R5, 5U },
  { Hexagon::R6, 6U },
  { Hexagon::R7, 7U },
  { Hexagon::R8, 8U },
  { Hexagon::R9, 9U },
  { Hexagon::R10, 10U },
  { Hexagon::R11, 11U },
  { Hexagon::R12, 12U },
  { Hexagon::R13, 13U },
  { Hexagon::R14, 14U },
  { Hexagon::R15, 15U },
  { Hexagon::R16, 16U },
  { Hexagon::R17, 17U },
  { Hexagon::R18, 18U },
  { Hexagon::R19, 19U },
  { Hexagon::R20, 20U },
  { Hexagon::R21, 21U },
  { Hexagon::R22, 22U },
  { Hexagon::R23, 23U },
  { Hexagon::R24, 24U },
  { Hexagon::R25, 25U },
  { Hexagon::R26, 26U },
  { Hexagon::R27, 27U },
  { Hexagon::R28, 28U },
  { Hexagon::R29, 29U },
  { Hexagon::R30, 30U },
  { Hexagon::R31, 31U },
  { Hexagon::SA0, 67U },
  { Hexagon::SA1, 69U },
  { Hexagon::V0, 99U },
  { Hexagon::V1, 100U },
  { Hexagon::V2, 101U },
  { Hexagon::V3, 102U },
  { Hexagon::V4, 103U },
  { Hexagon::V5, 104U },
  { Hexagon::V6, 105U },
  { Hexagon::V7, 106U },
  { Hexagon::V8, 107U },
  { Hexagon::V9, 108U },
  { Hexagon::V10, 109U },
  { Hexagon::V11, 110U },
  { Hexagon::V12, 111U },
  { Hexagon::V13, 112U },
  { Hexagon::V14, 113U },
  { Hexagon::V15, 114U },
  { Hexagon::V16, 115U },
  { Hexagon::V17, 116U },
  { Hexagon::V18, 117U },
  { Hexagon::V19, 118U },
  { Hexagon::V20, 119U },
  { Hexagon::V21, 120U },
  { Hexagon::V22, 121U },
  { Hexagon::V23, 122U },
  { Hexagon::V24, 123U },
  { Hexagon::V25, 124U },
  { Hexagon::V26, 125U },
  { Hexagon::V27, 126U },
  { Hexagon::V28, 127U },
  { Hexagon::V29, 128U },
  { Hexagon::V30, 129U },
  { Hexagon::V31, 130U },
  { Hexagon::W0, 99U },
  { Hexagon::W1, 101U },
  { Hexagon::W2, 103U },
  { Hexagon::W3, 105U },
  { Hexagon::W4, 107U },
  { Hexagon::W5, 109U },
  { Hexagon::W6, 111U },
  { Hexagon::W7, 113U },
  { Hexagon::W8, 115U },
  { Hexagon::W9, 117U },
  { Hexagon::W10, 119U },
  { Hexagon::W11, 121U },
  { Hexagon::W12, 123U },
  { Hexagon::W13, 125U },
  { Hexagon::W14, 127U },
  { Hexagon::W15, 129U },
  { Hexagon::C1_0, 67U },
  { Hexagon::C3_2, 69U },
  { Hexagon::C5_4, 71U },
  { Hexagon::C7_6, 72U },
  { Hexagon::C9_8, 74U },
  { Hexagon::C11_10, 76U },
  { Hexagon::P3_0, 71U },
};
extern const unsigned HexagonDwarfFlavour0L2DwarfSize = array_lengthof(HexagonDwarfFlavour0L2Dwarf);

extern const MCRegisterInfo::DwarfLLVMRegPair HexagonEHFlavour0L2Dwarf[] = {
  { Hexagon::CS, 78U },
  { Hexagon::GP, 78U },
  { Hexagon::PC, 76U },
  { Hexagon::UGP, 77U },
  { Hexagon::UPC, 80U },
  { Hexagon::UPCH, 82U },
  { Hexagon::UPCL, 81U },
  { Hexagon::USR, 75U },
  { Hexagon::C5, 72U },
  { Hexagon::C6, 73U },
  { Hexagon::C7, 74U },
  { Hexagon::C8, 75U },
  { Hexagon::CS0, 79U },
  { Hexagon::CS1, 80U },
  { Hexagon::D0, 32U },
  { Hexagon::D1, 34U },
  { Hexagon::D2, 36U },
  { Hexagon::D3, 38U },
  { Hexagon::D4, 40U },
  { Hexagon::D5, 42U },
  { Hexagon::D6, 44U },
  { Hexagon::D7, 46U },
  { Hexagon::D8, 48U },
  { Hexagon::D9, 50U },
  { Hexagon::D10, 52U },
  { Hexagon::D11, 54U },
  { Hexagon::D12, 56U },
  { Hexagon::D13, 58U },
  { Hexagon::D14, 60U },
  { Hexagon::D15, 62U },
  { Hexagon::LC0, 68U },
  { Hexagon::LC1, 70U },
  { Hexagon::M0, 72U },
  { Hexagon::M1, 73U },
  { Hexagon::P0, 63U },
  { Hexagon::P1, 64U },
  { Hexagon::P2, 65U },
  { Hexagon::P3, 66U },
  { Hexagon::Q0, 131U },
  { Hexagon::Q1, 132U },
  { Hexagon::Q2, 133U },
  { Hexagon::Q3, 134U },
  { Hexagon::R0, 0U },
  { Hexagon::R1, 1U },
  { Hexagon::R2, 2U },
  { Hexagon::R3, 3U },
  { Hexagon::R4, 4U },
  { Hexagon::R5, 5U },
  { Hexagon::R6, 6U },
  { Hexagon::R7, 7U },
  { Hexagon::R8, 8U },
  { Hexagon::R9, 9U },
  { Hexagon::R10, 10U },
  { Hexagon::R11, 11U },
  { Hexagon::R12, 12U },
  { Hexagon::R13, 13U },
  { Hexagon::R14, 14U },
  { Hexagon::R15, 15U },
  { Hexagon::R16, 16U },
  { Hexagon::R17, 17U },
  { Hexagon::R18, 18U },
  { Hexagon::R19, 19U },
  { Hexagon::R20, 20U },
  { Hexagon::R21, 21U },
  { Hexagon::R22, 22U },
  { Hexagon::R23, 23U },
  { Hexagon::R24, 24U },
  { Hexagon::R25, 25U },
  { Hexagon::R26, 26U },
  { Hexagon::R27, 27U },
  { Hexagon::R28, 28U },
  { Hexagon::R29, 29U },
  { Hexagon::R30, 30U },
  { Hexagon::R31, 31U },
  { Hexagon::SA0, 67U },
  { Hexagon::SA1, 69U },
  { Hexagon::V0, 99U },
  { Hexagon::V1, 100U },
  { Hexagon::V2, 101U },
  { Hexagon::V3, 102U },
  { Hexagon::V4, 103U },
  { Hexagon::V5, 104U },
  { Hexagon::V6, 105U },
  { Hexagon::V7, 106U },
  { Hexagon::V8, 107U },
  { Hexagon::V9, 108U },
  { Hexagon::V10, 109U },
  { Hexagon::V11, 110U },
  { Hexagon::V12, 111U },
  { Hexagon::V13, 112U },
  { Hexagon::V14, 113U },
  { Hexagon::V15, 114U },
  { Hexagon::V16, 115U },
  { Hexagon::V17, 116U },
  { Hexagon::V18, 117U },
  { Hexagon::V19, 118U },
  { Hexagon::V20, 119U },
  { Hexagon::V21, 120U },
  { Hexagon::V22, 121U },
  { Hexagon::V23, 122U },
  { Hexagon::V24, 123U },
  { Hexagon::V25, 124U },
  { Hexagon::V26, 125U },
  { Hexagon::V27, 126U },
  { Hexagon::V28, 127U },
  { Hexagon::V29, 128U },
  { Hexagon::V30, 129U },
  { Hexagon::V31, 130U },
  { Hexagon::W0, 99U },
  { Hexagon::W1, 101U },
  { Hexagon::W2, 103U },
  { Hexagon::W3, 105U },
  { Hexagon::W4, 107U },
  { Hexagon::W5, 109U },
  { Hexagon::W6, 111U },
  { Hexagon::W7, 113U },
  { Hexagon::W8, 115U },
  { Hexagon::W9, 117U },
  { Hexagon::W10, 119U },
  { Hexagon::W11, 121U },
  { Hexagon::W12, 123U },
  { Hexagon::W13, 125U },
  { Hexagon::W14, 127U },
  { Hexagon::W15, 129U },
  { Hexagon::C1_0, 67U },
  { Hexagon::C3_2, 69U },
  { Hexagon::C5_4, 71U },
  { Hexagon::C7_6, 72U },
  { Hexagon::C9_8, 74U },
  { Hexagon::C11_10, 76U },
  { Hexagon::P3_0, 71U },
};
extern const unsigned HexagonEHFlavour0L2DwarfSize = array_lengthof(HexagonEHFlavour0L2Dwarf);

extern const uint16_t HexagonRegEncodingTable[] = {
  0,
  12,
  11,
  9,
  10,
  14,
  15,
  14,
  8,
  0,
  5,
  6,
  7,
  8,
  12,
  13,
  0,
  2,
  4,
  6,
  8,
  10,
  12,
  14,
  16,
  18,
  20,
  22,
  24,
  26,
  28,
  30,
  1,
  3,
  0,
  1,
  0,
  1,
  2,
  3,
  0,
  1,
  2,
  3,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  24,
  25,
  26,
  27,
  28,
  29,
  30,
  31,
  0,
  2,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  24,
  25,
  26,
  27,
  28,
  29,
  30,
  31,
  0,
  2,
  4,
  6,
  8,
  10,
  12,
  14,
  16,
  18,
  20,
  22,
  24,
  26,
  28,
  30,
  0,
  2,
  4,
  6,
  8,
  10,
  4,
};
static inline void InitHexagonMCRegisterInfo(MCRegisterInfo *RI, unsigned RA, unsigned DwarfFlavour = 0, unsigned EHFlavour = 0, unsigned PC = 0) {
  RI->InitMCRegisterInfo(HexagonRegDesc, 133, RA, PC, HexagonMCRegisterClasses, 16, HexagonRegUnitRoots, 88, HexagonRegDiffLists, HexagonLaneMaskLists, HexagonRegStrings, HexagonRegClassStrings, HexagonSubRegIdxLists, 6,
HexagonSubRegIdxRanges, HexagonRegEncodingTable);

  switch (DwarfFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    RI->mapDwarfRegsToLLVMRegs(HexagonDwarfFlavour0Dwarf2L, HexagonDwarfFlavour0Dwarf2LSize, false);
    break;
  }
  switch (EHFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    RI->mapDwarfRegsToLLVMRegs(HexagonEHFlavour0Dwarf2L, HexagonEHFlavour0Dwarf2LSize, true);
    break;
  }
  switch (DwarfFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    RI->mapLLVMRegsToDwarfRegs(HexagonDwarfFlavour0L2Dwarf, HexagonDwarfFlavour0L2DwarfSize, false);
    break;
  }
  switch (EHFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    RI->mapLLVMRegsToDwarfRegs(HexagonEHFlavour0L2Dwarf, HexagonEHFlavour0L2DwarfSize, true);
    break;
  }
}

} // end namespace llvm

#endif // GET_REGINFO_MC_DESC

/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* Register Information Header Fragment                                       *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_REGINFO_HEADER
#undef GET_REGINFO_HEADER

#include "llvm/Target/TargetRegisterInfo.h"

namespace llvm {

class HexagonFrameLowering;

struct HexagonGenRegisterInfo : public TargetRegisterInfo {
  explicit HexagonGenRegisterInfo(unsigned RA, unsigned D = 0, unsigned E = 0, unsigned PC = 0);
  unsigned composeSubRegIndicesImpl(unsigned, unsigned) const override;
  LaneBitmask composeSubRegIndexLaneMaskImpl(unsigned, LaneBitmask) const override;
  LaneBitmask reverseComposeSubRegIndexLaneMaskImpl(unsigned, LaneBitmask) const override;
  const TargetRegisterClass *getSubClassWithSubReg(const TargetRegisterClass*, unsigned) const override;
  const RegClassWeight &getRegClassWeight(const TargetRegisterClass *RC) const override;
  unsigned getRegUnitWeight(unsigned RegUnit) const override;
  unsigned getNumRegPressureSets() const override;
  const char *getRegPressureSetName(unsigned Idx) const override;
  unsigned getRegPressureSetLimit(const MachineFunction &MF, unsigned Idx) const override;
  const int *getRegClassPressureSets(const TargetRegisterClass *RC) const override;
  const int *getRegUnitPressureSets(unsigned RegUnit) const override;
  ArrayRef<const char *> getRegMaskNames() const override;
  ArrayRef<const uint32_t *> getRegMasks() const override;
  /// Devirtualized TargetFrameLowering.
  static const HexagonFrameLowering *getFrameLowering(
      const MachineFunction &MF);
};

namespace Hexagon { // Register classes
  extern const TargetRegisterClass UsrBitsRegClass;
  extern const TargetRegisterClass IntRegsRegClass;
  extern const TargetRegisterClass CtrRegsRegClass;
  extern const TargetRegisterClass IntRegsLow8RegClass;
  extern const TargetRegisterClass PredRegsRegClass;
  extern const TargetRegisterClass ModRegsRegClass;
  extern const TargetRegisterClass CtrRegs_with_subreg_overflowRegClass;
  extern const TargetRegisterClass DoubleRegsRegClass;
  extern const TargetRegisterClass CtrRegs64RegClass;
  extern const TargetRegisterClass DoubleRegs_with_isub_hi_in_IntRegsLow8RegClass;
  extern const TargetRegisterClass VectorRegsRegClass;
  extern const TargetRegisterClass VecPredRegsRegClass;
  extern const TargetRegisterClass VectorRegs128BRegClass;
  extern const TargetRegisterClass VecDblRegsRegClass;
  extern const TargetRegisterClass VecPredRegs128BRegClass;
  extern const TargetRegisterClass VecDblRegs128BRegClass;
} // end namespace Hexagon

} // end namespace llvm

#endif // GET_REGINFO_HEADER

/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* Target Register and Register Classes Information                           *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_REGINFO_TARGET_DESC
#undef GET_REGINFO_TARGET_DESC

namespace llvm {

extern const MCRegisterClass HexagonMCRegisterClasses[];

static const MVT::SimpleValueType VTLists[] = {
  /* 0 */ MVT::i1, MVT::Other,
  /* 2 */ MVT::i1, MVT::v2i1, MVT::v4i1, MVT::v8i1, MVT::v4i8, MVT::v2i16, MVT::i32, MVT::Other,
  /* 10 */ MVT::i64, MVT::Other,
  /* 12 */ MVT::v512i1, MVT::Other,
  /* 14 */ MVT::v1024i1, MVT::Other,
  /* 16 */ MVT::i32, MVT::f32, MVT::v4i8, MVT::v2i16, MVT::Other,
  /* 21 */ MVT::i64, MVT::f64, MVT::v8i8, MVT::v4i16, MVT::v2i32, MVT::Other,
  /* 27 */ MVT::v64i8, MVT::v32i16, MVT::v16i32, MVT::v8i64, MVT::Other,
  /* 32 */ MVT::v128i8, MVT::v64i16, MVT::v32i32, MVT::v16i64, MVT::Other,
  /* 37 */ MVT::v256i8, MVT::v128i16, MVT::v64i32, MVT::v32i64, MVT::Other,
};

static const char *const SubRegIndexNameTable[] = { "isub_hi", "isub_lo", "subreg_overflow", "vsub_hi", "vsub_lo", "" };


static const LaneBitmask SubRegIndexLaneMaskTable[] = {
  LaneBitmask::getAll(),
  LaneBitmask(0x00000001), // isub_hi
  LaneBitmask(0x00000002), // isub_lo
  LaneBitmask(0x00000004), // subreg_overflow
  LaneBitmask(0x00000008), // vsub_hi
  LaneBitmask(0x00000010), // vsub_lo
 };



static const TargetRegisterClass *const NullRegClasses[] = { nullptr };

static const uint32_t UsrBitsSubClassMask[] = {
  0x00000001, 
  0x00000040, // subreg_overflow
};

static const uint32_t IntRegsSubClassMask[] = {
  0x0000000a, 
  0x00000280, // isub_hi
  0x00000280, // isub_lo
};

static const uint32_t CtrRegsSubClassMask[] = {
  0x00000064, 
  0x00000100, // isub_hi
  0x00000100, // isub_lo
};

static const uint32_t IntRegsLow8SubClassMask[] = {
  0x00000008, 
  0x00000200, // isub_hi
  0x00000200, // isub_lo
};

static const uint32_t PredRegsSubClassMask[] = {
  0x00000010, 
};

static const uint32_t ModRegsSubClassMask[] = {
  0x00000020, 
};

static const uint32_t CtrRegs_with_subreg_overflowSubClassMask[] = {
  0x00000040, 
};

static const uint32_t DoubleRegsSubClassMask[] = {
  0x00000280, 
};

static const uint32_t CtrRegs64SubClassMask[] = {
  0x00000100, 
};

static const uint32_t DoubleRegs_with_isub_hi_in_IntRegsLow8SubClassMask[] = {
  0x00000200, 
};

static const uint32_t VectorRegsSubClassMask[] = {
  0x00001400, 
  0x0000a000, // vsub_hi
  0x0000a000, // vsub_lo
};

static const uint32_t VecPredRegsSubClassMask[] = {
  0x00004800, 
};

static const uint32_t VectorRegs128BSubClassMask[] = {
  0x00001000, 
  0x0000a000, // vsub_hi
  0x0000a000, // vsub_lo
};

static const uint32_t VecDblRegsSubClassMask[] = {
  0x0000a000, 
};

static const uint32_t VecPredRegs128BSubClassMask[] = {
  0x00004000, 
};

static const uint32_t VecDblRegs128BSubClassMask[] = {
  0x00008000, 
};

static const uint16_t SuperRegIdxSeqs[] = {
  /* 0 */ 1, 2, 0,
  /* 3 */ 3, 0,
  /* 5 */ 4, 5, 0,
};

static const TargetRegisterClass *const IntRegsLow8Superclasses[] = {
  &Hexagon::IntRegsRegClass,
  nullptr
};

static const TargetRegisterClass *const ModRegsSuperclasses[] = {
  &Hexagon::CtrRegsRegClass,
  nullptr
};

static const TargetRegisterClass *const CtrRegs_with_subreg_overflowSuperclasses[] = {
  &Hexagon::CtrRegsRegClass,
  nullptr
};

static const TargetRegisterClass *const DoubleRegs_with_isub_hi_in_IntRegsLow8Superclasses[] = {
  &Hexagon::DoubleRegsRegClass,
  nullptr
};

static const TargetRegisterClass *const VectorRegs128BSuperclasses[] = {
  &Hexagon::VectorRegsRegClass,
  nullptr
};

static const TargetRegisterClass *const VecPredRegs128BSuperclasses[] = {
  &Hexagon::VecPredRegsRegClass,
  nullptr
};

static const TargetRegisterClass *const VecDblRegs128BSuperclasses[] = {
  &Hexagon::VecDblRegsRegClass,
  nullptr
};


namespace Hexagon {   // Register class instances
  extern const TargetRegisterClass UsrBitsRegClass = {
    &HexagonMCRegisterClasses[UsrBitsRegClassID],
    VTLists + 0,
    UsrBitsSubClassMask,
    SuperRegIdxSeqs + 3,
    LaneBitmask(0x00000001),
    0,
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    NullRegClasses,
    nullptr
  };

  extern const TargetRegisterClass IntRegsRegClass = {
    &HexagonMCRegisterClasses[IntRegsRegClassID],
    VTLists + 16,
    IntRegsSubClassMask,
    SuperRegIdxSeqs + 0,
    LaneBitmask(0x00000001),
    0,
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    NullRegClasses,
    nullptr
  };

  extern const TargetRegisterClass CtrRegsRegClass = {
    &HexagonMCRegisterClasses[CtrRegsRegClassID],
    VTLists + 8,
    CtrRegsSubClassMask,
    SuperRegIdxSeqs + 0,
    LaneBitmask(0x00000004),
    0,
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    NullRegClasses,
    nullptr
  };

  extern const TargetRegisterClass IntRegsLow8RegClass = {
    &HexagonMCRegisterClasses[IntRegsLow8RegClassID],
    VTLists + 8,
    IntRegsLow8SubClassMask,
    SuperRegIdxSeqs + 0,
    LaneBitmask(0x00000001),
    0,
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    IntRegsLow8Superclasses,
    nullptr
  };

  extern const TargetRegisterClass PredRegsRegClass = {
    &HexagonMCRegisterClasses[PredRegsRegClassID],
    VTLists + 2,
    PredRegsSubClassMask,
    SuperRegIdxSeqs + 2,
    LaneBitmask(0x00000001),
    0,
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    NullRegClasses,
    nullptr
  };

  extern const TargetRegisterClass ModRegsRegClass = {
    &HexagonMCRegisterClasses[ModRegsRegClassID],
    VTLists + 8,
    ModRegsSubClassMask,
    SuperRegIdxSeqs + 2,
    LaneBitmask(0x00000001),
    0,
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    ModRegsSuperclasses,
    nullptr
  };

  extern const TargetRegisterClass CtrRegs_with_subreg_overflowRegClass = {
    &HexagonMCRegisterClasses[CtrRegs_with_subreg_overflowRegClassID],
    VTLists + 8,
    CtrRegs_with_subreg_overflowSubClassMask,
    SuperRegIdxSeqs + 2,
    LaneBitmask(0x00000004),
    0,
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    CtrRegs_with_subreg_overflowSuperclasses,
    nullptr
  };

  extern const TargetRegisterClass DoubleRegsRegClass = {
    &HexagonMCRegisterClasses[DoubleRegsRegClassID],
    VTLists + 21,
    DoubleRegsSubClassMask,
    SuperRegIdxSeqs + 2,
    LaneBitmask(0x00000003),
    0,
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    NullRegClasses,
    nullptr
  };

  extern const TargetRegisterClass CtrRegs64RegClass = {
    &HexagonMCRegisterClasses[CtrRegs64RegClassID],
    VTLists + 10,
    CtrRegs64SubClassMask,
    SuperRegIdxSeqs + 2,
    LaneBitmask(0x00000003),
    0,
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    NullRegClasses,
    nullptr
  };

  extern const TargetRegisterClass DoubleRegs_with_isub_hi_in_IntRegsLow8RegClass = {
    &HexagonMCRegisterClasses[DoubleRegs_with_isub_hi_in_IntRegsLow8RegClassID],
    VTLists + 21,
    DoubleRegs_with_isub_hi_in_IntRegsLow8SubClassMask,
    SuperRegIdxSeqs + 2,
    LaneBitmask(0x00000003),
    0,
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    DoubleRegs_with_isub_hi_in_IntRegsLow8Superclasses,
    nullptr
  };

  extern const TargetRegisterClass VectorRegsRegClass = {
    &HexagonMCRegisterClasses[VectorRegsRegClassID],
    VTLists + 27,
    VectorRegsSubClassMask,
    SuperRegIdxSeqs + 5,
    LaneBitmask(0x00000001),
    0,
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    NullRegClasses,
    nullptr
  };

  extern const TargetRegisterClass VecPredRegsRegClass = {
    &HexagonMCRegisterClasses[VecPredRegsRegClassID],
    VTLists + 12,
    VecPredRegsSubClassMask,
    SuperRegIdxSeqs + 2,
    LaneBitmask(0x00000001),
    0,
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    NullRegClasses,
    nullptr
  };

  extern const TargetRegisterClass VectorRegs128BRegClass = {
    &HexagonMCRegisterClasses[VectorRegs128BRegClassID],
    VTLists + 32,
    VectorRegs128BSubClassMask,
    SuperRegIdxSeqs + 5,
    LaneBitmask(0x00000001),
    0,
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    VectorRegs128BSuperclasses,
    nullptr
  };

  extern const TargetRegisterClass VecDblRegsRegClass = {
    &HexagonMCRegisterClasses[VecDblRegsRegClassID],
    VTLists + 32,
    VecDblRegsSubClassMask,
    SuperRegIdxSeqs + 2,
    LaneBitmask(0x00000018),
    0,
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    NullRegClasses,
    nullptr
  };

  extern const TargetRegisterClass VecPredRegs128BRegClass = {
    &HexagonMCRegisterClasses[VecPredRegs128BRegClassID],
    VTLists + 14,
    VecPredRegs128BSubClassMask,
    SuperRegIdxSeqs + 2,
    LaneBitmask(0x00000001),
    0,
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    VecPredRegs128BSuperclasses,
    nullptr
  };

  extern const TargetRegisterClass VecDblRegs128BRegClass = {
    &HexagonMCRegisterClasses[VecDblRegs128BRegClassID],
    VTLists + 37,
    VecDblRegs128BSubClassMask,
    SuperRegIdxSeqs + 2,
    LaneBitmask(0x00000018),
    0,
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    VecDblRegs128BSuperclasses,
    nullptr
  };

} // end namespace Hexagon

namespace {
  const TargetRegisterClass* const RegisterClasses[] = {
    &Hexagon::UsrBitsRegClass,
    &Hexagon::IntRegsRegClass,
    &Hexagon::CtrRegsRegClass,
    &Hexagon::IntRegsLow8RegClass,
    &Hexagon::PredRegsRegClass,
    &Hexagon::ModRegsRegClass,
    &Hexagon::CtrRegs_with_subreg_overflowRegClass,
    &Hexagon::DoubleRegsRegClass,
    &Hexagon::CtrRegs64RegClass,
    &Hexagon::DoubleRegs_with_isub_hi_in_IntRegsLow8RegClass,
    &Hexagon::VectorRegsRegClass,
    &Hexagon::VecPredRegsRegClass,
    &Hexagon::VectorRegs128BRegClass,
    &Hexagon::VecDblRegsRegClass,
    &Hexagon::VecPredRegs128BRegClass,
    &Hexagon::VecDblRegs128BRegClass,
  };
} // end anonymous namespace

static const TargetRegisterInfoDesc HexagonRegInfoDesc[] = { // Extra Descriptors
  { 0, false },
  { 0, false },
  { 0, false },
  { 0, false },
  { 0, false },
  { 0, false },
  { 0, false },
  { 0, false },
  { 0, false },
  { 0, false },
  { 0, false },
  { 0, false },
  { 0, false },
  { 0, false },
  { 0, false },
  { 0, false },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, false },
  { 0, false },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, false },
  { 0, false },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, true },
  { 0, false },
  { 0, false },
  { 0, false },
  { 0, false },
  { 0, false },
  { 0, false },
  { 0, false },
};
unsigned HexagonGenRegisterInfo::composeSubRegIndicesImpl(unsigned IdxA, unsigned IdxB) const {
  static const uint8_t Rows[1][5] = {
    { 0, 0, 0, 0, 0, },
  };

  --IdxA; assert(IdxA < 5);
  --IdxB; assert(IdxB < 5);
  return Rows[0][IdxB];
}

  struct MaskRolOp {
    LaneBitmask Mask;
    uint8_t  RotateLeft;
  };
  static const MaskRolOp LaneMaskComposeSequences[] = {
    { LaneBitmask(0xFFFFFFFF),  0 }, { LaneBitmask::getNone(), 0 },   // Sequence 0
    { LaneBitmask(0xFFFFFFFF),  1 }, { LaneBitmask::getNone(), 0 },   // Sequence 2
    { LaneBitmask(0xFFFFFFFF),  2 }, { LaneBitmask::getNone(), 0 },   // Sequence 4
    { LaneBitmask(0xFFFFFFFF),  3 }, { LaneBitmask::getNone(), 0 },   // Sequence 6
    { LaneBitmask(0xFFFFFFFF),  4 }, { LaneBitmask::getNone(), 0 }  // Sequence 8
  };
  static const MaskRolOp *const CompositeSequences[] = {
    &LaneMaskComposeSequences[0], // to isub_hi
    &LaneMaskComposeSequences[2], // to isub_lo
    &LaneMaskComposeSequences[4], // to subreg_overflow
    &LaneMaskComposeSequences[6], // to vsub_hi
    &LaneMaskComposeSequences[8] // to vsub_lo
  };

LaneBitmask HexagonGenRegisterInfo::composeSubRegIndexLaneMaskImpl(unsigned IdxA, LaneBitmask LaneMask) const {
  --IdxA; assert(IdxA < 5 && "Subregister index out of bounds");
  LaneBitmask Result;
  for (const MaskRolOp *Ops = CompositeSequences[IdxA]; Ops->Mask.any(); ++Ops) {
    LaneBitmask::Type M = LaneMask.getAsInteger() & Ops->Mask.getAsInteger();
    if (unsigned S = Ops->RotateLeft)
      Result |= LaneBitmask((M << S) | (M >> (LaneBitmask::BitWidth - S)));
    else
      Result |= LaneBitmask(M);
  }
  return Result;
}

LaneBitmask HexagonGenRegisterInfo::reverseComposeSubRegIndexLaneMaskImpl(unsigned IdxA,  LaneBitmask LaneMask) const {
  LaneMask &= getSubRegIndexLaneMask(IdxA);
  --IdxA; assert(IdxA < 5 && "Subregister index out of bounds");
  LaneBitmask Result;
  for (const MaskRolOp *Ops = CompositeSequences[IdxA]; Ops->Mask.any(); ++Ops) {
    LaneBitmask::Type M = LaneMask.getAsInteger();
    if (unsigned S = Ops->RotateLeft)
      Result |= LaneBitmask((M >> S) | (M << (LaneBitmask::BitWidth - S)));
    else
      Result |= LaneBitmask(M);
  }
  return Result;
}

const TargetRegisterClass *HexagonGenRegisterInfo::getSubClassWithSubReg(const TargetRegisterClass *RC, unsigned Idx) const {
  static const uint8_t Table[16][5] = {
    {	// UsrBits
      0,	// isub_hi
      0,	// isub_lo
      0,	// subreg_overflow
      0,	// vsub_hi
      0,	// vsub_lo
    },
    {	// IntRegs
      0,	// isub_hi
      0,	// isub_lo
      0,	// subreg_overflow
      0,	// vsub_hi
      0,	// vsub_lo
    },
    {	// CtrRegs
      0,	// isub_hi
      0,	// isub_lo
      7,	// subreg_overflow -> CtrRegs_with_subreg_overflow
      0,	// vsub_hi
      0,	// vsub_lo
    },
    {	// IntRegsLow8
      0,	// isub_hi
      0,	// isub_lo
      0,	// subreg_overflow
      0,	// vsub_hi
      0,	// vsub_lo
    },
    {	// PredRegs
      0,	// isub_hi
      0,	// isub_lo
      0,	// subreg_overflow
      0,	// vsub_hi
      0,	// vsub_lo
    },
    {	// ModRegs
      0,	// isub_hi
      0,	// isub_lo
      0,	// subreg_overflow
      0,	// vsub_hi
      0,	// vsub_lo
    },
    {	// CtrRegs_with_subreg_overflow
      0,	// isub_hi
      0,	// isub_lo
      7,	// subreg_overflow -> CtrRegs_with_subreg_overflow
      0,	// vsub_hi
      0,	// vsub_lo
    },
    {	// DoubleRegs
      8,	// isub_hi -> DoubleRegs
      8,	// isub_lo -> DoubleRegs
      0,	// subreg_overflow
      0,	// vsub_hi
      0,	// vsub_lo
    },
    {	// CtrRegs64
      9,	// isub_hi -> CtrRegs64
      9,	// isub_lo -> CtrRegs64
      0,	// subreg_overflow
      0,	// vsub_hi
      0,	// vsub_lo
    },
    {	// DoubleRegs_with_isub_hi_in_IntRegsLow8
      10,	// isub_hi -> DoubleRegs_with_isub_hi_in_IntRegsLow8
      10,	// isub_lo -> DoubleRegs_with_isub_hi_in_IntRegsLow8
      0,	// subreg_overflow
      0,	// vsub_hi
      0,	// vsub_lo
    },
    {	// VectorRegs
      0,	// isub_hi
      0,	// isub_lo
      0,	// subreg_overflow
      0,	// vsub_hi
      0,	// vsub_lo
    },
    {	// VecPredRegs
      0,	// isub_hi
      0,	// isub_lo
      0,	// subreg_overflow
      0,	// vsub_hi
      0,	// vsub_lo
    },
    {	// VectorRegs128B
      0,	// isub_hi
      0,	// isub_lo
      0,	// subreg_overflow
      0,	// vsub_hi
      0,	// vsub_lo
    },
    {	// VecDblRegs
      0,	// isub_hi
      0,	// isub_lo
      0,	// subreg_overflow
      14,	// vsub_hi -> VecDblRegs
      14,	// vsub_lo -> VecDblRegs
    },
    {	// VecPredRegs128B
      0,	// isub_hi
      0,	// isub_lo
      0,	// subreg_overflow
      0,	// vsub_hi
      0,	// vsub_lo
    },
    {	// VecDblRegs128B
      0,	// isub_hi
      0,	// isub_lo
      0,	// subreg_overflow
      16,	// vsub_hi -> VecDblRegs128B
      16,	// vsub_lo -> VecDblRegs128B
    },
  };
  assert(RC && "Missing regclass");
  if (!Idx) return RC;
  --Idx;
  assert(Idx < 5 && "Bad subreg");
  unsigned TV = Table[RC->getID()][Idx];
  return TV ? getRegClass(TV - 1) : nullptr;
}

/// Get the weight in units of pressure for this register class.
const RegClassWeight &HexagonGenRegisterInfo::
getRegClassWeight(const TargetRegisterClass *RC) const {
  static const RegClassWeight RCWeightTable[] = {
    {0, 0},  	// UsrBits
    {1, 32},  	// IntRegs
    {0, 6},  	// CtrRegs
    {1, 8},  	// IntRegsLow8
    {1, 4},  	// PredRegs
    {1, 2},  	// ModRegs
    {0, 0},  	// CtrRegs_with_subreg_overflow
    {2, 32},  	// DoubleRegs
    {0, 2},  	// CtrRegs64
    {2, 8},  	// DoubleRegs_with_isub_hi_in_IntRegsLow8
    {1, 32},  	// VectorRegs
    {1, 4},  	// VecPredRegs
    {1, 32},  	// VectorRegs128B
    {2, 32},  	// VecDblRegs
    {1, 4},  	// VecPredRegs128B
    {2, 32},  	// VecDblRegs128B
  };
  return RCWeightTable[RC->getID()];
}

/// Get the weight in units of pressure for this register unit.
unsigned HexagonGenRegisterInfo::
getRegUnitWeight(unsigned RegUnit) const {
  assert(RegUnit < 88 && "invalid register unit");
  // All register units have unit weight.
  return 1;
}


// Get the number of dimensions of register pressure.
unsigned HexagonGenRegisterInfo::getNumRegPressureSets() const {
  return 6;
}

// Get the name of this register unit pressure set.
const char *HexagonGenRegisterInfo::
getRegPressureSetName(unsigned Idx) const {
  static const char *const PressureNameTable[] = {
    "ModRegs",
    "PredRegs",
    "VecPredRegs",
    "IntRegsLow8",
    "IntRegs",
    "VectorRegs",
  };
  return PressureNameTable[Idx];
}

// Get the register unit pressure limit for this dimension.
// This limit must be adjusted dynamically for reserved registers.
unsigned HexagonGenRegisterInfo::
getRegPressureSetLimit(const MachineFunction &MF, unsigned Idx) const {
  static const uint8_t PressureLimitTable[] = {
    2,  	// 0: ModRegs
    4,  	// 1: PredRegs
    4,  	// 2: VecPredRegs
    8,  	// 3: IntRegsLow8
    32,  	// 4: IntRegs
    32,  	// 5: VectorRegs
  };
  return PressureLimitTable[Idx];
}

/// Table of pressure sets per register class or unit.
static const int RCSetsTable[] = {
  /* 0 */ 0, -1,
  /* 2 */ 1, -1,
  /* 4 */ 2, -1,
  /* 6 */ 3, 4, -1,
  /* 9 */ 5, -1,
};

/// Get the dimensions of register pressure impacted by this register class.
/// Returns a -1 terminated array of pressure set IDs
const int* HexagonGenRegisterInfo::
getRegClassPressureSets(const TargetRegisterClass *RC) const {
  static const uint8_t RCSetStartTable[] = {
    1,7,1,6,2,0,1,7,1,6,9,4,9,9,4,9,};
  return &RCSetsTable[RCSetStartTable[RC->getID()]];
}

/// Get the dimensions of register pressure impacted by this register unit.
/// Returns a -1 terminated array of pressure set IDs
const int* HexagonGenRegisterInfo::
getRegUnitPressureSets(unsigned RegUnit) const {
  assert(RegUnit < 88 && "invalid register unit");
  static const uint8_t RUSetStartTable[] = {
    1,1,1,1,1,1,1,1,1,1,0,0,6,6,6,6,6,6,6,6,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,1,1,2,2,2,2,4,4,4,4,1,1,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,};
  return &RCSetsTable[RUSetStartTable[RegUnit]];
}

extern const MCRegisterDesc HexagonRegDesc[];
extern const MCPhysReg HexagonRegDiffLists[];
extern const LaneBitmask HexagonLaneMaskLists[];
extern const char HexagonRegStrings[];
extern const char HexagonRegClassStrings[];
extern const MCPhysReg HexagonRegUnitRoots[][2];
extern const uint16_t HexagonSubRegIdxLists[];
extern const MCRegisterInfo::SubRegCoveredBits HexagonSubRegIdxRanges[];
extern const uint16_t HexagonRegEncodingTable[];
// Hexagon Dwarf<->LLVM register mappings.
extern const MCRegisterInfo::DwarfLLVMRegPair HexagonDwarfFlavour0Dwarf2L[];
extern const unsigned HexagonDwarfFlavour0Dwarf2LSize;

extern const MCRegisterInfo::DwarfLLVMRegPair HexagonEHFlavour0Dwarf2L[];
extern const unsigned HexagonEHFlavour0Dwarf2LSize;

extern const MCRegisterInfo::DwarfLLVMRegPair HexagonDwarfFlavour0L2Dwarf[];
extern const unsigned HexagonDwarfFlavour0L2DwarfSize;

extern const MCRegisterInfo::DwarfLLVMRegPair HexagonEHFlavour0L2Dwarf[];
extern const unsigned HexagonEHFlavour0L2DwarfSize;

HexagonGenRegisterInfo::
HexagonGenRegisterInfo(unsigned RA, unsigned DwarfFlavour, unsigned EHFlavour, unsigned PC)
  : TargetRegisterInfo(HexagonRegInfoDesc, RegisterClasses, RegisterClasses+16,
             SubRegIndexNameTable, SubRegIndexLaneMaskTable, LaneBitmask(0xFFFFFFFB)) {
  InitMCRegisterInfo(HexagonRegDesc, 133, RA, PC,
                     HexagonMCRegisterClasses, 16,
                     HexagonRegUnitRoots,
                     88,
                     HexagonRegDiffLists,
                     HexagonLaneMaskLists,
                     HexagonRegStrings,
                     HexagonRegClassStrings,
                     HexagonSubRegIdxLists,
                     6,
                     HexagonSubRegIdxRanges,
                     HexagonRegEncodingTable);

  switch (DwarfFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    mapDwarfRegsToLLVMRegs(HexagonDwarfFlavour0Dwarf2L, HexagonDwarfFlavour0Dwarf2LSize, false);
    break;
  }
  switch (EHFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    mapDwarfRegsToLLVMRegs(HexagonEHFlavour0Dwarf2L, HexagonEHFlavour0Dwarf2LSize, true);
    break;
  }
  switch (DwarfFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    mapLLVMRegsToDwarfRegs(HexagonDwarfFlavour0L2Dwarf, HexagonDwarfFlavour0L2DwarfSize, false);
    break;
  }
  switch (EHFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    mapLLVMRegsToDwarfRegs(HexagonEHFlavour0L2Dwarf, HexagonEHFlavour0L2DwarfSize, true);
    break;
  }
}



ArrayRef<const uint32_t *> HexagonGenRegisterInfo::getRegMasks() const {
  return None;
}

ArrayRef<const char *> HexagonGenRegisterInfo::getRegMaskNames() const {
  return None;
}

const HexagonFrameLowering *
HexagonGenRegisterInfo::getFrameLowering(const MachineFunction &MF) {
  return static_cast<const HexagonFrameLowering *>(
      MF.getSubtarget().getFrameLowering());
}

} // end namespace llvm

#endif // GET_REGINFO_TARGET_DESC

