// Autogenerated using stratification.
requires "x86-configuration.k"

module VPOR-YMM-YMM-YMM
  imports X86-CONFIGURATION

  rule <k>
    execinstr (vpor R1:Ymm, R2:Ymm, R3:Ymm,  .Typedoperands) => .
  ...</k>
    <regstate>
RSMap:Map => updateMap(RSMap,
convToRegKeys(R3) |-> (concatenateMInt(concatenateMInt(orMInt(extractMInt(getParentValue(R1, RSMap), 0, 64), extractMInt(getParentValue(R2, RSMap), 0, 64)), orMInt(extractMInt(getParentValue(R1, RSMap), 64, 128), extractMInt(getParentValue(R2, RSMap), 64, 128))), concatenateMInt(orMInt(extractMInt(getParentValue(R1, RSMap), 128, 192), extractMInt(getParentValue(R2, RSMap), 128, 192)), orMInt(extractMInt(getParentValue(R1, RSMap), 192, 256), extractMInt(getParentValue(R2, RSMap), 192, 256)))) )


)

    </regstate>
endmodule

module VPOR-YMM-YMM-YMM-SEMANTICS
  imports VPOR-YMM-YMM-YMM
endmodule
/*
TargetInstr:
vpor %ymm3, %ymm2, %ymm1
RWSet:
maybe read:{ %ymm2 %ymm3 }
must read:{ %ymm2 %ymm3 }
maybe write:{ %ymm1 }
must write:{ %ymm1 }
maybe undef:{ }
must undef:{ }
required flags:{ avx2 }

Circuit:
circuit:vorpd %ymm2, %ymm3, %ymm5   #  1     0    4      OPC=vorpd_ymm_ymm_ymm
circuit:vminpd %ymm5, %ymm5, %ymm1  #  2     0x4  4      OPC=vminpd_ymm_ymm_ymm
BVF:
WARNING: No live out values provided, assuming { }
WARNING: No def in values provided; assuming { %mxcsr::rc[0] }
Target

vpor %ymm3, %ymm2, %ymm1

  maybe read:      { %ymm2 %ymm3 }
  must read:       { %ymm2 %ymm3 }
  maybe write:     { %ymm1 }
  must write:      { %ymm1 }
  maybe undef:     { }
  must undef:      { }
  required flags:  { avx2 }

Circuits:

%ymm1  : (%ymm2[255:192] | %ymm3[255:192]) ∘ ((%ymm2[191:128] | %ymm3[191:128]) ∘ ((%ymm2[127:64] | %ymm3[127:64]) ∘ (%ymm2[63:0] | %ymm3[63:0])))

sigfpe  : sigfpe
sigbus  : sigbus
sigsegv : sigsegv

*/