/**
 * Copyright (c) Huawei Technologies Co., Ltd. 2012-2021. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */
#include <linux/ktime.h>
#include <linux/of_irq.h>
#include <linux/kernel.h>
#include "dkmd_listener.h"
#include "dpu_comp_mgr.h"
#include "dpu_isr.h"
#include "dpu_isr_mdp.h"

static void dpu_mdp_dacc_isr_handler(char __iomem *dpu_base, struct dkmd_isr *isr_ctrl)
{
	uint32_t isr2_state = inp32(DPU_GLB_DACC_NS_INT_O_ADDR(dpu_base + DPU_GLB0_OFFSET));
	outp32(DPU_GLB_DACC_NS_INT_O_ADDR(dpu_base + DPU_GLB0_OFFSET), isr2_state);

	dpu_pr_debug("isr2 intr:%#x", isr2_state);

	if ((isr2_state & DPU_DACC_NS_SCENE0) == DPU_DACC_NS_SCENE0)
		dpu_mdp_dacc_dfr_isr_handler(dpu_base, isr_ctrl);
}

irqreturn_t dpu_mdp_isr(int32_t irq, void *ptr)
{
	uint32_t isr1_state;
	char __iomem *dpu_base = NULL;
	struct dkmd_isr *isr_ctrl = (struct dkmd_isr *)ptr;
	struct composer_manager *comp_mgr = isr_ctrl->parent;

	dpu_check_and_return(!comp_mgr, IRQ_NONE, err, "comp_mgr is null!");
	dpu_base = comp_mgr->dpu_base;

	isr1_state = inp32(DPU_GLB_NS_MDP_TO_GIC_O_ADDR(dpu_base + DPU_GLB0_OFFSET));
	dpu_pr_debug("isr1 intr:%#x", isr1_state);

	if ((isr1_state & DPU_DACC_NS_INT) == DPU_DACC_NS_INT)
		dpu_mdp_dacc_isr_handler(dpu_base, isr_ctrl);

	/* must clear mdp 1st level isr at last */
	outp32(DPU_GLB_NS_MDP_TO_GIC_O_ADDR(dpu_base + DPU_GLB0_OFFSET), isr1_state);
	return IRQ_HANDLED;
}

void dkmd_mdp_isr_enable(struct composer_manager *comp_mgr)
{
	uint32_t mask = ~0;
	struct dkmd_isr *isr_ctrl = &comp_mgr->mdp_isr_ctrl;
	char __iomem *dpu_base = comp_mgr->dpu_base;

	dpu_pr_info("+\n");
	/* 1. interrupt mask */
	outp32(DPU_GLB_NS_MDP_TO_GIC_MSK_ADDR(dpu_base + DPU_GLB0_OFFSET), mask);

	/* 2. enable irq */
	isr_ctrl->handle_func(isr_ctrl, DKMD_ISR_ENABLE);

	/* 3. interrupt clear */
	outp32(DPU_GLB_NS_MDP_TO_GIC_O_ADDR(dpu_base + DPU_GLB0_OFFSET), mask);

	/* 4. interrupt umask */
	dpu_pr_info("unmask 0x%x\n", isr_ctrl->unmask);
	outp32(DPU_GLB_NS_MDP_TO_GIC_MSK_ADDR(dpu_base + DPU_GLB0_OFFSET), isr_ctrl->unmask);
	set_reg(DPU_GLB_DACC_NS_INT_MSK_ADDR(dpu_base + DPU_GLB0_OFFSET), 0x0, 1, 0);

	dpu_pr_info("-\n");
}

void dkmd_mdp_isr_disable(struct composer_manager *comp_mgr)
{
	uint32_t mask = ~0;
	struct dkmd_isr *isr_ctrl = &comp_mgr->mdp_isr_ctrl;
	char __iomem *dpu_base = comp_mgr->dpu_base;

	dpu_pr_info("+\n");
	/* 1. interrupt mask */
	outp32(DPU_GLB_NS_MDP_TO_GIC_MSK_ADDR(dpu_base + DPU_GLB0_OFFSET), mask);

	/* 2. disable irq */
	isr_ctrl->handle_func(isr_ctrl, DKMD_ISR_DISABLE);
	dpu_pr_info("-\n");
}
