<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="study_001" device="LCMXO2-2000ZE-1TG100C" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="synplify" default_strategy="Strategy1">
        <Options VERILOG_DIRECTIVES="XO2" def_top="ci_stim_fpga_wrapper"/>
        <Source name="../design/ci_if_cdc.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../design/debounce.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../design/stim_cg_fsm.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../design/fpga_clk_modules.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../top/ci_stim_fpga.v" type="Verilog" type_short="Verilog">
            <Options top_module="ci_stim_fpga_wrapper"/>
        </Source>
        <Source name="../sdc/common.sdc" type="Synplify Design Constraints File" type_short="SDC">
            <Options/>
        </Source>
        <Source name="study_001.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="study_0011.sty"/>
</BaliProject>
