// Seed: 2098640990
module module_0 (
    input  tri   id_0,
    output logic id_1
);
  always
    repeat (-1)
      if (1)
        #1 begin : LABEL_0
          id_1 <= id_0;
        end
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd51
) (
    output wire id_0,
    input supply1 id_1,
    output wand id_2,
    input wire _id_3,
    input tri0 id_4,
    output supply1 id_5,
    output logic id_6
);
  assign id_0 = -1'h0;
  assign id_2 = 1;
  wire [1 : 1] id_8;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  wire [id_3 : -1] id_9;
  always #1 id_6 = 1;
endmodule
