###################################
#     Route Block design          #
#     SUNEDU-Le Thanh Tuan        #
###################################
### Load design setting
set step "route"
route
set previous_step "post_cts"
post_cts
### Note: check and update variable in for ./rm_setup/design_info_setup.tcl for your block
source ./rm_setup/design_info_setup.tcl 
RM-info : Completed script /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/rm_setup/design_info_setup.tcl

source ./rm_setup/setup.tcl
Synopsys CES ICCII/FC Workshop
The following aliases are available:
 _activate_scenarios           set_scenario_status -active true
 _all_active_scenarios         get_scenarios -filter "active==true"
 _create_boundary              set_attribute [current_design] boundary 
 _full_lib_report              report_lib_cells -columns {name area dont_touch valid_purposes} -objects  [get_lib_cells]
 a                             source -echo scripts/common_settings.tcl
 h                             history
 l                             list_blocks
 o                             open_block
 rq                            report_qor -summary -include {setup hold electrical_drc design_stats}
ces: Synopsys CES ICCII/FC Workshop - useful procedures
 _all_macro_cells     # returns a collection of all hard macros
 _foreach_active_scenario # iterate through all active scenarios and apply <args>
 _foreach_scenario    # iterate through all scenarios and apply <args>
 _remove_all_pg       # remove all PG strategies, patterns, regions... and delete all PG meshes, rings, ...
 _report_cell_hierarchy # Reports the entire design's cell hierarchy, and provides counts of macros and std cells (skips ICGs).
 _set_active_scenarios # specifies the active scenarios (all others become inactive)
 aa                   # always ask - Searches Synopsys help for both commands and application options/variables
 ces_help             # print list of CES useful aliases and procedures
 gui                  # Start or stop the GUI
 view                 # Display output of any command in a separate Tk window.
 vman                 # If GUI has been started, show man page using GUI, else using view

RM-info : Completed script /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/rm_setup/setup.tcl

### Copy nlib:
set NLIB "nlib/$DESIGN_LIBRARY"
nlib/bslice_route.nlib
if {[file exist $NLIB]} {sh rm -rf $NLIB}
if {[file exist nlib/$Previous_nlib]} {sh cp -rf  nlib/$Previous_nlib $NLIB} else {echo "Previous design does not exist, please check again"}
### Open design
open_lib $NLIB
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/nlib/bslice_route.nlib' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_1p9m_tech.ndm' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_lvt.ndm' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_hvt.ndm' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_rvt.ndm' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_sram_lp.ndm' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_iodrivers.ndm' (FILE-007)
{bslice_route.nlib}
open_block $DESIGN_NAME
Information: Abstract view of design bslice is read-only. No merge needed. (ABS-280)
Opening block 'bslice_route.nlib:bslice.design' in edit mode
{bslice_route.nlib:bslice.design}
link_block
Using libraries: bslice_route.nlib saed32_1p9m_tech saed32_lvt saed32_hvt saed32_rvt saed32_sram_lp saed32_iodrivers
Visiting block bslice_route.nlib:bslice.design
Design 'bslice' was successfully linked.
1
##################################
source ./rm_setup/icc2_pnr_setup.tcl
RM-info : Running script /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/rm_setup/icc2_pnr_setup.tcl

set HORIZONTAL_ROUTING_LAYER_LIST "M1 M3 M5 M7 M9"
set VERTICAL_ROUTING_LAYER_LIST   "M2 M4 M6 M8"
set MIN_ROUTING_LAYER	  	  "M1"
set MAX_ROUTING_LAYER 		  "M8"
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/rm_setup/icc2_common_setup.tcl

RM-info: Completed script /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/rm_setup/icc2_pnr_setup.tcl

############################################################################
#      Routing settings
#############################################################################
##      Antenna
source -echo rm_setup/saed32nm_ant_1p9m.tcl
#       Author:         ArtakY
#       @(#) Antenna rules 
#       @(#) Revision 1.0.0.0
#       @(#) Date     28-Feb-11
# technology: saed32/28nm_1p9m
#
# Revision history:
# rev            date     who  what
# ------------  --------- ---- ------------------------------
# Rev. 1.0.0.0  28-Feb-11 AY   Initial version 
#
# ###########################################################
remove_antenna_rules
define_antenna_rule -mode 4 -diode_mode 2 -metal_ratio 1000 -cut_ratio 20
define_antenna_layer_rule -mode 4 -layer "M1" -ratio 1000 -diode_ratio {0.06 0 400 40000}
define_antenna_layer_rule -mode 4 -layer "M2" -ratio 1000 -diode_ratio {0.06 0 400 40000}
define_antenna_layer_rule -mode 4 -layer "M3" -ratio 1000 -diode_ratio {0.06 0 400 40000}
define_antenna_layer_rule -mode 4 -layer "M4" -ratio 1000 -diode_ratio {0.06 0 400 40000}
define_antenna_layer_rule -mode 4 -layer "M5" -ratio 1000 -diode_ratio {0.06 0 400 40000}
define_antenna_layer_rule -mode 4 -layer "M6" -ratio 1000 -diode_ratio {0.06 0 400 40000}
define_antenna_layer_rule -mode 4 -layer "M7" -ratio 1000 -diode_ratio {0.06 0 400 40000}
define_antenna_layer_rule -mode 4 -layer "M8" -ratio 1000 -diode_ratio {0.06 0 400 40000}
define_antenna_layer_rule -mode 4 -layer "M9" -ratio 1000 -diode_ratio {0.06 0 8000 50000}
define_antenna_layer_rule -mode 4 -layer "VIA1" -ratio 20 -diode_ratio {0.06 0 200 1000}
define_antenna_layer_rule -mode 4 -layer "VIA2" -ratio 20 -diode_ratio {0.06 0 200 1000}
define_antenna_layer_rule -mode 4 -layer "VIA3" -ratio 20 -diode_ratio {0.06 0 200 1000}
define_antenna_layer_rule -mode 4 -layer "VIA4" -ratio 20 -diode_ratio {0.06 0 200 1000}
define_antenna_layer_rule -mode 4 -layer "VIA5" -ratio 20 -diode_ratio {0.06 0 200 1000}
define_antenna_layer_rule -mode 4 -layer "VIA6" -ratio 20 -diode_ratio {0.06 0 200 1000}
define_antenna_layer_rule -mode 4 -layer "VIA7" -ratio 20 -diode_ratio {0.06 0 200 1000}
define_antenna_layer_rule -mode 4 -layer "VIA8" -ratio 20 -diode_ratio {0.06 0 200 1000}
1
report_app_options route.detail.*antenna*
****************************************
Report : app_option
Design : bslice
Version: S-2021.06-SP5-1
Date   : Fri Jan  5 14:00:53 2024
****************************************
Name                                                         Type           Value      User-value   User-default System-default Scope      Status     Source
------------------------------------------------------------ -------------- ---------- ------------ ------------ -------------- ---------- ---------- ----------
route.detail.antenna                                         bool           true       --           --           true           block      normal     --
route.detail.antenna_fixing_preference                       enum           hop_layers --           --           hop_layers     block      normal     --
route.detail.antenna_on_iteration                            integer        1          --           --           1              block      normal     --
route.detail.antenna_verbose_level                           integer        1          --           --           1              block      normal     --
route.detail.check_antenna_for_open_nets                     bool           false      --           --           false          block      normal     --
route.detail.check_antenna_on_diode_pins                     bool           false      --           --           false          block      normal     --
route.detail.check_antenna_on_pg                             bool           false      --           --           false          block      normal     --
route.detail.default_port_external_antenna_area              float          0          --           --           0              block      normal     --
route.detail.enable_separate_pgate_ngate_antenna_ratio_check bool           false      --           --           false          block      normal     --
route.detail.hop_layers_to_fix_antenna                       bool           true       --           --           true           block      normal     --
route.detail.macro_pin_antenna_mode                          enum           normal     --           --           normal         block      normal     --
route.detail.max_antenna_pin_count                           integer        -1         --           --           -1             block      normal     --
route.detail.merge_gates_for_antenna                         bool           true       --           --           true           block      normal     --
route.detail.port_antenna_mode                               enum           float      --           --           float          block      normal     --
route.detail.report_antenna_for_must_join_port_root          bool           false      --           --           false          block      normal     --
route.detail.skip_antenna_analysis_for_nets                  list_of string --         --           --           --             block      normal     --
route.detail.skip_antenna_fixing_for_nets                    list_of string --         --           --           --             block      normal     --
route.detail.top_layer_antenna_fix_threshold                 integer        -1         --           --           -1             block      normal     --
------------------------------------------------------------ -------------- ---------- ------------ ------------ -------------- ---------- ---------- ----------

There are additional internal differences.
1
set_app_options -list {
  route.common.post_detail_route_redundant_via_insertion medium
  route.common.threshold_noise_ratio 0.25 }
route.common.post_detail_route_redundant_via_insertion medium route.common.threshold_noise_ratio 0.25
source -echo rm_setup/redundant_via_rules.tcl
add_via_mapping -from {VIA12SQ_C 1x1} -to {VIA12BAR_C 1x1} -transform rotate -weight 2
add_via_mapping -from {VIA12SQ   1x1} -to {VIA12BAR   1x1} -transform rotate -weight 2
add_via_mapping -from {VIA12SQ_C 1x1} -to {VIA12SQ_C  1x2} -transform rotate -weight 1
add_via_mapping -from {VIA12SQ   1x1} -to {VIA12SQ    1x2} -transform rotate -weight 1
add_via_mapping -from {VIA23SQ_C 1x1} -to {VIA23BAR_C 1x1} -transform rotate -weight 2
add_via_mapping -from {VIA23SQ   1x1} -to {VIA23BAR   1x1} -transform rotate -weight 2
add_via_mapping -from {VIA23SQ_C 1x1} -to {VIA23SQ_C  1x2} -transform rotate -weight 1
add_via_mapping -from {VIA23SQ   1x1} -to {VIA23SQ    1x2} -transform rotate -weight 1
add_via_mapping -from {VIA34SQ_C 1x1} -to {VIA34BAR_C 1x1} -transform rotate -weight 2
add_via_mapping -from {VIA34SQ   1x1} -to {VIA34BAR   1x1} -transform rotate -weight 2
add_via_mapping -from {VIA34SQ_C 1x1} -to {VIA34SQ_C  1x2} -transform rotate -weight 1
add_via_mapping -from {VIA34SQ   1x1} -to {VIA34SQ    1x2} -transform rotate -weight 1
add_via_mapping -from {VIA45SQ_C 1x1} -to {VIA45BAR_C 1x1} -transform rotate -weight 2
add_via_mapping -from {VIA45SQ   1x1} -to {VIA45BAR   1x1} -transform rotate -weight 2
add_via_mapping -from {VIA45SQ_C 1x1} -to {VIA45SQ_C  1x2} -transform rotate -weight 1
add_via_mapping -from {VIA45SQ   1x1} -to {VIA45SQ    1x2} -transform rotate -weight 1
add_via_mapping -from {VIA56SQ_C 1x1} -to {VIA56BAR_C 1x1} -transform rotate -weight 2
add_via_mapping -from {VIA56SQ   1x1} -to {VIA56BAR   1x1} -transform rotate -weight 2
add_via_mapping -from {VIA56SQ_C 1x1} -to {VIA56SQ_C  1x2} -transform rotate -weight 1
add_via_mapping -from {VIA56SQ   1x1} -to {VIA56SQ    1x2} -transform rotate -weight 1
1
#Set application options for the specific routers
set_app_options -list {
    route.global.timing_driven true
    route.global.crosstalk_driven false
    route.track.timing_driven true
    route.track.crosstalk_driven true
    route.detail.timing_driven true
    route.detail.force_max_number_iterations false 
}
route.detail.force_max_number_iterations false route.detail.timing_driven true route.global.crosstalk_driven false route.global.timing_driven true route.track.crosstalk_driven true route.track.timing_driven true
############################################################################
# Pre check error
set_app_options -name route.common.verbose_level -value 1
route.common.verbose_level 1
#############################################################################
## Secondary PG Routing
#############################################################################
#      Check the power supplies
report_power_domains
****************************************
Report : Power Domain
Design : bslice
Corner : ss_Cmax_m40c
Version: S-2021.06-SP5-1
Date   : Fri Jan  5 14:00:53 2024
****************************************
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Power Domain            :  PD_BSLICE
Current Scope           :  / (top scope)
Elements                :  bslice
Voltage Area            :  DEFAULT_VA
Available Supply Nets   :  VDD_LOW, VSS, VDD_LOW_SW
Available Supply Sets   :  ss_low, ss_low_sw

Default Supplies           - Power -     - Ground -
  Primary               :  VDD_LOW_SW [0.75, switchable]
                                         VSS [0.00]
  Isolation             :  VDD_LOW [0.75]
                                         VSS [0.00]
  Retention             :  --            --

Power Switch            :  sw0
  Input(s)              :  ss_low.power
  Output                :  ss_low_sw.power
  Control(s)            :  shutdown(sw0_sd)
 Supply Set             :  ss_low
  Mapped Cells          :  N/A

Isolation Strategy      :  iso0
  Supply Set            :  ss_low
  Clamp                 :  1
  Signal                :  isolate
  Sense                 :  high
  Location              :  self
  Applies To            :  outputs
  Elements              :  N/A
  Excluded Elements     :  N/A
  Mapped Cells          :  N/A

Level Shifter Strategy  :
Repeater Strategy       :
Retention Strategy      :
Always on strategy      :  dual_power
Disallow Forward Biasing
                        :  false
Disallow Reverse Biasing
                        :  false
--------------------------------------------------------------------------------------------------
1
#      Set application options that are common to all route operations 
set_app_options -list {
  route.common.number_of_secondary_pg_pin_connections 2
  route.common.separate_tie_off_from_secondary_pg true 
}
route.common.number_of_secondary_pg_pin_connections 2 route.common.separate_tie_off_from_secondary_pg true
if {[get_routing_rules -quiet VDDwide] != ""} {remove_routing_rules VDDwide }
create_routing_rule VDDwide -widths {M1 0.1 M2 0.1 M3 0.1} -taper_distance 0.2
{VDDwide}
set_routing_rule -rule VDDwide -min_routing_layer M2 -min_layer_mode allow_pin_connection -max_routing_layer M3 [get_nets VDD_HIGH]
Warning: No net objects matched 'VDD_HIGH' (SEL-004)
Error: Nothing matched for net_list (SEL-005)
0
route_group -nets {VDD_HIGH}
Warning: Nothing implicitly matched 'VDD_HIGH' (SEL-003)
Error: Nothing matched for -nets (SEL-005)
Warning: Skipping route_group command as global_route_opt has been run. (ZRT-627)
save_block -as done_2nd_pg
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving 'bslice_route.nlib:bslice.design' to 'bslice_route.nlib:done_2nd_pg.design'. (DES-028)
1
############################################################################
## Auto Routing fr remain nets
#############################################################################
set_ignored_layers -min_routing_layer M2 -max_routing_layer M8
1
route_auto
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2024-01-05 14:00:54 / Session: 0.33 hr / Command: 0.00 hr / Memory: 3750 MB (FLW-8100)
Generating Timing information  
Information: Timer using 8 threads
Information: RDE mode is turned on. (TIM-124)
Information: Corner ss_Cmax_125c: no PVT mismatches. (PVT-032)
Information: Corner ss_Cmax_m40c: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_route.nlib:bslice.design'. (TIM-125)
Information: Design bslice has 103469 nets, 103381 global routed, 84 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'bslice'. (NEX-022)
Information: Design Average RC for design bslice  (NEX-011)
Information: r = 1.122978 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084982 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.432431 ohm/um, via_r = 0.500000 ohm/cut, c = 0.099298 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 103466, routed nets = 103465, across physical hierarchy nets = 0, parasitics cached nets = 103466, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Design  Scenario ss_Cmax_m40c_func (Mode func Corner ss_Cmax_m40c)
Generating Timing information  ... Done
Information: The net parasitics of block bslice are cleared. (TIM-123)
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Found antenna rule mode 4, diode mode 2:
	layer M1:  max ratio 1000, diode ratio {0.06 0 400 40000} 
	layer M2:  max ratio 1000, diode ratio {0.06 0 400 40000} 
	layer M3:  max ratio 1000, diode ratio {0.06 0 400 40000} 
	layer M4:  max ratio 1000, diode ratio {0.06 0 400 40000} 
	layer M5:  max ratio 1000, diode ratio {0.06 0 400 40000} 
	layer M6:  max ratio 1000, diode ratio {0.06 0 400 40000} 
	layer M7:  max ratio 1000, diode ratio {0.06 0 400 40000} 
	layer M8:  max ratio 1000, diode ratio {0.06 0 400 40000} 
	layer M9:  max ratio 1000, diode ratio {0.06 0 8000 50000} 
	layer MRDL:  max ratio 1000, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0.06 0 200 1000} 
	layer VIA2:  max ratio 20, diode ratio {0.06 0 200 1000} 
	layer VIA3:  max ratio 20, diode ratio {0.06 0 200 1000} 
	layer VIA4:  max ratio 20, diode ratio {0.06 0 200 1000} 
	layer VIA5:  max ratio 20, diode ratio {0.06 0 200 1000} 
	layer VIA6:  max ratio 20, diode ratio {0.06 0 200 1000} 
	layer VIA7:  max ratio 20, diode ratio {0.06 0 200 1000} 
	layer VIA8:  max ratio 20, diode ratio {0.06 0 200 1000} 
	layer VIARDL:  max ratio 20, diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 1 tracks on M1
track auto-fill added 1 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 1 tracks on MRDL
Information: Skipping internal port ENL of CGLPPRX2_LVT.frame as it is not physical. (ZRT-585)
Information: Skipping internal port ENL of CGLPPRX2_RVT.frame as it is not physical. (ZRT-585)
Found 0 pin access route guide groups.
Skipping 2 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
auto selected default vias for NDR rule VDDwide layer VIA1:
  VIA12SQ_C
  VIA12SQ_C-R
auto selected default vias for NDR rule VDDwide layer VIA2:
  VIA23SQ_C-R
  VIA23SQ_C
auto selected default vias for NDR rule VDDwide layer VIA3:
  VIA34SQ_C
  VIA34SQ_C-R
auto selected default vias for NDR rule VDDwide layer VIA4:
  VIA45SQ_C
  VIA45SQ_C-R
auto selected default vias for NDR rule VDDwide layer VIA5:
  VIA56SQ_C
  VIA56SQ_C-R
auto selected default vias for NDR rule VDDwide layer VIA6:
  VIA67SQ_C
  VIA67SQ_C-R
auto selected default vias for NDR rule VDDwide layer VIA7:
  VIA78SQ_C
  VIA78SQ_C-R
auto selected default vias for NDR rule VDDwide layer VIA8:
  VIA89_C-R
  VIA89_C
  VIA89
  VIA89-R
auto selected default vias for NDR rule VDDwide layer VIARDL:
  VIA9RDL
auto selected default vias for NDR rule cts_w1_s2 layer VIA1:
  VIA12SQ_C
  VIA12SQ_C-R
auto selected default vias for NDR rule cts_w1_s2 layer VIA2:
  VIA23SQ_C-R
  VIA23SQ_C
auto selected default vias for NDR rule cts_w1_s2 layer VIA3:
  VIA34SQ_C
  VIA34SQ_C-R
auto selected default vias for NDR rule cts_w1_s2 layer VIA4:
  VIA45SQ_C
  VIA45SQ_C-R
auto selected default vias for NDR rule cts_w1_s2 layer VIA5:
  VIA56SQ_C
  VIA56SQ_C-R
auto selected default vias for NDR rule cts_w1_s2 layer VIA6:
  VIA67SQ_C
  VIA67SQ_C-R
auto selected default vias for NDR rule cts_w1_s2 layer VIA7:
  VIA78SQ_C
  VIA78SQ_C-R
auto selected default vias for NDR rule cts_w1_s2 layer VIA8:
  VIA89_C-R
  VIA89_C
  VIA89
  VIA89-R
auto selected default vias for NDR rule cts_w1_s2 layer VIARDL:
  VIA9RDL
auto selected default vias for NDR rule cts_w2_s2_vlg layer VIA6:
  VIA67SQ_C
  VIA67SQ_C-R
auto selected default vias for NDR rule cts_w2_s2_vlg layer VIA7:
  VIA78SQ_C
  VIA78SQ_C-R
auto selected default vias for NDR rule cts_w2_s2_vlg layer VIA8:
  VIA89_C-R
  VIA89_C
  VIA89
  VIA89-R
auto selected default vias for NDR rule cts_w2_s2_vlg layer VIARDL:
  VIA9RDL
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ISOLORAOX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_HVT/S0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_RVT/S0 has no valid via regions. (ZRT-044)
Total number of nets = 103470, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Warning: Port clk of net clk is blocked due to layer constraint settings. Routing will leave this net open. (ZRT-130)
[DBIn Done] Elapsed real time: 0:00:01 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[DBIn Done] Stage (MB): Used  200  Alloctr  202  Proc   16 
[DBIn Done] Total (MB): Used  211  Alloctr  214  Proc 8734 
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.track.*'
track.allow_wire_outside_gcell                          :	 false               
track.crosstalk_driven                                  :	 true                
track.timing_driven                                     :	 true                

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:01 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[Track Assign: Read routes] Stage (MB): Used   66  Alloctr   66  Proc    0 
[Track Assign: Read routes] Total (MB): Used  273  Alloctr  276  Proc 8734 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0
Routed partition 1/18       
Routed partition 2/18       
Routed partition 3/18       
Routed partition 4/18       
Routed partition 5/18       
Routed partition 6/18       
Routed partition 7/18       
Routed partition 8/18       
Routed partition 9/18       
Routed partition 10/18      
Routed partition 11/18      
Routed partition 12/18      
Routed partition 13/18      
Routed partition 14/18      
Routed partition 15/18      
Routed partition 16/18      
Routed partition 17/18      
Routed partition 18/18      

Number of wires with overlap after iteration 0 = 739630 of 1048405


[Track Assign: Iteration 0] Elapsed real time: 0:00:06 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:21
[Track Assign: Iteration 0] Stage (MB): Used   64  Alloctr   78  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  271  Alloctr  288  Proc 8734 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1
Routed partition 1/18       
Routed partition 2/18       
Routed partition 3/18       
Routed partition 4/18       
Routed partition 5/18       
Routed partition 6/18       
Routed partition 7/18       
Routed partition 8/18       
Routed partition 9/18       
Routed partition 10/18      
Routed partition 11/18      
Routed partition 12/18      
Routed partition 13/18      
Routed partition 14/18      
Routed partition 15/18      
Routed partition 16/18      
Routed partition 17/18      
Routed partition 18/18      

[Track Assign: Iteration 1] Elapsed real time: 0:00:24 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:59 total=0:00:59
[Track Assign: Iteration 1] Stage (MB): Used   67  Alloctr  102  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  274  Alloctr  312  Proc 8734 

Number of wires with overlap after iteration 1 = 652792 of 932120


Wire length and via report:
---------------------------
Number of M1 wires: 74369 		  : 0
Number of M2 wires: 457897 		 VIA12SQ_C: 382578
Number of M3 wires: 304285 		 VIA23SQ_C: 426349
Number of M4 wires: 45737 		 VIA34SQ_C: 67544
Number of M5 wires: 33769 		 VIA45SQ_C: 37433
Number of M6 wires: 9747 		 VIA56SQ_C: 14936
Number of M7 wires: 5545 		 VIA67SQ_C: 7609
Number of M8 wires: 771 		 VIA78SQ_C: 1454
Number of M9 wires: 0 		 VIA89_C: 1
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 932120 		 vias: 937904

Total M1 wire length: 100221.1
Total M2 wire length: 927437.0
Total M3 wire length: 1198371.5
Total M4 wire length: 266380.9
Total M5 wire length: 669324.0
Total M6 wire length: 154108.2
Total M7 wire length: 286774.8
Total M8 wire length: 22001.8
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 3624619.2

Longest M1 wire length: 267.7
Longest M2 wire length: 281.2
Longest M3 wire length: 399.0
Longest M4 wire length: 331.4
Longest M5 wire length: 744.8
Longest M6 wire length: 381.2
Longest M7 wire length: 899.2
Longest M8 wire length: 282.1
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 
net(clk) has floating ports (dbId = 1 idx_ = 1 numNodes = 2 numEdges = 0 numCmps = 2)
Total number of nets = 103470, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen

[Track Assign: Done] Elapsed real time: 0:00:25 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:07 total=0:01:08
[Track Assign: Done] Stage (MB): Used   44  Alloctr   44  Proc    0 
[Track Assign: Done] Total (MB): Used  251  Alloctr  254  Proc 8734 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.detail.*'
detail.allow_default_rule_nets_via_ladder_lower_layer_connection:	 false               
detail.allow_ndr_nets_via_ladder_lower_layer_connection :	 false               
detail.antenna                                          :	 true                
detail.antenna_fixing_preference                        :	 hop_layers          
detail.antenna_on_iteration                             :	 1                   
detail.antenna_verbose_level                            :	 1                   
detail.check_antenna_for_open_nets                      :	 false               
detail.check_antenna_on_diode_pins                      :	 false               
detail.check_antenna_on_pg                              :	 false               
detail.check_patchable_drc_from_fixed_shapes            :	 false               
detail.check_pin_min_area_min_length                    :	 true                
detail.check_port_min_area_min_length                   :	 true                
detail.continue_after_large_design_rule_value_error     :	 false               
detail.debug_check_cellmap_query_for_diodes             :	 false               
detail.debug_determinism_level                          :	 0                   
detail.default_diode_protection                         :	 0                   
detail.default_gate_size                                :	 -1                  
detail.default_nwell_size                               :	 -1                  
detail.default_port_external_antenna_area               :	 0                   
detail.default_port_external_gate_size                  :	 -1                  
detail.default_port_external_nwell_size                 :	 -1                  
detail.delete_redundant_diodes_during_routing           :	 false               
detail.detail_route_special_design_rule_fixing_stage    :	 late_routing        
detail.diagonal_min_width                               :	 true                
detail.diode_insertion_mode                             :	 new_and_spare       
detail.diode_libcell_names                              :	                     
detail.diode_preference                                 :	 none                
detail.drc_convergence_effort_level                     :	 medium              
detail.eco_max_number_of_iterations                     :	 -1                  
detail.eco_route_special_design_rule_fixing_stage       :	 late_routing        
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.elapsed_time_limit                               :	 -1                  
detail.enable_fixing_selective_design_rule_violations_on_fixed_shapes:	 false               
detail.enable_ndr_tapering_on_voltage_rule              :	 true                
detail.enable_separate_pgate_ngate_antenna_ratio_check  :	 false               
detail.force_max_number_iterations                      :	 false               
detail.generate_extra_off_grid_pin_tracks               :	 false               
detail.generate_off_grid_feed_through_tracks            :	 low                 
detail.group_route_special_design_rule_fixing_stage     :	 late_routing        
detail.hop_layers_to_fix_antenna                        :	 true                
detail.ignore_drc                                       :	 {same_net_metal_space false} {same_net_enclosed_cut_space false} {all_same_net_drc_for_frozen_net false}
detail.incremental_detail_route_special_design_rule_fixing_stage:	 late_routing        
detail.insert_diodes_during_routing                     :	 false               
detail.insert_redundant_vias_layer_order_low_to_high    :	 false               
detail.macro_pin_antenna_mode                           :	 normal              
detail.max_antenna_pin_count                            :	 -1                  
detail.merge_gates_for_antenna                          :	 true                
detail.ndr_layer_based_taper_distance_threshold         :	 -1                  
detail.optimize_partition_size_for_drc                  :	 false               
detail.optimize_tie_off_effort_level                    :	 low                 
detail.optimize_wire_via_effort_level                   :	 low                 
detail.pin_taper_mode                                   :	 default_width       
detail.port_antenna_mode                                :	 float               
detail.post_process_special_design_rule_fixing_stage    :	 late_routing        
detail.repair_shorts_over_macros_effort_level           :	 off                 
detail.repair_shorts_over_macros_verbose                :	 false               
detail.report_antenna_for_must_join_port_root           :	 false               
detail.report_ignore_drc                                :	                     
detail.reuse_filler_locations_for_diodes                :	 true                
detail.save_after_iterations                            :	                     
detail.save_cell_prefix                                 :	 DR                  
detail.shift_diode_locations_for_port_protection        :	 false               
detail.skip_antenna_analysis_for_nets                   :	                     
detail.skip_antenna_fixing_for_nets                     :	                     
detail.timing_driven                                    :	 true                
detail.top_layer_antenna_fix_threshold                  :	 -1                  
detail.topology_eco_effort_level                        :	 medium              
detail.use_default_width_for_min_area_min_len_stub      :	 false               
detail.use_lower_hierarchy_for_port_diodes              :	 false               
detail.use_wide_wire_effort_level                       :	 off                 
detail.use_wide_wire_to_input_pin                       :	 false               
detail.use_wide_wire_to_macro_pin                       :	 false               
detail.use_wide_wire_to_output_pin                      :	 false               
detail.use_wide_wire_to_pad_pin                         :	 same_as_macro_pin   
detail.use_wide_wire_to_port                            :	 same_as_macro_pin   
detail.user_defined_partition                           :	                     
detail.var_spacing_to_same_net                          :	 false               
detail.via_ladder_upper_layer_via_connection_mode       :	 above               

Printing options for 'route.auto_via_ladder.*'
auto_via_ladder.allow_drcs                              :	 false               
auto_via_ladder.allow_patching                          :	 false               
auto_via_ladder.allow_samenet_intersection              :	 false               
auto_via_ladder.allow_via_array_as_single_cut           :	 false               
auto_via_ladder.apply_app_options_to_insert_via_ladders_command:	 false               
auto_via_ladder.auto_stagger                            :	 false               
auto_via_ladder.auto_stagger_for_em_via_ladder_max_number_stagger_tracks_per_level:	 15                  
auto_via_ladder.auto_stagger_max_number_stagger_tracks_per_level:	 9                   
auto_via_ladder.bias_top_layer_to_samenet_connection    :	 false               
auto_via_ladder.check_drcs_on_existing_via_ladders      :	 false               
auto_via_ladder.clean                                   :	 false               
auto_via_ladder.connect_within_metal                    :	 false               
auto_via_ladder.connect_within_metal_for_em_via_ladder  :	 same_as_global      
auto_via_ladder.connect_within_metal_for_via_ladder     :	 same_as_global      
auto_via_ladder.connect_within_pin_mode                 :	 {all off} {via_ladder off} {pattern_must_join off}
auto_via_ladder.default_width_ndr_promotable_on_nonreserved_tracks:	 true                
auto_via_ladder.enable_em_to_performance_via_ladder_update:	 false               
auto_via_ladder.generate_center_track_on_off_grid_pattern_must_join_pin_shapes:	 false               
auto_via_ladder.generate_track_width_by_layer_name      :	                     
auto_via_ladder.ignore_min_max_layer_constraints        :	 false               
auto_via_ladder.ignore_rippable_shapes                  :	 false               
auto_via_ladder.ignore_routing_shape_drcs               :	 false               
auto_via_ladder.ndr_mode                                :	 full                
auto_via_ladder.ndr_on_top_layer_only                   :	 false               
auto_via_ladder.pattern_must_join_max_number_stagger_tracks:	                     
auto_via_ladder.pattern_must_join_over_pin_layer        :	 1                   
auto_via_ladder.pin_access_aware                        :	 true                
auto_via_ladder.relax_line_end_via_enclosure_rule       :	 false               
auto_via_ladder.relax_pin_layer_metal_spacing_rules     :	 false               
auto_via_ladder.remove_routing_shapes_below_net_via_ladder_top_layer:	 false               
auto_via_ladder.report_all_via_ladders                  :	 true                
auto_via_ladder.shift_vias_on_transition_layers         :	 false               
auto_via_ladder.strictly_honor_cut_table                :	 false               
auto_via_ladder.top_layer_to_samenet_min_nonzero_distance:	 0                   
auto_via_ladder.update_during_route                     :	 false               
auto_via_ladder.update_on_route_group_nets_only         :	 false               
auto_via_ladder.update_pattern_must_join_during_route   :	 true                
auto_via_ladder.user_debug                              :	 false               
auto_via_ladder.verbose                                 :	 false               

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   28  Alloctr   28  Proc    0 
[Dr init] Total (MB): Used  280  Alloctr  283  Proc 8734 
Total number of nets = 103470, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net reset. The pin reset on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[2]. The pin pwr_ctrl[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[1]. The pin pwr_ctrl[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[0]. The pin pwr_ctrl[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net shutdown. The pin shutdown on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net isolate. The pin isolate on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[7]. The pin cmd[7] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[6]. The pin cmd[6] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[5]. The pin cmd[5] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[4]. The pin cmd[4] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[3]. The pin cmd[3] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[2]. The pin cmd[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[1]. The pin cmd[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[0]. The pin cmd[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[255]. The pin op1[255] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[254]. The pin op1[254] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[253]. The pin op1[253] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[252]. The pin op1[252] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[251]. The pin op1[251] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[250]. The pin op1[250] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[249]. The pin op1[249] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[248]. The pin op1[248] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[247]. The pin op1[247] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[246]. The pin op1[246] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[245]. The pin op1[245] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[244]. The pin op1[244] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[243]. The pin op1[243] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[242]. The pin op1[242] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[241]. The pin op1[241] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[240]. The pin op1[240] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[239]. The pin op1[239] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[238]. The pin op1[238] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[237]. The pin op1[237] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[236]. The pin op1[236] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[235]. The pin op1[235] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[234]. The pin op1[234] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[233]. The pin op1[233] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[232]. The pin op1[232] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[231]. The pin op1[231] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[230]. The pin op1[230] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[229]. The pin op1[229] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[228]. The pin op1[228] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[227]. The pin op1[227] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[226]. The pin op1[226] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[225]. The pin op1[225] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[224]. The pin op1[224] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[223]. The pin op1[223] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[222]. The pin op1[222] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[221]. The pin op1[221] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[220]. The pin op1[220] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[219]. The pin op1[219] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[218]. The pin op1[218] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[217]. The pin op1[217] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[216]. The pin op1[216] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[215]. The pin op1[215] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[214]. The pin op1[214] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[213]. The pin op1[213] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[212]. The pin op1[212] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[211]. The pin op1[211] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[210]. The pin op1[210] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[209]. The pin op1[209] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[208]. The pin op1[208] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[207]. The pin op1[207] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[206]. The pin op1[206] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[205]. The pin op1[205] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[204]. The pin op1[204] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[203]. The pin op1[203] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[202]. The pin op1[202] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[201]. The pin op1[201] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[200]. The pin op1[200] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[199]. The pin op1[199] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[198]. The pin op1[198] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[197]. The pin op1[197] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[196]. The pin op1[196] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[195]. The pin op1[195] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[194]. The pin op1[194] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[193]. The pin op1[193] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[192]. The pin op1[192] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[191]. The pin op1[191] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[190]. The pin op1[190] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[189]. The pin op1[189] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[188]. The pin op1[188] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[187]. The pin op1[187] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[186]. The pin op1[186] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[185]. The pin op1[185] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[184]. The pin op1[184] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[183]. The pin op1[183] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[182]. The pin op1[182] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[181]. The pin op1[181] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[180]. The pin op1[180] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[179]. The pin op1[179] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[178]. The pin op1[178] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[177]. The pin op1[177] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[176]. The pin op1[176] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[175]. The pin op1[175] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[174]. The pin op1[174] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[173]. The pin op1[173] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[172]. The pin op1[172] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[171]. The pin op1[171] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[170]. The pin op1[170] on cell bslice does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1072 nets as they don't have enough gate area info.
Start DR iteration 0: uniform partition
Routed	198/3990 Partitions, Violations =	13
Routed	199/3990 Partitions, Violations =	35
Routed	200/3990 Partitions, Violations =	37
Routed	201/3990 Partitions, Violations =	48
Routed	202/3990 Partitions, Violations =	78
Routed	203/3990 Partitions, Violations =	94
Routed	204/3990 Partitions, Violations =	127
Routed	205/3990 Partitions, Violations =	150
Routed	206/3990 Partitions, Violations =	170
Routed	207/3990 Partitions, Violations =	190
Routed	208/3990 Partitions, Violations =	224
Routed	209/3990 Partitions, Violations =	224
Routed	228/3990 Partitions, Violations =	642
Routed	247/3990 Partitions, Violations =	1018
Routed	266/3990 Partitions, Violations =	1311
Routed	285/3990 Partitions, Violations =	1538
Routed	304/3990 Partitions, Violations =	1844
Routed	323/3990 Partitions, Violations =	1983
Routed	342/3990 Partitions, Violations =	2156
Routed	361/3990 Partitions, Violations =	2382
Routed	380/3990 Partitions, Violations =	2603
Routed	399/3990 Partitions, Violations =	2750
Routed	418/3990 Partitions, Violations =	2922
Routed	437/3990 Partitions, Violations =	3023
Routed	456/3990 Partitions, Violations =	2981
Routed	475/3990 Partitions, Violations =	3160
Routed	494/3990 Partitions, Violations =	3347
Routed	513/3990 Partitions, Violations =	3459
Routed	532/3990 Partitions, Violations =	3512
Routed	551/3990 Partitions, Violations =	3619
Routed	570/3990 Partitions, Violations =	3646
Routed	589/3990 Partitions, Violations =	3640
Routed	608/3990 Partitions, Violations =	3673
Routed	627/3990 Partitions, Violations =	3822
Routed	646/3990 Partitions, Violations =	3907
Routed	665/3990 Partitions, Violations =	3894
Routed	684/3990 Partitions, Violations =	3924
Routed	703/3990 Partitions, Violations =	4066
Routed	722/3990 Partitions, Violations =	4247
Routed	741/3990 Partitions, Violations =	4298
Routed	760/3990 Partitions, Violations =	4331
Routed	779/3990 Partitions, Violations =	4444
Routed	798/3990 Partitions, Violations =	4460
Routed	817/3990 Partitions, Violations =	4535
Routed	836/3990 Partitions, Violations =	4649
Routed	855/3990 Partitions, Violations =	4789
Routed	874/3990 Partitions, Violations =	4887
Routed	893/3990 Partitions, Violations =	4959
Routed	912/3990 Partitions, Violations =	5088
Routed	931/3990 Partitions, Violations =	5116
Routed	950/3990 Partitions, Violations =	5266
Routed	969/3990 Partitions, Violations =	5388
Routed	988/3990 Partitions, Violations =	5499
Routed	1007/3990 Partitions, Violations =	5643
Routed	1026/3990 Partitions, Violations =	5701
Routed	1045/3990 Partitions, Violations =	5764
Routed	1064/3990 Partitions, Violations =	5859
Routed	1083/3990 Partitions, Violations =	5927
Routed	1102/3990 Partitions, Violations =	6095
Routed	1121/3990 Partitions, Violations =	6184
Routed	1140/3990 Partitions, Violations =	6189
Routed	1159/3990 Partitions, Violations =	6234
Routed	1178/3990 Partitions, Violations =	6288
Routed	1197/3990 Partitions, Violations =	6415
Routed	1216/3990 Partitions, Violations =	6446
Routed	1235/3990 Partitions, Violations =	6544
Routed	1254/3990 Partitions, Violations =	6534
Routed	1273/3990 Partitions, Violations =	6593
Routed	1292/3990 Partitions, Violations =	6658
Routed	1311/3990 Partitions, Violations =	6678
Routed	1330/3990 Partitions, Violations =	6662
Routed	1349/3990 Partitions, Violations =	6722
Routed	1368/3990 Partitions, Violations =	6798
Routed	1387/3990 Partitions, Violations =	6852
Routed	1406/3990 Partitions, Violations =	6944
Routed	1425/3990 Partitions, Violations =	6928
Routed	1444/3990 Partitions, Violations =	7053
Routed	1463/3990 Partitions, Violations =	7136
Routed	1482/3990 Partitions, Violations =	7129
Routed	1501/3990 Partitions, Violations =	7299
Routed	1520/3990 Partitions, Violations =	7418
Routed	1539/3990 Partitions, Violations =	7374
Routed	1558/3990 Partitions, Violations =	7413
Routed	1577/3990 Partitions, Violations =	7455
Routed	1596/3990 Partitions, Violations =	7551
Routed	1615/3990 Partitions, Violations =	7597
Routed	1634/3990 Partitions, Violations =	7818
Routed	1653/3990 Partitions, Violations =	7884
Routed	1672/3990 Partitions, Violations =	7877
Routed	1691/3990 Partitions, Violations =	7925
Routed	1710/3990 Partitions, Violations =	7981
Routed	1729/3990 Partitions, Violations =	7999
Routed	1748/3990 Partitions, Violations =	8125
Routed	1767/3990 Partitions, Violations =	8217
Routed	1786/3990 Partitions, Violations =	8285
Routed	1805/3990 Partitions, Violations =	8320
Routed	1824/3990 Partitions, Violations =	8392
Routed	1843/3990 Partitions, Violations =	8437
Routed	1862/3990 Partitions, Violations =	8391
Routed	1881/3990 Partitions, Violations =	8413
Routed	1900/3990 Partitions, Violations =	8426
Routed	1919/3990 Partitions, Violations =	8456
Routed	1938/3990 Partitions, Violations =	8400
Routed	1957/3990 Partitions, Violations =	8324
Routed	1976/3990 Partitions, Violations =	8459
Routed	1995/3990 Partitions, Violations =	8437
Routed	2014/3990 Partitions, Violations =	8440
Routed	2033/3990 Partitions, Violations =	8450
Routed	2052/3990 Partitions, Violations =	8468
Routed	2071/3990 Partitions, Violations =	8482
Routed	2090/3990 Partitions, Violations =	8519
Routed	2109/3990 Partitions, Violations =	8478
Routed	2128/3990 Partitions, Violations =	8586
Routed	2147/3990 Partitions, Violations =	8628
Routed	2166/3990 Partitions, Violations =	8683
Routed	2185/3990 Partitions, Violations =	8656
Routed	2204/3990 Partitions, Violations =	8680
Routed	2223/3990 Partitions, Violations =	8721
Routed	2242/3990 Partitions, Violations =	8799
Routed	2261/3990 Partitions, Violations =	8810
Routed	2280/3990 Partitions, Violations =	8835
Routed	2299/3990 Partitions, Violations =	8867
Routed	2318/3990 Partitions, Violations =	8957
Routed	2337/3990 Partitions, Violations =	8946
Routed	2356/3990 Partitions, Violations =	8792
Routed	2375/3990 Partitions, Violations =	8794
Routed	2394/3990 Partitions, Violations =	8753
Routed	2413/3990 Partitions, Violations =	8763
Routed	2432/3990 Partitions, Violations =	8806
Routed	2451/3990 Partitions, Violations =	8775
Routed	2470/3990 Partitions, Violations =	8789
Routed	2489/3990 Partitions, Violations =	8808
Routed	2508/3990 Partitions, Violations =	8819
Routed	2527/3990 Partitions, Violations =	8837
Routed	2546/3990 Partitions, Violations =	8873
Routed	2565/3990 Partitions, Violations =	8888
Routed	2584/3990 Partitions, Violations =	8879
Routed	2603/3990 Partitions, Violations =	8624
Routed	2622/3990 Partitions, Violations =	8626
Routed	2641/3990 Partitions, Violations =	8600
Routed	2660/3990 Partitions, Violations =	8538
Routed	2679/3990 Partitions, Violations =	8559
Routed	2698/3990 Partitions, Violations =	8600
Routed	2717/3990 Partitions, Violations =	8558
Routed	2736/3990 Partitions, Violations =	8494
Routed	2755/3990 Partitions, Violations =	8508
Routed	2774/3990 Partitions, Violations =	8483
Routed	2793/3990 Partitions, Violations =	8435
Routed	2812/3990 Partitions, Violations =	8311
Routed	2831/3990 Partitions, Violations =	8191
Routed	2850/3990 Partitions, Violations =	8154
Routed	2869/3990 Partitions, Violations =	8040
Routed	2888/3990 Partitions, Violations =	7905
Routed	2907/3990 Partitions, Violations =	7886
Routed	2926/3990 Partitions, Violations =	7773
Routed	2945/3990 Partitions, Violations =	7766
Routed	2964/3990 Partitions, Violations =	7808
Routed	2983/3990 Partitions, Violations =	7697
Routed	3002/3990 Partitions, Violations =	7678
Routed	3021/3990 Partitions, Violations =	7585
Routed	3040/3990 Partitions, Violations =	7477
Routed	3059/3990 Partitions, Violations =	7433
Routed	3078/3990 Partitions, Violations =	7351
Routed	3097/3990 Partitions, Violations =	7269
Routed	3116/3990 Partitions, Violations =	7178
Routed	3135/3990 Partitions, Violations =	7203
Routed	3154/3990 Partitions, Violations =	7148
Routed	3173/3990 Partitions, Violations =	7077
Routed	3192/3990 Partitions, Violations =	7050
Routed	3211/3990 Partitions, Violations =	7004
Routed	3230/3990 Partitions, Violations =	6920
Routed	3249/3990 Partitions, Violations =	6911
Routed	3268/3990 Partitions, Violations =	6824
Routed	3287/3990 Partitions, Violations =	6812
Routed	3306/3990 Partitions, Violations =	6698
Routed	3325/3990 Partitions, Violations =	6656
Routed	3344/3990 Partitions, Violations =	6545
Routed	3363/3990 Partitions, Violations =	6333
Routed	3382/3990 Partitions, Violations =	6298
Routed	3401/3990 Partitions, Violations =	6219
Routed	3420/3990 Partitions, Violations =	6122
Routed	3439/3990 Partitions, Violations =	5967
Routed	3458/3990 Partitions, Violations =	5865
Routed	3477/3990 Partitions, Violations =	5837
Routed	3496/3990 Partitions, Violations =	5688
Routed	3515/3990 Partitions, Violations =	5702
Routed	3534/3990 Partitions, Violations =	5550
Routed	3553/3990 Partitions, Violations =	5476
Routed	3572/3990 Partitions, Violations =	5388
Routed	3591/3990 Partitions, Violations =	5225
Routed	3610/3990 Partitions, Violations =	5097
Routed	3629/3990 Partitions, Violations =	4975
Routed	3648/3990 Partitions, Violations =	4950
Routed	3667/3990 Partitions, Violations =	4788
Routed	3686/3990 Partitions, Violations =	4667
Routed	3705/3990 Partitions, Violations =	4419
Routed	3724/3990 Partitions, Violations =	4289
Routed	3743/3990 Partitions, Violations =	4121
Routed	3762/3990 Partitions, Violations =	3996
Routed	3781/3990 Partitions, Violations =	3816
Routed	3800/3990 Partitions, Violations =	3743
Routed	3819/3990 Partitions, Violations =	3320
Routed	3838/3990 Partitions, Violations =	3221
Routed	3857/3990 Partitions, Violations =	3031
Routed	3876/3990 Partitions, Violations =	2959
Routed	3895/3990 Partitions, Violations =	2815
Routed	3914/3990 Partitions, Violations =	2696
Routed	3933/3990 Partitions, Violations =	2539
Routed	3952/3990 Partitions, Violations =	2346
Routed	3971/3990 Partitions, Violations =	2194
Routed	3990/3990 Partitions, Violations =	2054

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2472
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 978
	Diff net var rule spacing : 29
	Diff net via-cut spacing : 3
	Less than minimum area : 241
	Same net spacing : 83
	Secondary pg pin maximum connections : 418
	Short : 720

[Iter 0] Elapsed real time: 0:00:51 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:06:38 total=0:06:39
[Iter 0] Stage (MB): Used   93  Alloctr   98  Proc    0 
[Iter 0] Total (MB): Used  344  Alloctr  353  Proc 8734 

End DR iteration 0 with 3990 parts

Start DR iteration 1: non-uniform partition
Routed	1/857 Partitions, Violations =	2456
Routed	4/857 Partitions, Violations =	2448
Routed	8/857 Partitions, Violations =	2436
Routed	12/857 Partitions, Violations =	2429
Routed	16/857 Partitions, Violations =	2412
Routed	20/857 Partitions, Violations =	2394
Routed	24/857 Partitions, Violations =	2391
Routed	28/857 Partitions, Violations =	2365
Routed	32/857 Partitions, Violations =	2362
Routed	36/857 Partitions, Violations =	2347
Routed	40/857 Partitions, Violations =	2345
Routed	44/857 Partitions, Violations =	2335
Routed	48/857 Partitions, Violations =	2323
Routed	52/857 Partitions, Violations =	2309
Routed	56/857 Partitions, Violations =	2297
Routed	60/857 Partitions, Violations =	2284
Routed	64/857 Partitions, Violations =	2284
Routed	68/857 Partitions, Violations =	2221
Routed	72/857 Partitions, Violations =	2220
Routed	76/857 Partitions, Violations =	2199
Routed	80/857 Partitions, Violations =	2192
Routed	84/857 Partitions, Violations =	2181
Routed	88/857 Partitions, Violations =	2157
Routed	92/857 Partitions, Violations =	2146
Routed	96/857 Partitions, Violations =	2138
Routed	100/857 Partitions, Violations =	2130
Routed	104/857 Partitions, Violations =	2126
Routed	108/857 Partitions, Violations =	2115
Routed	112/857 Partitions, Violations =	2091
Routed	116/857 Partitions, Violations =	2072
Routed	120/857 Partitions, Violations =	2071
Routed	124/857 Partitions, Violations =	2066
Routed	128/857 Partitions, Violations =	2058
Routed	132/857 Partitions, Violations =	2056
Routed	136/857 Partitions, Violations =	2029
Routed	140/857 Partitions, Violations =	2026
Routed	144/857 Partitions, Violations =	2017
Routed	148/857 Partitions, Violations =	2009
Routed	152/857 Partitions, Violations =	1999
Routed	156/857 Partitions, Violations =	1993
Routed	160/857 Partitions, Violations =	1986
Routed	164/857 Partitions, Violations =	1977
Routed	168/857 Partitions, Violations =	1969
Routed	172/857 Partitions, Violations =	1966
Routed	176/857 Partitions, Violations =	1962
Routed	180/857 Partitions, Violations =	1957
Routed	184/857 Partitions, Violations =	1947
Routed	188/857 Partitions, Violations =	1928
Routed	192/857 Partitions, Violations =	1914
Routed	196/857 Partitions, Violations =	1915
Routed	200/857 Partitions, Violations =	1904
Routed	204/857 Partitions, Violations =	1891
Routed	208/857 Partitions, Violations =	1888
Routed	212/857 Partitions, Violations =	1854
Routed	216/857 Partitions, Violations =	1853
Routed	220/857 Partitions, Violations =	1834
Routed	224/857 Partitions, Violations =	1824
Routed	228/857 Partitions, Violations =	1810
Routed	232/857 Partitions, Violations =	1805
Routed	236/857 Partitions, Violations =	1799
Routed	240/857 Partitions, Violations =	1791
Routed	244/857 Partitions, Violations =	1785
Routed	248/857 Partitions, Violations =	1781
Routed	252/857 Partitions, Violations =	1749
Routed	256/857 Partitions, Violations =	1746
Routed	260/857 Partitions, Violations =	1738
Routed	264/857 Partitions, Violations =	1732
Routed	268/857 Partitions, Violations =	1717
Routed	272/857 Partitions, Violations =	1701
Routed	276/857 Partitions, Violations =	1701
Routed	280/857 Partitions, Violations =	1695
Routed	284/857 Partitions, Violations =	1668
Routed	288/857 Partitions, Violations =	1662
Routed	292/857 Partitions, Violations =	1658
Routed	296/857 Partitions, Violations =	1648
Routed	300/857 Partitions, Violations =	1646
Routed	304/857 Partitions, Violations =	1636
Routed	308/857 Partitions, Violations =	1633
Routed	312/857 Partitions, Violations =	1614
Routed	316/857 Partitions, Violations =	1606
Routed	320/857 Partitions, Violations =	1599
Routed	324/857 Partitions, Violations =	1575
Routed	328/857 Partitions, Violations =	1563
Routed	332/857 Partitions, Violations =	1566
Routed	336/857 Partitions, Violations =	1536
Routed	340/857 Partitions, Violations =	1536
Routed	344/857 Partitions, Violations =	1522
Routed	348/857 Partitions, Violations =	1511
Routed	352/857 Partitions, Violations =	1496
Routed	356/857 Partitions, Violations =	1497
Routed	360/857 Partitions, Violations =	1494
Routed	364/857 Partitions, Violations =	1457
Routed	368/857 Partitions, Violations =	1457
Routed	372/857 Partitions, Violations =	1440
Routed	376/857 Partitions, Violations =	1438
Routed	380/857 Partitions, Violations =	1419
Routed	384/857 Partitions, Violations =	1409
Routed	388/857 Partitions, Violations =	1405
Routed	392/857 Partitions, Violations =	1386
Routed	396/857 Partitions, Violations =	1385
Routed	400/857 Partitions, Violations =	1376
Routed	404/857 Partitions, Violations =	1362
Routed	408/857 Partitions, Violations =	1364
Routed	412/857 Partitions, Violations =	1325
Routed	416/857 Partitions, Violations =	1317
Routed	420/857 Partitions, Violations =	1312
Routed	424/857 Partitions, Violations =	1289
Routed	428/857 Partitions, Violations =	1283
Routed	432/857 Partitions, Violations =	1274
Routed	436/857 Partitions, Violations =	1267
Routed	440/857 Partitions, Violations =	1255
Routed	444/857 Partitions, Violations =	1250
Routed	448/857 Partitions, Violations =	1250
Routed	452/857 Partitions, Violations =	1242
Routed	456/857 Partitions, Violations =	1238
Routed	460/857 Partitions, Violations =	1223
Routed	464/857 Partitions, Violations =	1222
Routed	468/857 Partitions, Violations =	1217
Routed	472/857 Partitions, Violations =	1198
Routed	476/857 Partitions, Violations =	1198
Routed	480/857 Partitions, Violations =	1172
Routed	484/857 Partitions, Violations =	1167
Routed	488/857 Partitions, Violations =	1162
Routed	492/857 Partitions, Violations =	1158
Routed	496/857 Partitions, Violations =	1147
Routed	500/857 Partitions, Violations =	1142
Routed	504/857 Partitions, Violations =	1142
Routed	508/857 Partitions, Violations =	1127
Routed	512/857 Partitions, Violations =	1124
Routed	516/857 Partitions, Violations =	1119
Routed	520/857 Partitions, Violations =	1107
Routed	524/857 Partitions, Violations =	1106
Routed	528/857 Partitions, Violations =	1098
Routed	532/857 Partitions, Violations =	1088
Routed	536/857 Partitions, Violations =	1082
Routed	540/857 Partitions, Violations =	1077
Routed	544/857 Partitions, Violations =	1067
Routed	548/857 Partitions, Violations =	1063
Routed	552/857 Partitions, Violations =	1056
Routed	556/857 Partitions, Violations =	1049
Routed	560/857 Partitions, Violations =	1038
Routed	564/857 Partitions, Violations =	1033
Routed	568/857 Partitions, Violations =	1031
Routed	572/857 Partitions, Violations =	1015
Routed	576/857 Partitions, Violations =	1012
Routed	580/857 Partitions, Violations =	1009
Routed	584/857 Partitions, Violations =	1004
Routed	588/857 Partitions, Violations =	989
Routed	592/857 Partitions, Violations =	980
Routed	596/857 Partitions, Violations =	973
Routed	600/857 Partitions, Violations =	965
Routed	604/857 Partitions, Violations =	960
Routed	608/857 Partitions, Violations =	950
Routed	612/857 Partitions, Violations =	935
Routed	616/857 Partitions, Violations =	928
Routed	620/857 Partitions, Violations =	901
Routed	624/857 Partitions, Violations =	886
Routed	628/857 Partitions, Violations =	876
Routed	632/857 Partitions, Violations =	875
Routed	636/857 Partitions, Violations =	863
Routed	640/857 Partitions, Violations =	825
Routed	644/857 Partitions, Violations =	811
Routed	648/857 Partitions, Violations =	766
Routed	652/857 Partitions, Violations =	759
Routed	656/857 Partitions, Violations =	750
Routed	660/857 Partitions, Violations =	743
Routed	664/857 Partitions, Violations =	726
Routed	668/857 Partitions, Violations =	717
Routed	672/857 Partitions, Violations =	680
Routed	676/857 Partitions, Violations =	668
Routed	680/857 Partitions, Violations =	669
Routed	684/857 Partitions, Violations =	662
Routed	688/857 Partitions, Violations =	628
Routed	692/857 Partitions, Violations =	616
Routed	696/857 Partitions, Violations =	606
Routed	700/857 Partitions, Violations =	556
Routed	704/857 Partitions, Violations =	553
Routed	708/857 Partitions, Violations =	546
Routed	712/857 Partitions, Violations =	542
Routed	716/857 Partitions, Violations =	536
Routed	720/857 Partitions, Violations =	531
Routed	724/857 Partitions, Violations =	518
Routed	728/857 Partitions, Violations =	506
Routed	732/857 Partitions, Violations =	491
Routed	736/857 Partitions, Violations =	475
Routed	740/857 Partitions, Violations =	481
Routed	744/857 Partitions, Violations =	466
Routed	748/857 Partitions, Violations =	449
Routed	752/857 Partitions, Violations =	448
Routed	756/857 Partitions, Violations =	442
Routed	760/857 Partitions, Violations =	436
Routed	764/857 Partitions, Violations =	430
Routed	768/857 Partitions, Violations =	419
Routed	772/857 Partitions, Violations =	416
Routed	776/857 Partitions, Violations =	397
Routed	780/857 Partitions, Violations =	383
Routed	784/857 Partitions, Violations =	367
Routed	788/857 Partitions, Violations =	349
Routed	792/857 Partitions, Violations =	335
Routed	796/857 Partitions, Violations =	321
Routed	800/857 Partitions, Violations =	315
Routed	804/857 Partitions, Violations =	308
Routed	808/857 Partitions, Violations =	296
Routed	812/857 Partitions, Violations =	286
Routed	816/857 Partitions, Violations =	271
Routed	820/857 Partitions, Violations =	268
Routed	824/857 Partitions, Violations =	248
Routed	828/857 Partitions, Violations =	241
Routed	832/857 Partitions, Violations =	231
Routed	836/857 Partitions, Violations =	190
Routed	840/857 Partitions, Violations =	172
Routed	844/857 Partitions, Violations =	148
Routed	848/857 Partitions, Violations =	142
Routed	852/857 Partitions, Violations =	107
Routed	856/857 Partitions, Violations =	93

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	357
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 49
	Less than minimum area : 6
	Same net spacing : 3
	Secondary pg pin maximum connections : 264
	Short : 35

[Iter 1] Elapsed real time: 0:00:58 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:07:20 total=0:07:21
[Iter 1] Stage (MB): Used   93  Alloctr   99  Proc    0 
[Iter 1] Total (MB): Used  344  Alloctr  354  Proc 8734 

End DR iteration 1 with 857 parts

Start DR iteration 2: non-uniform partition
Routed	1/63 Partitions, Violations =	336
Routed	2/63 Partitions, Violations =	313
Routed	3/63 Partitions, Violations =	312
Routed	4/63 Partitions, Violations =	299
Routed	5/63 Partitions, Violations =	287
Routed	6/63 Partitions, Violations =	288
Routed	7/63 Partitions, Violations =	288
Routed	8/63 Partitions, Violations =	285
Routed	9/63 Partitions, Violations =	259
Routed	10/63 Partitions, Violations =	255
Routed	11/63 Partitions, Violations =	255
Routed	12/63 Partitions, Violations =	255
Routed	13/63 Partitions, Violations =	255
Routed	14/63 Partitions, Violations =	226
Routed	15/63 Partitions, Violations =	223
Routed	16/63 Partitions, Violations =	223
Routed	17/63 Partitions, Violations =	223
Routed	18/63 Partitions, Violations =	223
Routed	19/63 Partitions, Violations =	223
Routed	20/63 Partitions, Violations =	205
Routed	21/63 Partitions, Violations =	205
Routed	22/63 Partitions, Violations =	205
Routed	23/63 Partitions, Violations =	205
Routed	24/63 Partitions, Violations =	204
Routed	25/63 Partitions, Violations =	198
Routed	26/63 Partitions, Violations =	185
Routed	27/63 Partitions, Violations =	181
Routed	28/63 Partitions, Violations =	174
Routed	29/63 Partitions, Violations =	174
Routed	30/63 Partitions, Violations =	174
Routed	31/63 Partitions, Violations =	174
Routed	32/63 Partitions, Violations =	167
Routed	33/63 Partitions, Violations =	167
Routed	34/63 Partitions, Violations =	148
Routed	35/63 Partitions, Violations =	136
Routed	36/63 Partitions, Violations =	136
Routed	37/63 Partitions, Violations =	133
Routed	38/63 Partitions, Violations =	134
Routed	39/63 Partitions, Violations =	134
Routed	40/63 Partitions, Violations =	127
Routed	41/63 Partitions, Violations =	126
Routed	42/63 Partitions, Violations =	126
Routed	43/63 Partitions, Violations =	123
Routed	44/63 Partitions, Violations =	122
Routed	45/63 Partitions, Violations =	122
Routed	46/63 Partitions, Violations =	122
Routed	47/63 Partitions, Violations =	101
Routed	48/63 Partitions, Violations =	101
Routed	49/63 Partitions, Violations =	75
Routed	50/63 Partitions, Violations =	74
Routed	51/63 Partitions, Violations =	89
Routed	52/63 Partitions, Violations =	96
Routed	53/63 Partitions, Violations =	96
Routed	54/63 Partitions, Violations =	78
Routed	55/63 Partitions, Violations =	78
Routed	56/63 Partitions, Violations =	78
Routed	57/63 Partitions, Violations =	79
Routed	58/63 Partitions, Violations =	74
Routed	59/63 Partitions, Violations =	52
Routed	60/63 Partitions, Violations =	52
Routed	61/63 Partitions, Violations =	47
Routed	62/63 Partitions, Violations =	47
Routed	63/63 Partitions, Violations =	40

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	42
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 25
	Less than minimum area : 7
	Same net spacing : 1
	Secondary pg pin maximum connections : 2
	Short : 7

[Iter 2] Elapsed real time: 0:00:59 
[Iter 2] Elapsed cpu  time: sys=0:00:01 usr=0:07:28 total=0:07:29
[Iter 2] Stage (MB): Used   93  Alloctr   99  Proc    0 
[Iter 2] Total (MB): Used  344  Alloctr  354  Proc 8734 

End DR iteration 2 with 63 parts

Start DR iteration 3: non-uniform partition
Routed	1/16 Partitions, Violations =	40
Routed	2/16 Partitions, Violations =	40
Routed	3/16 Partitions, Violations =	33
Routed	4/16 Partitions, Violations =	30
Routed	5/16 Partitions, Violations =	22
Routed	6/16 Partitions, Violations =	24
Routed	7/16 Partitions, Violations =	24
Routed	8/16 Partitions, Violations =	23
Routed	9/16 Partitions, Violations =	23
Routed	10/16 Partitions, Violations =	23
Routed	11/16 Partitions, Violations =	13
Routed	12/16 Partitions, Violations =	8
Routed	13/16 Partitions, Violations =	7
Routed	14/16 Partitions, Violations =	8
Routed	15/16 Partitions, Violations =	9
Routed	16/16 Partitions, Violations =	8

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	10
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 1
	Less than minimum area : 2
	Secondary pg pin maximum connections : 2
	Short : 5

[Iter 3] Elapsed real time: 0:00:59 
[Iter 3] Elapsed cpu  time: sys=0:00:01 usr=0:07:31 total=0:07:33
[Iter 3] Stage (MB): Used   93  Alloctr   99  Proc    0 
[Iter 3] Total (MB): Used  344  Alloctr  354  Proc 8734 

End DR iteration 3 with 16 parts

Start DR iteration 4: non-uniform partition
Routed	1/7 Partitions, Violations =	6
Routed	2/7 Partitions, Violations =	9
Routed	3/7 Partitions, Violations =	6
Routed	4/7 Partitions, Violations =	5
Routed	5/7 Partitions, Violations =	5
Routed	6/7 Partitions, Violations =	4
Routed	7/7 Partitions, Violations =	8

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	10
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 3
	Less than minimum area : 1
	Secondary pg pin maximum connections : 2
	Short : 4

[Iter 4] Elapsed real time: 0:01:00 
[Iter 4] Elapsed cpu  time: sys=0:00:01 usr=0:07:35 total=0:07:37
[Iter 4] Stage (MB): Used   93  Alloctr   99  Proc    0 
[Iter 4] Total (MB): Used  344  Alloctr  354  Proc 8734 

End DR iteration 4 with 7 parts

Start DR iteration 5: non-uniform partition
Routed	1/5 Partitions, Violations =	6
Routed	2/5 Partitions, Violations =	6
Routed	3/5 Partitions, Violations =	2
Routed	4/5 Partitions, Violations =	1
Routed	5/5 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	@@@@ Total number of instance ports with antenna violations =	0

	Secondary pg pin maximum connections : 2
	Short : 1

[Iter 5] Elapsed real time: 0:01:01 
[Iter 5] Elapsed cpu  time: sys=0:00:01 usr=0:07:38 total=0:07:40
[Iter 5] Stage (MB): Used   93  Alloctr   99  Proc    0 
[Iter 5] Total (MB): Used  344  Alloctr  354  Proc 8734 

End DR iteration 5 with 5 parts

Start DR iteration 6: non-uniform partition
Routed	1/2 Partitions, Violations =	1
Routed	2/2 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	@@@@ Total number of instance ports with antenna violations =	0

	Secondary pg pin maximum connections : 2
	Short : 1

[Iter 6] Elapsed real time: 0:01:01 
[Iter 6] Elapsed cpu  time: sys=0:00:01 usr=0:07:42 total=0:07:44
[Iter 6] Stage (MB): Used   93  Alloctr   99  Proc    0 
[Iter 6] Total (MB): Used  344  Alloctr  354  Proc 8734 

End DR iteration 6 with 2 parts

Start DR iteration 7: non-uniform partition
Routed	1/3 Partitions, Violations =	2
Routed	2/3 Partitions, Violations =	2
Routed	3/3 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	@@@@ Total number of instance ports with antenna violations =	0

	Secondary pg pin maximum connections : 2
	Short : 1

[Iter 7] Elapsed real time: 0:01:02 
[Iter 7] Elapsed cpu  time: sys=0:00:02 usr=0:07:45 total=0:07:47
[Iter 7] Stage (MB): Used   93  Alloctr   99  Proc    0 
[Iter 7] Total (MB): Used  344  Alloctr  354  Proc 8734 

End DR iteration 7 with 3 parts

Start DR iteration 8: non-uniform partition
Routed	1/2 Partitions, Violations =	0
Routed	2/2 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	@@@@ Total number of instance ports with antenna violations =	0

	Secondary pg pin maximum connections : 2

[Iter 8] Elapsed real time: 0:01:02 
[Iter 8] Elapsed cpu  time: sys=0:00:02 usr=0:07:48 total=0:07:50
[Iter 8] Stage (MB): Used   93  Alloctr   99  Proc    0 
[Iter 8] Total (MB): Used  344  Alloctr  354  Proc 8734 

End DR iteration 8 with 2 parts

Start DR iteration 9: non-uniform partition
Routed	1/2 Partitions, Violations =	1
Routed	2/2 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	@@@@ Total number of instance ports with antenna violations =	0

	Secondary pg pin maximum connections : 2

[Iter 9] Elapsed real time: 0:01:03 
[Iter 9] Elapsed cpu  time: sys=0:00:02 usr=0:07:52 total=0:07:54
[Iter 9] Stage (MB): Used   93  Alloctr   99  Proc    0 
[Iter 9] Total (MB): Used  344  Alloctr  354  Proc 8734 

End DR iteration 9 with 2 parts

Start DR iteration 10: non-uniform partition
Routed	1/2 Partitions, Violations =	1
Routed	2/2 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	@@@@ Total number of instance ports with antenna violations =	0

	Secondary pg pin maximum connections : 2

[Iter 10] Elapsed real time: 0:01:04 
[Iter 10] Elapsed cpu  time: sys=0:00:02 usr=0:07:55 total=0:07:57
[Iter 10] Stage (MB): Used   93  Alloctr   99  Proc    0 
[Iter 10] Total (MB): Used  344  Alloctr  354  Proc 8734 

End DR iteration 10 with 2 parts

Stop DR since not converging

	@@@@ Total nets not meeting constraints =	0

[DR] Elapsed real time: 0:01:04 
[DR] Elapsed cpu  time: sys=0:00:02 usr=0:07:55 total=0:07:57
[DR] Stage (MB): Used   13  Alloctr   19  Proc    0 
[DR] Total (MB): Used  265  Alloctr  274  Proc 8734 

DR finished with 505 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	505
	Secondary pg pin maximum connections : 505


Total Wire Length =                    3658527 micron
Total Number of Contacts =             914338
Total Number of Wires =                942143
Total Number of PtConns =              96231
Total Number of Routed Wires =       942143
Total Routed Wire Length =           3646399 micron
Total Number of Routed Contacts =       914338
	Layer               M1 :      87311 micron
	Layer               M2 :     940375 micron
	Layer               M3 :    1204362 micron
	Layer               M4 :     285675 micron
	Layer               M5 :     674766 micron
	Layer               M6 :     154856 micron
	Layer               M7 :     289109 micron
	Layer               M8 :      22072 micron
	Layer               M9 :          0 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          3
	Via         VIA89(rot) :          4
	Via          VIA78SQ_C :       1571
	Via     VIA67SQ_C(rot) :       8290
	Via          VIA56SQ_C :      15109
	Via     VIA56SQ_C(rot) :          2
	Via         VIA56BAR_C :        114
	Via    VIA56BAR_C(rot) :          1
	Via           VIA56BAR :         27
	Via      VIA56BAR(rot) :          4
	Via      VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_2x1 :          5
	Via          VIA45SQ_C :          6
	Via     VIA45SQ_C(rot) :      37404
	Via          VIA45LG_C :        133
	Via     VIA45LG_C(rot) :          2
	Via          VIA34SQ_C :      72211
	Via     VIA34SQ_C(rot) :        669
	Via          VIA34LG_C :         19
	Via          VIA23SQ_C :       3906
	Via     VIA23SQ_C(rot) :     401988
	Via     VIA23LG_C(rot) :         13
	Via          VIA12SQ_C :     342792
	Via     VIA12SQ_C(rot) :      26029
	Via         VIA12BAR_C :       3022
	Via    VIA12BAR_C(rot) :         14
	Via     VIA12LG_C(rot) :          2
	Via           VIA12BAR :         22
	Via      VIA12BAR(rot) :         62
	Via      VIA12SQ_C_2x1 :        887
	Via        VIA12SQ_2x1 :          1
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.46% (4185 / 914338 vias)
 
    Layer VIA1       =  1.08% (4009   / 372832  vias)
        Weight 2     =  0.84% (3120    vias)
        Weight 1     =  0.24% (889     vias)
        Un-optimized = 98.92% (368821  vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       =  0.00% (0      / 405907  vias)
        Un-optimized = 100.00% (405894  vias)
        Un-mapped    =  0.00% (13      vias)
    Layer VIA3       =  0.00% (0      / 72899   vias)
        Un-optimized = 99.97% (72880   vias)
        Un-mapped    =  0.03% (19      vias)
    Layer VIA4       =  0.00% (0      / 37545   vias)
        Un-optimized = 99.64% (37410   vias)
        Un-mapped    =  0.36% (135     vias)
    Layer VIA5       =  1.15% (176    / 15287   vias)
        Weight 2     =  0.96% (146     vias)
        Weight 1     =  0.20% (30      vias)
        Un-optimized = 98.85% (15111   vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8290    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8290    vias)
    Layer VIA7       =  0.00% (0      / 1571    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1571    vias)
    Layer VIA8       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
 
  Total double via conversion rate    =  0.10% (919 / 914338 vias)
 
    Layer VIA1       =  0.24% (889    / 372832  vias)
    Layer VIA2       =  0.00% (0      / 405907  vias)
    Layer VIA3       =  0.00% (0      / 72899   vias)
    Layer VIA4       =  0.00% (0      / 37545   vias)
    Layer VIA5       =  0.20% (30     / 15287   vias)
    Layer VIA6       =  0.00% (0      / 8290    vias)
    Layer VIA7       =  0.00% (0      / 1571    vias)
    Layer VIA8       =  0.00% (0      / 7       vias)
 
  The optimized via conversion rate based on total routed via count =  0.46% (4185 / 914338 vias)
 
    Layer VIA1       =  1.08% (4009   / 372832  vias)
        Weight 2     =  0.84% (3120    vias)
        Weight 1     =  0.24% (889     vias)
        Un-optimized = 98.92% (368821  vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       =  0.00% (0      / 405907  vias)
        Un-optimized = 100.00% (405894  vias)
        Un-mapped    =  0.00% (13      vias)
    Layer VIA3       =  0.00% (0      / 72899   vias)
        Un-optimized = 99.97% (72880   vias)
        Un-mapped    =  0.03% (19      vias)
    Layer VIA4       =  0.00% (0      / 37545   vias)
        Un-optimized = 99.64% (37410   vias)
        Un-mapped    =  0.36% (135     vias)
    Layer VIA5       =  1.15% (176    / 15287   vias)
        Weight 2     =  0.96% (146     vias)
        Weight 1     =  0.20% (30      vias)
        Un-optimized = 98.85% (15111   vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8290    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8290    vias)
    Layer VIA7       =  0.00% (0      / 1571    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1571    vias)
    Layer VIA8       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
 

Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.detail.*'
detail.allow_default_rule_nets_via_ladder_lower_layer_connection:	 false               
detail.allow_ndr_nets_via_ladder_lower_layer_connection :	 false               
detail.antenna                                          :	 true                
detail.antenna_fixing_preference                        :	 hop_layers          
detail.antenna_on_iteration                             :	 1                   
detail.antenna_verbose_level                            :	 1                   
detail.check_antenna_for_open_nets                      :	 false               
detail.check_antenna_on_diode_pins                      :	 false               
detail.check_antenna_on_pg                              :	 false               
detail.check_patchable_drc_from_fixed_shapes            :	 false               
detail.check_pin_min_area_min_length                    :	 true                
detail.check_port_min_area_min_length                   :	 true                
detail.continue_after_large_design_rule_value_error     :	 false               
detail.debug_check_cellmap_query_for_diodes             :	 false               
detail.debug_determinism_level                          :	 0                   
detail.default_diode_protection                         :	 0                   
detail.default_gate_size                                :	 -1                  
detail.default_nwell_size                               :	 -1                  
detail.default_port_external_antenna_area               :	 0                   
detail.default_port_external_gate_size                  :	 -1                  
detail.default_port_external_nwell_size                 :	 -1                  
detail.delete_redundant_diodes_during_routing           :	 false               
detail.detail_route_special_design_rule_fixing_stage    :	 late_routing        
detail.diagonal_min_width                               :	 true                
detail.diode_insertion_mode                             :	 new_and_spare       
detail.diode_libcell_names                              :	                     
detail.diode_preference                                 :	 none                
detail.drc_convergence_effort_level                     :	 medium              
detail.eco_max_number_of_iterations                     :	 -1                  
detail.eco_route_special_design_rule_fixing_stage       :	 late_routing        
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.elapsed_time_limit                               :	 -1                  
detail.enable_fixing_selective_design_rule_violations_on_fixed_shapes:	 false               
detail.enable_ndr_tapering_on_voltage_rule              :	 true                
detail.enable_separate_pgate_ngate_antenna_ratio_check  :	 false               
detail.force_max_number_iterations                      :	 false               
detail.generate_extra_off_grid_pin_tracks               :	 false               
detail.generate_off_grid_feed_through_tracks            :	 low                 
detail.group_route_special_design_rule_fixing_stage     :	 late_routing        
detail.hop_layers_to_fix_antenna                        :	 true                
detail.ignore_drc                                       :	 {same_net_metal_space false} {same_net_enclosed_cut_space false} {all_same_net_drc_for_frozen_net false}
detail.incremental_detail_route_special_design_rule_fixing_stage:	 late_routing        
detail.insert_diodes_during_routing                     :	 false               
detail.insert_redundant_vias_layer_order_low_to_high    :	 false               
detail.macro_pin_antenna_mode                           :	 normal              
detail.max_antenna_pin_count                            :	 -1                  
detail.merge_gates_for_antenna                          :	 true                
detail.ndr_layer_based_taper_distance_threshold         :	 -1                  
detail.optimize_partition_size_for_drc                  :	 false               
detail.optimize_tie_off_effort_level                    :	 low                 
detail.optimize_wire_via_effort_level                   :	 low                 
detail.pin_taper_mode                                   :	 default_width       
detail.port_antenna_mode                                :	 float               
detail.post_process_special_design_rule_fixing_stage    :	 late_routing        
detail.repair_shorts_over_macros_effort_level           :	 off                 
detail.repair_shorts_over_macros_verbose                :	 false               
detail.report_antenna_for_must_join_port_root           :	 false               
detail.report_ignore_drc                                :	                     
detail.reuse_filler_locations_for_diodes                :	 true                
detail.save_after_iterations                            :	                     
detail.save_cell_prefix                                 :	 DR                  
detail.shift_diode_locations_for_port_protection        :	 false               
detail.skip_antenna_analysis_for_nets                   :	                     
detail.skip_antenna_fixing_for_nets                     :	                     
detail.timing_driven                                    :	 true                
detail.top_layer_antenna_fix_threshold                  :	 -1                  
detail.topology_eco_effort_level                        :	 medium              
detail.use_default_width_for_min_area_min_len_stub      :	 false               
detail.use_lower_hierarchy_for_port_diodes              :	 false               
detail.use_wide_wire_effort_level                       :	 off                 
detail.use_wide_wire_to_input_pin                       :	 false               
detail.use_wide_wire_to_macro_pin                       :	 false               
detail.use_wide_wire_to_output_pin                      :	 false               
detail.use_wide_wire_to_pad_pin                         :	 same_as_macro_pin   
detail.use_wide_wire_to_port                            :	 same_as_macro_pin   
detail.user_defined_partition                           :	                     
detail.var_spacing_to_same_net                          :	 false               
detail.via_ladder_upper_layer_via_connection_mode       :	 above               

Printing options for 'route.auto_via_ladder.*'
auto_via_ladder.allow_drcs                              :	 false               
auto_via_ladder.allow_patching                          :	 false               
auto_via_ladder.allow_samenet_intersection              :	 false               
auto_via_ladder.allow_via_array_as_single_cut           :	 false               
auto_via_ladder.apply_app_options_to_insert_via_ladders_command:	 false               
auto_via_ladder.auto_stagger                            :	 false               
auto_via_ladder.auto_stagger_for_em_via_ladder_max_number_stagger_tracks_per_level:	 15                  
auto_via_ladder.auto_stagger_max_number_stagger_tracks_per_level:	 9                   
auto_via_ladder.bias_top_layer_to_samenet_connection    :	 false               
auto_via_ladder.check_drcs_on_existing_via_ladders      :	 false               
auto_via_ladder.clean                                   :	 false               
auto_via_ladder.connect_within_metal                    :	 false               
auto_via_ladder.connect_within_metal_for_em_via_ladder  :	 same_as_global      
auto_via_ladder.connect_within_metal_for_via_ladder     :	 same_as_global      
auto_via_ladder.connect_within_pin_mode                 :	 {all off} {via_ladder off} {pattern_must_join off}
auto_via_ladder.default_width_ndr_promotable_on_nonreserved_tracks:	 true                
auto_via_ladder.enable_em_to_performance_via_ladder_update:	 false               
auto_via_ladder.generate_center_track_on_off_grid_pattern_must_join_pin_shapes:	 false               
auto_via_ladder.generate_track_width_by_layer_name      :	                     
auto_via_ladder.ignore_min_max_layer_constraints        :	 false               
auto_via_ladder.ignore_rippable_shapes                  :	 false               
auto_via_ladder.ignore_routing_shape_drcs               :	 false               
auto_via_ladder.ndr_mode                                :	 full                
auto_via_ladder.ndr_on_top_layer_only                   :	 false               
auto_via_ladder.pattern_must_join_max_number_stagger_tracks:	                     
auto_via_ladder.pattern_must_join_over_pin_layer        :	 1                   
auto_via_ladder.pin_access_aware                        :	 true                
auto_via_ladder.relax_line_end_via_enclosure_rule       :	 false               
auto_via_ladder.relax_pin_layer_metal_spacing_rules     :	 false               
auto_via_ladder.remove_routing_shapes_below_net_via_ladder_top_layer:	 false               
auto_via_ladder.report_all_via_ladders                  :	 true                
auto_via_ladder.shift_vias_on_transition_layers         :	 false               
auto_via_ladder.strictly_honor_cut_table                :	 false               
auto_via_ladder.top_layer_to_samenet_min_nonzero_distance:	 0                   
auto_via_ladder.update_during_route                     :	 false               
auto_via_ladder.update_on_route_group_nets_only         :	 false               
auto_via_ladder.update_pattern_must_join_during_route   :	 true                
auto_via_ladder.user_debug                              :	 false               
auto_via_ladder.verbose                                 :	 false               

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   24  Alloctr   24  Proc    0 
[Dr init] Total (MB): Used  289  Alloctr  298  Proc 8734 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12BAR_C    VIA12BAR_C(r)

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_C_2x1(r) VIA12SQ_C_1x2    VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12BAR_C    VIA12BAR_C(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_C_2x1(r) VIA12SQ_C_1x2    VIA12SQ_C_1x2(r)

     VIA12SQ    ->   VIA12BAR      VIA12BAR(r)

     VIA12SQ    -> VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_1x2    VIA12SQ_1x2(r)

     VIA12SQ(r) ->   VIA12BAR      VIA12BAR(r)

     VIA12SQ(r) -> VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_1x2    VIA12SQ_1x2(r)

   VIA23SQ_C    -> VIA23BAR_C(r) VIA23BAR_C   

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_C_1x2    VIA23SQ_C_2x1(r) VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23BAR_C(r) VIA23BAR_C   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_C_1x2    VIA23SQ_C_2x1(r) VIA23SQ_C_2x1   

     VIA23SQ    ->   VIA23BAR      VIA23BAR(r)

     VIA23SQ    -> VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_2x1(r) VIA23SQ_2x1   

     VIA23SQ(r) ->   VIA23BAR      VIA23BAR(r)

     VIA23SQ(r) -> VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_2x1(r) VIA23SQ_2x1   

   VIA34SQ_C    -> VIA34BAR_C    VIA34BAR_C(r)

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_C_2x1(r) VIA34SQ_C_1x2    VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34BAR_C    VIA34BAR_C(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_C_2x1(r) VIA34SQ_C_1x2    VIA34SQ_C_1x2(r)

     VIA34SQ    ->   VIA34BAR      VIA34BAR(r)

     VIA34SQ    -> VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_1x2    VIA34SQ_1x2(r)

     VIA34SQ(r) ->   VIA34BAR      VIA34BAR(r)

     VIA34SQ(r) -> VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_1x2    VIA34SQ_1x2(r)

   VIA45SQ_C    -> VIA45BAR_C(r) VIA45BAR_C   

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_C_1x2    VIA45SQ_C_2x1(r) VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45BAR_C(r) VIA45BAR_C   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_C_1x2    VIA45SQ_C_2x1(r) VIA45SQ_C_2x1   

     VIA45SQ    ->   VIA45BAR      VIA45BAR(r)

     VIA45SQ    -> VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_2x1(r) VIA45SQ_2x1   

     VIA45SQ(r) ->   VIA45BAR      VIA45BAR(r)

     VIA45SQ(r) -> VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_2x1(r) VIA45SQ_2x1   

   VIA56SQ_C    -> VIA56BAR_C    VIA56BAR_C(r)

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_C_2x1(r) VIA56SQ_C_1x2    VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56BAR_C    VIA56BAR_C(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_C_2x1(r) VIA56SQ_C_1x2    VIA56SQ_C_1x2(r)

     VIA56SQ    ->   VIA56BAR      VIA56BAR(r)

     VIA56SQ    -> VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_1x2    VIA56SQ_1x2(r)

     VIA56SQ(r) ->   VIA56BAR      VIA56BAR(r)

     VIA56SQ(r) -> VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_1x2    VIA56SQ_1x2(r)



	There were 0 out of 352489 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   37  Alloctr   36  Proc    0 
[Technology Processing] Total (MB): Used  302  Alloctr  310  Proc 8734 

Begin Redundant via insertion ...

Routed	2/270 Partitions, Violations =	507
Routed	3/270 Partitions, Violations =	507
Routed	4/270 Partitions, Violations =	507
Routed	5/270 Partitions, Violations =	507
Routed	6/270 Partitions, Violations =	507
Routed	7/270 Partitions, Violations =	507
Routed	8/270 Partitions, Violations =	507
Routed	9/270 Partitions, Violations =	507
Routed	10/270 Partitions, Violations =	485
Routed	11/270 Partitions, Violations =	485
Routed	12/270 Partitions, Violations =	485
Routed	13/270 Partitions, Violations =	487
Routed	14/270 Partitions, Violations =	487
Routed	15/270 Partitions, Violations =	487
Routed	16/270 Partitions, Violations =	487
Routed	17/270 Partitions, Violations =	488
Routed	18/270 Partitions, Violations =	488
Routed	19/270 Partitions, Violations =	488
Routed	20/270 Partitions, Violations =	488
Routed	21/270 Partitions, Violations =	488
Routed	22/270 Partitions, Violations =	488
Routed	23/270 Partitions, Violations =	486
Routed	24/270 Partitions, Violations =	486
Routed	25/270 Partitions, Violations =	486
Routed	26/270 Partitions, Violations =	486
Routed	27/270 Partitions, Violations =	487
Routed	28/270 Partitions, Violations =	488
Routed	29/270 Partitions, Violations =	488
Routed	30/270 Partitions, Violations =	487
Routed	31/270 Partitions, Violations =	487
Routed	32/270 Partitions, Violations =	489
Routed	33/270 Partitions, Violations =	489
Routed	34/270 Partitions, Violations =	490
Routed	35/270 Partitions, Violations =	492
Routed	36/270 Partitions, Violations =	492
Routed	37/270 Partitions, Violations =	492
Routed	38/270 Partitions, Violations =	492
Routed	39/270 Partitions, Violations =	492
Routed	40/270 Partitions, Violations =	492
Routed	41/270 Partitions, Violations =	491
Routed	42/270 Partitions, Violations =	489
Routed	43/270 Partitions, Violations =	489
Routed	44/270 Partitions, Violations =	468
Routed	45/270 Partitions, Violations =	466
Routed	46/270 Partitions, Violations =	466
Routed	47/270 Partitions, Violations =	466
Routed	48/270 Partitions, Violations =	467
Routed	49/270 Partitions, Violations =	466
Routed	50/270 Partitions, Violations =	466
Routed	51/270 Partitions, Violations =	466
Routed	52/270 Partitions, Violations =	464
Routed	53/270 Partitions, Violations =	464
Routed	54/270 Partitions, Violations =	464
Routed	55/270 Partitions, Violations =	467
Routed	56/270 Partitions, Violations =	468
Routed	57/270 Partitions, Violations =	468
Routed	58/270 Partitions, Violations =	468
Routed	59/270 Partitions, Violations =	469
Routed	60/270 Partitions, Violations =	468
Routed	61/270 Partitions, Violations =	467
Routed	62/270 Partitions, Violations =	466
Routed	63/270 Partitions, Violations =	466
Routed	64/270 Partitions, Violations =	466
Routed	65/270 Partitions, Violations =	467
Routed	66/270 Partitions, Violations =	464
Routed	67/270 Partitions, Violations =	464
Routed	68/270 Partitions, Violations =	464
Routed	69/270 Partitions, Violations =	464
Routed	70/270 Partitions, Violations =	442
Routed	71/270 Partitions, Violations =	442
Routed	72/270 Partitions, Violations =	441
Routed	73/270 Partitions, Violations =	441
Routed	74/270 Partitions, Violations =	441
Routed	75/270 Partitions, Violations =	442
Routed	76/270 Partitions, Violations =	442
Routed	77/270 Partitions, Violations =	442
Routed	78/270 Partitions, Violations =	442
Routed	79/270 Partitions, Violations =	443
Routed	80/270 Partitions, Violations =	443
Routed	81/270 Partitions, Violations =	443
Routed	82/270 Partitions, Violations =	443
Routed	83/270 Partitions, Violations =	443
Routed	84/270 Partitions, Violations =	444
Routed	85/270 Partitions, Violations =	444
Routed	86/270 Partitions, Violations =	444
Routed	87/270 Partitions, Violations =	444
Routed	88/270 Partitions, Violations =	445
Routed	89/270 Partitions, Violations =	445
Routed	90/270 Partitions, Violations =	448
Routed	91/270 Partitions, Violations =	407
Routed	92/270 Partitions, Violations =	409
Routed	93/270 Partitions, Violations =	412
Routed	94/270 Partitions, Violations =	413
Routed	95/270 Partitions, Violations =	413
Routed	96/270 Partitions, Violations =	415
Routed	97/270 Partitions, Violations =	415
Routed	98/270 Partitions, Violations =	415
Routed	99/270 Partitions, Violations =	414
Routed	100/270 Partitions, Violations =	415
Routed	101/270 Partitions, Violations =	415
Routed	102/270 Partitions, Violations =	414
Routed	103/270 Partitions, Violations =	416
Routed	104/270 Partitions, Violations =	419
Routed	105/270 Partitions, Violations =	418
Routed	106/270 Partitions, Violations =	418
Routed	107/270 Partitions, Violations =	419
Routed	108/270 Partitions, Violations =	416
Routed	109/270 Partitions, Violations =	416
Routed	110/270 Partitions, Violations =	416
Routed	111/270 Partitions, Violations =	416
Routed	112/270 Partitions, Violations =	419
Routed	113/270 Partitions, Violations =	419
Routed	114/270 Partitions, Violations =	417
Routed	115/270 Partitions, Violations =	417
Routed	116/270 Partitions, Violations =	416
Routed	117/270 Partitions, Violations =	416
Routed	118/270 Partitions, Violations =	415
Routed	119/270 Partitions, Violations =	415
Routed	120/270 Partitions, Violations =	413
Routed	121/270 Partitions, Violations =	411
Routed	122/270 Partitions, Violations =	410
Routed	123/270 Partitions, Violations =	341
Routed	124/270 Partitions, Violations =	341
Routed	125/270 Partitions, Violations =	341
Routed	126/270 Partitions, Violations =	341
Routed	127/270 Partitions, Violations =	341
Routed	128/270 Partitions, Violations =	339
Routed	129/270 Partitions, Violations =	339
Routed	130/270 Partitions, Violations =	336
Routed	131/270 Partitions, Violations =	336
Routed	132/270 Partitions, Violations =	337
Routed	133/270 Partitions, Violations =	336
Routed	134/270 Partitions, Violations =	335
Routed	135/270 Partitions, Violations =	335
Routed	136/270 Partitions, Violations =	334
Routed	137/270 Partitions, Violations =	335
Routed	138/270 Partitions, Violations =	337
Routed	139/270 Partitions, Violations =	337
Routed	140/270 Partitions, Violations =	336
Routed	141/270 Partitions, Violations =	336
Routed	142/270 Partitions, Violations =	338
Routed	143/270 Partitions, Violations =	337
Routed	144/270 Partitions, Violations =	338
Routed	145/270 Partitions, Violations =	338
Routed	146/270 Partitions, Violations =	339
Routed	147/270 Partitions, Violations =	337
Routed	148/270 Partitions, Violations =	338
Routed	149/270 Partitions, Violations =	337
Routed	150/270 Partitions, Violations =	337
Routed	151/270 Partitions, Violations =	264
Routed	152/270 Partitions, Violations =	262
Routed	153/270 Partitions, Violations =	262
Routed	154/270 Partitions, Violations =	260
Routed	155/270 Partitions, Violations =	260
Routed	156/270 Partitions, Violations =	260
Routed	157/270 Partitions, Violations =	260
Routed	158/270 Partitions, Violations =	260
Routed	159/270 Partitions, Violations =	265
Routed	160/270 Partitions, Violations =	265
Routed	161/270 Partitions, Violations =	261
Routed	162/270 Partitions, Violations =	261
Routed	163/270 Partitions, Violations =	261
Routed	164/270 Partitions, Violations =	261
Routed	165/270 Partitions, Violations =	262
Routed	166/270 Partitions, Violations =	265
Routed	167/270 Partitions, Violations =	266
Routed	168/270 Partitions, Violations =	266
Routed	169/270 Partitions, Violations =	267
Routed	170/270 Partitions, Violations =	271
Routed	171/270 Partitions, Violations =	271
Routed	172/270 Partitions, Violations =	272
Routed	173/270 Partitions, Violations =	273
Routed	174/270 Partitions, Violations =	280
Routed	175/270 Partitions, Violations =	287
Routed	176/270 Partitions, Violations =	286
Routed	177/270 Partitions, Violations =	284
Routed	178/270 Partitions, Violations =	286
Routed	179/270 Partitions, Violations =	285
Routed	180/270 Partitions, Violations =	286
Routed	181/270 Partitions, Violations =	280
Routed	182/270 Partitions, Violations =	280
Routed	183/270 Partitions, Violations =	281
Routed	184/270 Partitions, Violations =	281
Routed	185/270 Partitions, Violations =	281
Routed	186/270 Partitions, Violations =	282
Routed	187/270 Partitions, Violations =	282
Routed	188/270 Partitions, Violations =	282
Routed	189/270 Partitions, Violations =	214
Routed	190/270 Partitions, Violations =	220
Routed	191/270 Partitions, Violations =	220
Routed	192/270 Partitions, Violations =	220
Routed	193/270 Partitions, Violations =	221
Routed	194/270 Partitions, Violations =	224
Routed	195/270 Partitions, Violations =	222
Routed	196/270 Partitions, Violations =	221
Routed	197/270 Partitions, Violations =	220
Routed	198/270 Partitions, Violations =	220
Routed	199/270 Partitions, Violations =	220
Routed	200/270 Partitions, Violations =	220
Routed	201/270 Partitions, Violations =	220
Routed	202/270 Partitions, Violations =	217
Routed	203/270 Partitions, Violations =	218
Routed	204/270 Partitions, Violations =	218
Routed	205/270 Partitions, Violations =	218
Routed	206/270 Partitions, Violations =	218
Routed	207/270 Partitions, Violations =	218
Routed	208/270 Partitions, Violations =	218
Routed	209/270 Partitions, Violations =	218
Routed	210/270 Partitions, Violations =	218
Routed	211/270 Partitions, Violations =	218
Routed	212/270 Partitions, Violations =	218
Routed	213/270 Partitions, Violations =	218
Routed	214/270 Partitions, Violations =	218
Routed	215/270 Partitions, Violations =	218
Routed	216/270 Partitions, Violations =	218
Routed	217/270 Partitions, Violations =	218
Routed	218/270 Partitions, Violations =	218
Routed	219/270 Partitions, Violations =	218
Routed	220/270 Partitions, Violations =	218
Routed	221/270 Partitions, Violations =	218
Routed	222/270 Partitions, Violations =	209
Routed	223/270 Partitions, Violations =	202
Routed	224/270 Partitions, Violations =	190
Routed	225/270 Partitions, Violations =	185
Routed	226/270 Partitions, Violations =	173
Routed	227/270 Partitions, Violations =	165
Routed	228/270 Partitions, Violations =	151
Routed	229/270 Partitions, Violations =	146
Routed	230/270 Partitions, Violations =	146
Routed	231/270 Partitions, Violations =	146
Routed	232/270 Partitions, Violations =	146
Routed	233/270 Partitions, Violations =	146
Routed	234/270 Partitions, Violations =	146
Routed	235/270 Partitions, Violations =	146
Routed	236/270 Partitions, Violations =	144
Routed	237/270 Partitions, Violations =	145
Routed	238/270 Partitions, Violations =	145
Routed	239/270 Partitions, Violations =	147
Routed	240/270 Partitions, Violations =	147
Routed	241/270 Partitions, Violations =	147
Routed	242/270 Partitions, Violations =	147
Routed	243/270 Partitions, Violations =	149
Routed	244/270 Partitions, Violations =	149
Routed	245/270 Partitions, Violations =	149
Routed	246/270 Partitions, Violations =	149
Routed	247/270 Partitions, Violations =	106
Routed	248/270 Partitions, Violations =	106
Routed	249/270 Partitions, Violations =	104
Routed	250/270 Partitions, Violations =	105
Routed	251/270 Partitions, Violations =	105
Routed	252/270 Partitions, Violations =	105
Routed	253/270 Partitions, Violations =	105
Routed	254/270 Partitions, Violations =	106
Routed	255/270 Partitions, Violations =	106
Routed	256/270 Partitions, Violations =	106
Routed	257/270 Partitions, Violations =	107
Routed	258/270 Partitions, Violations =	40
Routed	259/270 Partitions, Violations =	42
Routed	260/270 Partitions, Violations =	42
Routed	261/270 Partitions, Violations =	42
Routed	262/270 Partitions, Violations =	42
Routed	263/270 Partitions, Violations =	39
Routed	264/270 Partitions, Violations =	38
Routed	265/270 Partitions, Violations =	41
Routed	266/270 Partitions, Violations =	38
Routed	267/270 Partitions, Violations =	40
Routed	268/270 Partitions, Violations =	38
Routed	269/270 Partitions, Violations =	38
Routed	270/270 Partitions, Violations =	40

RedundantVia finished with 148 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	148
	Diff net spacing : 2
	Diff net var rule spacing : 5
	Less than minimum area : 23
	Less than minimum enclosed area : 1
	Same net spacing : 5
	Same net via-cut spacing : 4
	Secondary pg pin maximum connections : 108


Total Wire Length =                    3649113 micron
Total Number of Contacts =             914337
Total Number of Wires =                999052
Total Number of PtConns =              55038
Total Number of Routed Wires =       999052
Total Routed Wire Length =           3646385 micron
Total Number of Routed Contacts =       914337
	Layer                 M1 :      87210 micron
	Layer                 M2 :     933810 micron
	Layer                 M3 :    1203156 micron
	Layer                 M4 :     284642 micron
	Layer                 M5 :     674261 micron
	Layer                 M6 :     154852 micron
	Layer                 M7 :     289109 micron
	Layer                 M8 :      22072 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :          3
	Via           VIA89(rot) :          4
	Via            VIA78SQ_C :       1571
	Via       VIA67SQ_C(rot) :       8290
	Via            VIA56SQ_C :         16
	Via           VIA56BAR_C :      15148
	Via      VIA56BAR_C(rot) :         36
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :         20
	Via           VIA45BAR_C :         31
	Via      VIA45BAR_C(rot) :      37349
	Via            VIA45LG_C :        137
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          6
	Via            VIA34SQ_C :         30
	Via           VIA34BAR_C :      72223
	Via      VIA34BAR_C(rot) :        464
	Via            VIA34LG_C :         38
	Via        VIA34SQ_C_2x1 :         10
	Via   VIA34SQ_C(rot)_1x2 :         92
	Via        VIA34SQ_C_1x2 :         42
	Via       VIA23SQ_C(rot) :        247
	Via           VIA23BAR_C :      10422
	Via      VIA23BAR_C(rot) :     387112
	Via       VIA23LG_C(rot) :         17
	Via   VIA23SQ_C(rot)_1x2 :       8094
	Via   VIA23SQ_C(rot)_2x1 :         14
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       1891
	Via       VIA12SQ_C(rot) :        140
	Via           VIA12BAR_C :     348965
	Via      VIA12BAR_C(rot) :      20563
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         22
	Via        VIA12BAR(rot) :         62
	Via        VIA12SQ_C_2x1 :       1093
	Via   VIA12SQ_C(rot)_1x2 :         79
	Via   VIA12SQ_C(rot)_2x1 :          6
	Via        VIA12SQ_C_1x2 :          6
	Via          VIA12SQ_2x1 :          1
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.64% (901929 / 914337 vias)
 
    Layer VIA1       = 99.45% (370798 / 372831  vias)
        Weight 2     = 99.14% (369612  vias)
        Weight 1     =  0.32% (1186    vias)
        Un-optimized =  0.54% (2031    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405643 / 405907  vias)
        Weight 2     = 97.94% (397534  vias)
        Weight 1     =  2.00% (8109    vias)
        Un-optimized =  0.06% (247     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.91% (72831  / 72899   vias)
        Weight 2     = 99.71% (72687   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.04% (30      vias)
        Un-mapped    =  0.05% (38      vias)
    Layer VIA4       = 99.58% (37386  / 37545   vias)
        Weight 2     = 99.56% (37380   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.05% (20      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.90% (15271  / 15287   vias)
        Weight 2     = 99.53% (15215   vias)
        Weight 1     =  0.37% (56      vias)
        Un-optimized =  0.10% (16      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8290    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8290    vias)
    Layer VIA7       =  0.00% (0      / 1571    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1571    vias)
    Layer VIA8       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
 
  Total double via conversion rate    =  1.04% (9501 / 914337 vias)
 
    Layer VIA1       =  0.32% (1186   / 372831  vias)
    Layer VIA2       =  2.00% (8109   / 405907  vias)
    Layer VIA3       =  0.20% (144    / 72899   vias)
    Layer VIA4       =  0.02% (6      / 37545   vias)
    Layer VIA5       =  0.37% (56     / 15287   vias)
    Layer VIA6       =  0.00% (0      / 8290    vias)
    Layer VIA7       =  0.00% (0      / 1571    vias)
    Layer VIA8       =  0.00% (0      / 7       vias)
 
  The optimized via conversion rate based on total routed via count = 98.64% (901929 / 914337 vias)
 
    Layer VIA1       = 99.45% (370798 / 372831  vias)
        Weight 2     = 99.14% (369612  vias)
        Weight 1     =  0.32% (1186    vias)
        Un-optimized =  0.54% (2031    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405643 / 405907  vias)
        Weight 2     = 97.94% (397534  vias)
        Weight 1     =  2.00% (8109    vias)
        Un-optimized =  0.06% (247     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.91% (72831  / 72899   vias)
        Weight 2     = 99.71% (72687   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.04% (30      vias)
        Un-mapped    =  0.05% (38      vias)
    Layer VIA4       = 99.58% (37386  / 37545   vias)
        Weight 2     = 99.56% (37380   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.05% (20      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.90% (15271  / 15287   vias)
        Weight 2     = 99.53% (15215   vias)
        Weight 1     =  0.37% (56      vias)
        Un-optimized =  0.10% (16      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8290    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8290    vias)
    Layer VIA7       =  0.00% (0      / 1571    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1571    vias)
    Layer VIA8       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
 

[RedundantVia] Elapsed real time: 0:00:42 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:05:10 total=0:05:11
[RedundantVia] Stage (MB): Used  157  Alloctr  155  Proc    0 
[RedundantVia] Total (MB): Used  422  Alloctr  429  Proc 8734 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:01:46 
[Dr init] Elapsed cpu  time: sys=0:00:02 usr=0:13:06 total=0:13:09
[Dr init] Stage (MB): Used  170  Alloctr  174  Proc    0 
[Dr init] Total (MB): Used  422  Alloctr  429  Proc 8734 
Total number of nets = 103470, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net reset. The pin reset on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[2]. The pin pwr_ctrl[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[1]. The pin pwr_ctrl[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[0]. The pin pwr_ctrl[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net shutdown. The pin shutdown on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net isolate. The pin isolate on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[7]. The pin cmd[7] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[6]. The pin cmd[6] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[5]. The pin cmd[5] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[4]. The pin cmd[4] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[3]. The pin cmd[3] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[2]. The pin cmd[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[1]. The pin cmd[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[0]. The pin cmd[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[255]. The pin op1[255] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[254]. The pin op1[254] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[253]. The pin op1[253] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[252]. The pin op1[252] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[251]. The pin op1[251] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[250]. The pin op1[250] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[249]. The pin op1[249] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[248]. The pin op1[248] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[247]. The pin op1[247] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[246]. The pin op1[246] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[245]. The pin op1[245] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[244]. The pin op1[244] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[243]. The pin op1[243] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[242]. The pin op1[242] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[241]. The pin op1[241] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[240]. The pin op1[240] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[239]. The pin op1[239] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[238]. The pin op1[238] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[237]. The pin op1[237] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[236]. The pin op1[236] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[235]. The pin op1[235] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[234]. The pin op1[234] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[233]. The pin op1[233] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[232]. The pin op1[232] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[231]. The pin op1[231] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[230]. The pin op1[230] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[229]. The pin op1[229] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[228]. The pin op1[228] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[227]. The pin op1[227] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[226]. The pin op1[226] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[225]. The pin op1[225] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[224]. The pin op1[224] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[223]. The pin op1[223] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[222]. The pin op1[222] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[221]. The pin op1[221] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[220]. The pin op1[220] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[219]. The pin op1[219] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[218]. The pin op1[218] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[217]. The pin op1[217] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[216]. The pin op1[216] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[215]. The pin op1[215] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[214]. The pin op1[214] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[213]. The pin op1[213] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[212]. The pin op1[212] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[211]. The pin op1[211] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[210]. The pin op1[210] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[209]. The pin op1[209] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[208]. The pin op1[208] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[207]. The pin op1[207] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[206]. The pin op1[206] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[205]. The pin op1[205] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[204]. The pin op1[204] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[203]. The pin op1[203] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[202]. The pin op1[202] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[201]. The pin op1[201] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[200]. The pin op1[200] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[199]. The pin op1[199] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[198]. The pin op1[198] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[197]. The pin op1[197] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[196]. The pin op1[196] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[195]. The pin op1[195] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[194]. The pin op1[194] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[193]. The pin op1[193] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[192]. The pin op1[192] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[191]. The pin op1[191] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[190]. The pin op1[190] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[189]. The pin op1[189] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[188]. The pin op1[188] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[187]. The pin op1[187] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[186]. The pin op1[186] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[185]. The pin op1[185] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[184]. The pin op1[184] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[183]. The pin op1[183] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[182]. The pin op1[182] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[181]. The pin op1[181] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[180]. The pin op1[180] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[179]. The pin op1[179] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[178]. The pin op1[178] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[177]. The pin op1[177] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[176]. The pin op1[176] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[175]. The pin op1[175] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[174]. The pin op1[174] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[173]. The pin op1[173] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[172]. The pin op1[172] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[171]. The pin op1[171] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[170]. The pin op1[170] on cell bslice does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1072 nets as they don't have enough gate area info.
Start DR iteration 1: non-uniform partition
Routed	1/75 Partitions, Violations =	146
Routed	2/75 Partitions, Violations =	146
Routed	3/75 Partitions, Violations =	146
Routed	4/75 Partitions, Violations =	145
Routed	5/75 Partitions, Violations =	145
Routed	6/75 Partitions, Violations =	145
Routed	7/75 Partitions, Violations =	142
Routed	8/75 Partitions, Violations =	142
Routed	9/75 Partitions, Violations =	142
Routed	10/75 Partitions, Violations =	141
Routed	11/75 Partitions, Violations =	139
Routed	12/75 Partitions, Violations =	139
Routed	13/75 Partitions, Violations =	139
Routed	14/75 Partitions, Violations =	139
Routed	15/75 Partitions, Violations =	139
Routed	16/75 Partitions, Violations =	139
Routed	17/75 Partitions, Violations =	139
Routed	18/75 Partitions, Violations =	139
Routed	19/75 Partitions, Violations =	138
Routed	20/75 Partitions, Violations =	138
Routed	21/75 Partitions, Violations =	138
Routed	22/75 Partitions, Violations =	136
Routed	23/75 Partitions, Violations =	136
Routed	24/75 Partitions, Violations =	136
Routed	25/75 Partitions, Violations =	136
Routed	26/75 Partitions, Violations =	133
Routed	27/75 Partitions, Violations =	125
Routed	28/75 Partitions, Violations =	125
Routed	29/75 Partitions, Violations =	125
Routed	30/75 Partitions, Violations =	126
Routed	31/75 Partitions, Violations =	126
Routed	32/75 Partitions, Violations =	125
Routed	33/75 Partitions, Violations =	125
Routed	34/75 Partitions, Violations =	124
Routed	35/75 Partitions, Violations =	124
Routed	36/75 Partitions, Violations =	124
Routed	37/75 Partitions, Violations =	124
Routed	38/75 Partitions, Violations =	123
Routed	39/75 Partitions, Violations =	123
Routed	40/75 Partitions, Violations =	122
Routed	41/75 Partitions, Violations =	122
Routed	42/75 Partitions, Violations =	122
Routed	43/75 Partitions, Violations =	122
Routed	44/75 Partitions, Violations =	122
Routed	45/75 Partitions, Violations =	122
Routed	46/75 Partitions, Violations =	122
Routed	47/75 Partitions, Violations =	119
Routed	48/75 Partitions, Violations =	119
Routed	49/75 Partitions, Violations =	119
Routed	50/75 Partitions, Violations =	119
Routed	51/75 Partitions, Violations =	118
Routed	52/75 Partitions, Violations =	118
Routed	53/75 Partitions, Violations =	118
Routed	54/75 Partitions, Violations =	118
Routed	55/75 Partitions, Violations =	112
Routed	56/75 Partitions, Violations =	112
Routed	57/75 Partitions, Violations =	111
Routed	58/75 Partitions, Violations =	111
Routed	59/75 Partitions, Violations =	111
Routed	60/75 Partitions, Violations =	110
Routed	61/75 Partitions, Violations =	110
Routed	62/75 Partitions, Violations =	108
Routed	63/75 Partitions, Violations =	108
Routed	64/75 Partitions, Violations =	108
Routed	65/75 Partitions, Violations =	108
Routed	66/75 Partitions, Violations =	108
Routed	67/75 Partitions, Violations =	108
Routed	68/75 Partitions, Violations =	108
Routed	69/75 Partitions, Violations =	108
Routed	70/75 Partitions, Violations =	108
Routed	71/75 Partitions, Violations =	108
Routed	72/75 Partitions, Violations =	108
Routed	73/75 Partitions, Violations =	108
Routed	74/75 Partitions, Violations =	108
Routed	75/75 Partitions, Violations =	108

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	110
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum area : 1
	Secondary pg pin maximum connections : 109

[Iter 1] Elapsed real time: 0:01:48 
[Iter 1] Elapsed cpu  time: sys=0:00:03 usr=0:13:13 total=0:13:16
[Iter 1] Stage (MB): Used  226  Alloctr  230  Proc    0 
[Iter 1] Total (MB): Used  477  Alloctr  485  Proc 8734 

End DR iteration 1 with 75 parts

Information: Merged away 3 aligned/redundant DRCs. (ZRT-305)

Begin revisit internal-only type DRCs ...

Checked	1/3 Partitions, Violations =	506
Checked	2/3 Partitions, Violations =	506
Checked	3/3 Partitions, Violations =	506

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	506

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used  477  Alloctr  485  Proc 8734 
[DR] Elapsed real time: 0:01:48 
[DR] Elapsed cpu  time: sys=0:00:03 usr=0:13:15 total=0:13:19
[DR] Stage (MB): Used  146  Alloctr  150  Proc    0 
[DR] Total (MB): Used  397  Alloctr  405  Proc 8734 
[DR: Done] Elapsed real time: 0:01:48 
[DR: Done] Elapsed cpu  time: sys=0:00:03 usr=0:13:15 total=0:13:19
[DR: Done] Stage (MB): Used   90  Alloctr   94  Proc    0 
[DR: Done] Total (MB): Used  342  Alloctr  349  Proc 8734 

DR finished with 1 open nets, of which 0 are frozen

DR finished with 506 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	506
	Less than minimum area : 1
	Secondary pg pin maximum connections : 505



Total Wire Length =                    3649117 micron
Total Number of Contacts =             914338
Total Number of Wires =                999038
Total Number of PtConns =              55068
Total Number of Routed Wires =       999038
Total Routed Wire Length =           3646384 micron
Total Number of Routed Contacts =       914338
	Layer                 M1 :      87207 micron
	Layer                 M2 :     933818 micron
	Layer                 M3 :    1203157 micron
	Layer                 M4 :     284639 micron
	Layer                 M5 :     674262 micron
	Layer                 M6 :     154853 micron
	Layer                 M7 :     289109 micron
	Layer                 M8 :      22072 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :          3
	Via           VIA89(rot) :          4
	Via            VIA78SQ_C :       1571
	Via       VIA67SQ_C(rot) :       8290
	Via            VIA56SQ_C :         17
	Via           VIA56BAR_C :      15147
	Via      VIA56BAR_C(rot) :         36
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :         21
	Via           VIA45BAR_C :         31
	Via      VIA45BAR_C(rot) :      37348
	Via            VIA45LG_C :        137
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          6
	Via            VIA34SQ_C :         38
	Via           VIA34BAR_C :      72219
	Via      VIA34BAR_C(rot) :        464
	Via            VIA34LG_C :         34
	Via        VIA34SQ_C_2x1 :         10
	Via   VIA34SQ_C(rot)_1x2 :         92
	Via        VIA34SQ_C_1x2 :         42
	Via       VIA23SQ_C(rot) :        256
	Via           VIA23BAR_C :      10422
	Via      VIA23BAR_C(rot) :     387104
	Via       VIA23LG_C(rot) :         17
	Via   VIA23SQ_C(rot)_1x2 :       8094
	Via   VIA23SQ_C(rot)_2x1 :         14
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       1895
	Via       VIA12SQ_C(rot) :        141
	Via           VIA12BAR_C :     348960
	Via      VIA12BAR_C(rot) :      20563
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         22
	Via        VIA12BAR(rot) :         62
	Via        VIA12SQ_C_2x1 :       1093
	Via   VIA12SQ_C(rot)_1x2 :         79
	Via   VIA12SQ_C(rot)_2x1 :          6
	Via        VIA12SQ_C_1x2 :          6
	Via          VIA12SQ_2x1 :          1
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.64% (901910 / 914338 vias)
 
    Layer VIA1       = 99.45% (370793 / 372831  vias)
        Weight 2     = 99.14% (369607  vias)
        Weight 1     =  0.32% (1186    vias)
        Un-optimized =  0.55% (2036    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405635 / 405908  vias)
        Weight 2     = 97.93% (397526  vias)
        Weight 1     =  2.00% (8109    vias)
        Un-optimized =  0.06% (256     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.90% (72827  / 72899   vias)
        Weight 2     = 99.70% (72683   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.05% (38      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.57% (37385  / 37545   vias)
        Weight 2     = 99.56% (37379   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.06% (21      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.89% (15270  / 15287   vias)
        Weight 2     = 99.52% (15214   vias)
        Weight 1     =  0.37% (56      vias)
        Un-optimized =  0.11% (17      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8290    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8290    vias)
    Layer VIA7       =  0.00% (0      / 1571    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1571    vias)
    Layer VIA8       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
 
  Total double via conversion rate    =  1.04% (9501 / 914338 vias)
 
    Layer VIA1       =  0.32% (1186   / 372831  vias)
    Layer VIA2       =  2.00% (8109   / 405908  vias)
    Layer VIA3       =  0.20% (144    / 72899   vias)
    Layer VIA4       =  0.02% (6      / 37545   vias)
    Layer VIA5       =  0.37% (56     / 15287   vias)
    Layer VIA6       =  0.00% (0      / 8290    vias)
    Layer VIA7       =  0.00% (0      / 1571    vias)
    Layer VIA8       =  0.00% (0      / 7       vias)
 
  The optimized via conversion rate based on total routed via count = 98.64% (901910 / 914338 vias)
 
    Layer VIA1       = 99.45% (370793 / 372831  vias)
        Weight 2     = 99.14% (369607  vias)
        Weight 1     =  0.32% (1186    vias)
        Un-optimized =  0.55% (2036    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405635 / 405908  vias)
        Weight 2     = 97.93% (397526  vias)
        Weight 1     =  2.00% (8109    vias)
        Un-optimized =  0.06% (256     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.90% (72827  / 72899   vias)
        Weight 2     = 99.70% (72683   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.05% (38      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.57% (37385  / 37545   vias)
        Weight 2     = 99.56% (37379   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.06% (21      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.89% (15270  / 15287   vias)
        Weight 2     = 99.52% (15214   vias)
        Weight 1     =  0.37% (56      vias)
        Un-optimized =  0.11% (17      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8290    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8290    vias)
    Layer VIA7       =  0.00% (0      / 1571    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1571    vias)
    Layer VIA8       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
 

Total number of nets = 103470
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 506
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

PG/CLK Topology ECO: Found 505 DRCs across 1 nets that will be rerouted.
Total number of nets = 103470, of which 0 are not extracted
Total number of open nets = 2, of which 0 are frozen
[PGCLK TPLG ECO: Init] Elapsed real time: 0:00:00 
[PGCLK TPLG ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[PGCLK TPLG ECO: Init] Stage (MB): Used    1  Alloctr    1  Proc    0 
[PGCLK TPLG ECO: Init] Total (MB): Used  343  Alloctr  351  Proc 8734 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  348  Alloctr  355  Proc 8734 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.global.*'
global.coarse_grid_refinement                           :	 true                
global.connect_pins_outside_routing_corridor            :	 true                
global.crosstalk_driven                                 :	 false               
global.custom_track_modeling_enhancement                :	 false               
global.deterministic                                    :	 on                  
global.double_pattern_utilization_by_layer_name         :	                     
global.eco_honor_target_dly                             :	 false               
global.effort_level                                     :	 medium              
global.enable_gr_graph_lock                             :	 false               
global.enforce_macro_track_utilization                  :	 false               
global.exclude_blocked_gcells_from_congestion_report    :	 false               
global.export_soft_congestion_maps                      :	 false               
global.extra_blocked_layer_utilization_reduction        :	 0                   
global.force_full_effort                                :	 false               
global.force_rerun_after_global_route_opt               :	 false               
global.insert_gr_via_ladders                            :	 false               
global.interactive_multithread_mode                     :	 true                
global.macro_area_iterations                            :	 0                   
global.macro_boundary_track_utilization                 :	 100                 
global.macro_boundary_width                             :	 5                   
global.macro_corner_track_utilization                   :	 100                 
global.report_congestion_enable_cell_snapping           :	 false               
global.span_pg_blk_nbr                                  :	 true                
global.timing_driven                                    :	 false               
global.timing_driven_effort_level                       :	 high                
global.via_cut_modeling                                 :	 false               
global.voltage_area_corner_track_utilization            :	 100                 

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1744.29,628.76)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build Tech Data] Total (MB): Used  362  Alloctr  369  Proc 8734 
Net statistics:
Total number of nets     = 103470
Number of nets to route  = 1
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 902
Number of nets with min-layer-mode soft-cost-low = 818
Number of nets with min-layer-mode soft-cost-medium = 84
Number of nets with max-layer-mode hard = 84
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
103467 nets are fully connected,
 of which 103467 are detail routed and 0 are global routed.
59 nets have non-default rule cts_w1_s2
	 59 non-user-specified nets, 59 non-user-specified clock nets, 0 user-specified nets
25 nets have non-default rule cts_w2_s2_vlg
	 25 non-user-specified nets, 25 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   47  Alloctr   47  Proc    0 
[End of Build All Nets] Total (MB): Used  410  Alloctr  416  Proc 8734 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Average gCell capacity  4.83	 on layer (1)	 M1
Average gCell capacity  8.57	 on layer (2)	 M2
Average gCell capacity  4.24	 on layer (3)	 M3
Average gCell capacity  4.33	 on layer (4)	 M4
Average gCell capacity  2.12	 on layer (5)	 M5
Average gCell capacity  2.56	 on layer (6)	 M6
Average gCell capacity  1.21	 on layer (7)	 M7
Average gCell capacity  1.24	 on layer (8)	 M8
Average gCell capacity  0.57	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.00	 on layer (2)	 M2
Average number of tracks per gCell 5.51	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.76	 on layer (5)	 M5
Average number of tracks per gCell 2.75	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 3921680
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used   62  Alloctr   63  Proc    0 
[End of Build Congestion map] Total (MB): Used  472  Alloctr  480  Proc 8734 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Net Count 1, Total HPWL 2373 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        1	Total HPWL         2373 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used  124  Alloctr  126  Proc    0 
[End of Build Data] Total (MB): Used  476  Alloctr  485  Proc 8734 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  179  Alloctr  181  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  652  Alloctr  661  Proc 8734 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Initial Routing] Total (MB): Used  658  Alloctr  668  Proc 8734 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  = 21754 Max = 22 GRCs = 20136 (2.57%)
Initial. H routing: Dmd-Cap  = 20219 Max =  4 (GRCs =  4) GRCs = 19819 (5.05%)
Initial. V routing: Dmd-Cap  =  1535 Max = 22 (GRCs =  1) GRCs =   317 (0.08%)
Initial. Both Dirs: Overflow = 23222 Max = 15 GRCs = 36808 (4.69%)
Initial. H routing: Overflow = 17229 Max =  3 (GRCs = 80) GRCs = 34911 (8.90%)
Initial. V routing: Overflow =  5992 Max = 15 (GRCs =  2) GRCs =  1897 (0.48%)
Initial. M1         Overflow =     5 Max =  1 (GRCs =  8) GRCs =     8 (0.00%)
Initial. M2         Overflow =  3978 Max = 15 (GRCs =  2) GRCs =   906 (0.23%)
Initial. M3         Overflow = 13027 Max =  3 (GRCs = 79) GRCs = 13951 (3.56%)
Initial. M4         Overflow =  1917 Max =  9 (GRCs =  4) GRCs =   844 (0.22%)
Initial. M5         Overflow =  1922 Max =  3 (GRCs =  1) GRCs =  2096 (0.53%)
Initial. M6         Overflow =    95 Max =  4 (GRCs =  1) GRCs =   130 (0.03%)
Initial. M7         Overflow =  2274 Max =  2 (GRCs = 15) GRCs = 18856 (4.81%)
Initial. M8         Overflow =     1 Max =  1 (GRCs = 17) GRCs =    17 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =  2215 Max =  3 GRCs = 18959 (16.85%)
Initial. H routing: Overflow =  2180 Max =  2 (GRCs = 31) GRCs = 18842 (33.50%)
Initial. V routing: Overflow =    34 Max =  3 (GRCs =  1) GRCs =   117 (0.21%)
Initial. M1         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M2         Overflow =     4 Max =  2 (GRCs =  2) GRCs =     7 (0.01%)
Initial. M3         Overflow =    28 Max =  2 (GRCs = 18) GRCs =   106 (0.19%)
Initial. M4         Overflow =    11 Max =  3 (GRCs =  1) GRCs =    29 (0.05%)
Initial. M5         Overflow =     2 Max =  2 (GRCs =  1) GRCs =    14 (0.02%)
Initial. M6         Overflow =    17 Max =  2 (GRCs =  3) GRCs =    64 (0.11%)
Initial. M7         Overflow =  2149 Max =  2 (GRCs = 12) GRCs = 18720 (33.28%)
Initial. M8         Overflow =     1 Max =  1 (GRCs = 17) GRCs =    17 (0.03%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 765.41
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 254.86
Initial. Layer M3 wire length = 23.13
Initial. Layer M4 wire length = 80.27
Initial. Layer M5 wire length = 104.80
Initial. Layer M6 wire length = 207.80
Initial. Layer M7 wire length = 55.62
Initial. Layer M8 wire length = 38.94
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 929
Initial. Via VIA12SQ_C count = 228
Initial. Via VIA23SQ_C count = 99
Initial. Via VIA34SQ_C count = 100
Initial. Via VIA45SQ_C count = 102
Initial. Via VIA56SQ_C count = 102
Initial. Via VIA67SQ_C count = 102
Initial. Via VIA78SQ_C count = 102
Initial. Via VIA89_C count = 94
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Jan  5 14:03:31 2024
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  658  Alloctr  668  Proc 8734 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  = 21754 Max = 22 GRCs = 20136 (2.57%)
phase1. H routing: Dmd-Cap  = 20219 Max =  4 (GRCs =  4) GRCs = 19819 (5.05%)
phase1. V routing: Dmd-Cap  =  1535 Max = 22 (GRCs =  1) GRCs =   317 (0.08%)
phase1. Both Dirs: Overflow = 23222 Max = 15 GRCs = 36808 (4.69%)
phase1. H routing: Overflow = 17229 Max =  3 (GRCs = 80) GRCs = 34911 (8.90%)
phase1. V routing: Overflow =  5992 Max = 15 (GRCs =  2) GRCs =  1897 (0.48%)
phase1. M1         Overflow =     5 Max =  1 (GRCs =  8) GRCs =     8 (0.00%)
phase1. M2         Overflow =  3978 Max = 15 (GRCs =  2) GRCs =   906 (0.23%)
phase1. M3         Overflow = 13027 Max =  3 (GRCs = 79) GRCs = 13951 (3.56%)
phase1. M4         Overflow =  1917 Max =  9 (GRCs =  4) GRCs =   844 (0.22%)
phase1. M5         Overflow =  1922 Max =  3 (GRCs =  1) GRCs =  2096 (0.53%)
phase1. M6         Overflow =    95 Max =  4 (GRCs =  1) GRCs =   130 (0.03%)
phase1. M7         Overflow =  2274 Max =  2 (GRCs = 15) GRCs = 18856 (4.81%)
phase1. M8         Overflow =     1 Max =  1 (GRCs = 17) GRCs =    17 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =  2215 Max =  3 GRCs = 18959 (16.85%)
phase1. H routing: Overflow =  2180 Max =  2 (GRCs = 31) GRCs = 18842 (33.50%)
phase1. V routing: Overflow =    34 Max =  3 (GRCs =  1) GRCs =   117 (0.21%)
phase1. M1         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M2         Overflow =     4 Max =  2 (GRCs =  2) GRCs =     7 (0.01%)
phase1. M3         Overflow =    28 Max =  2 (GRCs = 18) GRCs =   106 (0.19%)
phase1. M4         Overflow =    11 Max =  3 (GRCs =  1) GRCs =    29 (0.05%)
phase1. M5         Overflow =     2 Max =  2 (GRCs =  1) GRCs =    14 (0.02%)
phase1. M6         Overflow =    17 Max =  2 (GRCs =  3) GRCs =    64 (0.11%)
phase1. M7         Overflow =  2149 Max =  2 (GRCs = 12) GRCs = 18720 (33.28%)
phase1. M8         Overflow =     1 Max =  1 (GRCs = 17) GRCs =    17 (0.03%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 765.41
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 254.86
phase1. Layer M3 wire length = 23.13
phase1. Layer M4 wire length = 80.27
phase1. Layer M5 wire length = 104.80
phase1. Layer M6 wire length = 207.80
phase1. Layer M7 wire length = 55.62
phase1. Layer M8 wire length = 38.94
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 929
phase1. Via VIA12SQ_C count = 228
phase1. Via VIA23SQ_C count = 99
phase1. Via VIA34SQ_C count = 100
phase1. Via VIA45SQ_C count = 102
phase1. Via VIA56SQ_C count = 102
phase1. Via VIA67SQ_C count = 102
phase1. Via VIA78SQ_C count = 102
phase1. Via VIA89_C count = 94
phase1. Via VIA9RDL count = 0
phase1. completed.
Number of multi gcell level routed nets = 0
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used  307  Alloctr  310  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  658  Alloctr  668  Proc 8734 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[GR: Done] Stage (MB): Used  231  Alloctr  233  Proc    0 
[GR: Done] Total (MB): Used  579  Alloctr  588  Proc 8734 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used   32  Alloctr   33  Proc    0 
[End of Global Routing] Total (MB): Used  380  Alloctr  388  Proc 8734 
[PGCLK TPLG SPCL ECO: GR] Elapsed real time: 0:00:02 
[PGCLK TPLG SPCL ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[PGCLK TPLG SPCL ECO: GR] Stage (MB): Used   38  Alloctr   39  Proc    0 
[PGCLK TPLG SPCL ECO: GR] Total (MB): Used  380  Alloctr  388  Proc 8734 

Start track assignment

Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.track.*'
track.allow_wire_outside_gcell                          :	 false               
track.crosstalk_driven                                  :	 false               
track.timing_driven                                     :	 false               

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Track Assign: Read routes] Total (MB): Used  355  Alloctr  363  Proc 8734 

Start initial assignment
Routed partition 1/2        
Routed partition 2/2        

Number of wires with overlap after iteration 0 = 591 of 1311


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  355  Alloctr  363  Proc 8734 

Reroute to fix overlaps (iter = 1)
Routed partition 1/2        
Routed partition 2/2        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  355  Alloctr  363  Proc 8734 

Number of wires with overlap after iteration 1 = 329 of 920


Wire length and via report:
---------------------------
Number of M1 wires: 183 		  : 0
Number of M2 wires: 214 		 VIA12SQ_C: 305
Number of M3 wires: 117 		 VIA23SQ_C: 152
Number of M4 wires: 81 		 VIA34SQ_C: 119
Number of M5 wires: 72 		 VIA45SQ_C: 109
Number of M6 wires: 84 		 VIA56SQ_C: 116
Number of M7 wires: 64 		 VIA67SQ_C: 108
Number of M8 wires: 105 		 VIA78SQ_C: 112
Number of M9 wires: 0 		 VIA89_C: 94
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 920 		 vias: 1115

Total M1 wire length: 64.1
Total M2 wire length: 268.6
Total M3 wire length: 58.9
Total M4 wire length: 118.2
Total M5 wire length: 108.2
Total M6 wire length: 228.6
Total M7 wire length: 90.7
Total M8 wire length: 73.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1010.3

Longest M1 wire length: 1.4
Longest M2 wire length: 7.0
Longest M3 wire length: 9.9
Longest M4 wire length: 7.6
Longest M5 wire length: 10.3
Longest M6 wire length: 10.9
Longest M7 wire length: 10.3
Longest M8 wire length: 7.3
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 351 
net(clk) has floating ports (dbId = 1 idx_ = 1 numNodes = 2 numEdges = 0 numCmps = 2)
Total number of nets = 103470, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  343  Alloctr  352  Proc 8734 
[PGCLK TPLG ECO: CDR] Elapsed real time: 0:00:03 
[PGCLK TPLG ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[PGCLK TPLG ECO: CDR] Stage (MB): Used    1  Alloctr    3  Proc    0 
[PGCLK TPLG ECO: CDR] Total (MB): Used  343  Alloctr  352  Proc 8734 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.detail.*'
detail.allow_default_rule_nets_via_ladder_lower_layer_connection:	 false               
detail.allow_ndr_nets_via_ladder_lower_layer_connection :	 false               
detail.antenna                                          :	 true                
detail.antenna_fixing_preference                        :	 hop_layers          
detail.antenna_on_iteration                             :	 1                   
detail.antenna_verbose_level                            :	 1                   
detail.check_antenna_for_open_nets                      :	 false               
detail.check_antenna_on_diode_pins                      :	 false               
detail.check_antenna_on_pg                              :	 false               
detail.check_patchable_drc_from_fixed_shapes            :	 false               
detail.check_pin_min_area_min_length                    :	 true                
detail.check_port_min_area_min_length                   :	 true                
detail.continue_after_large_design_rule_value_error     :	 false               
detail.debug_check_cellmap_query_for_diodes             :	 false               
detail.debug_determinism_level                          :	 0                   
detail.default_diode_protection                         :	 0                   
detail.default_gate_size                                :	 -1                  
detail.default_nwell_size                               :	 -1                  
detail.default_port_external_antenna_area               :	 0                   
detail.default_port_external_gate_size                  :	 -1                  
detail.default_port_external_nwell_size                 :	 -1                  
detail.delete_redundant_diodes_during_routing           :	 false               
detail.detail_route_special_design_rule_fixing_stage    :	 late_routing        
detail.diagonal_min_width                               :	 true                
detail.diode_insertion_mode                             :	 new_and_spare       
detail.diode_libcell_names                              :	                     
detail.diode_preference                                 :	 none                
detail.drc_convergence_effort_level                     :	 medium              
detail.eco_max_number_of_iterations                     :	 -1                  
detail.eco_route_special_design_rule_fixing_stage       :	 late_routing        
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.elapsed_time_limit                               :	 -1                  
detail.enable_fixing_selective_design_rule_violations_on_fixed_shapes:	 false               
detail.enable_ndr_tapering_on_voltage_rule              :	 true                
detail.enable_separate_pgate_ngate_antenna_ratio_check  :	 false               
detail.force_max_number_iterations                      :	 false               
detail.generate_extra_off_grid_pin_tracks               :	 false               
detail.generate_off_grid_feed_through_tracks            :	 low                 
detail.group_route_special_design_rule_fixing_stage     :	 late_routing        
detail.hop_layers_to_fix_antenna                        :	 true                
detail.ignore_drc                                       :	 {same_net_metal_space false} {same_net_enclosed_cut_space false} {all_same_net_drc_for_frozen_net false}
detail.incremental_detail_route_special_design_rule_fixing_stage:	 late_routing        
detail.insert_diodes_during_routing                     :	 false               
detail.insert_redundant_vias_layer_order_low_to_high    :	 false               
detail.macro_pin_antenna_mode                           :	 normal              
detail.max_antenna_pin_count                            :	 -1                  
detail.merge_gates_for_antenna                          :	 true                
detail.ndr_layer_based_taper_distance_threshold         :	 -1                  
detail.optimize_partition_size_for_drc                  :	 false               
detail.optimize_tie_off_effort_level                    :	 low                 
detail.optimize_wire_via_effort_level                   :	 low                 
detail.pin_taper_mode                                   :	 default_width       
detail.port_antenna_mode                                :	 float               
detail.post_process_special_design_rule_fixing_stage    :	 late_routing        
detail.repair_shorts_over_macros_effort_level           :	 off                 
detail.repair_shorts_over_macros_verbose                :	 false               
detail.report_antenna_for_must_join_port_root           :	 false               
detail.report_ignore_drc                                :	                     
detail.reuse_filler_locations_for_diodes                :	 true                
detail.save_after_iterations                            :	                     
detail.save_cell_prefix                                 :	 DR                  
detail.shift_diode_locations_for_port_protection        :	 false               
detail.skip_antenna_analysis_for_nets                   :	                     
detail.skip_antenna_fixing_for_nets                     :	                     
detail.timing_driven                                    :	 false               
detail.top_layer_antenna_fix_threshold                  :	 -1                  
detail.topology_eco_effort_level                        :	 medium              
detail.use_default_width_for_min_area_min_len_stub      :	 false               
detail.use_lower_hierarchy_for_port_diodes              :	 false               
detail.use_wide_wire_effort_level                       :	 off                 
detail.use_wide_wire_to_input_pin                       :	 false               
detail.use_wide_wire_to_macro_pin                       :	 false               
detail.use_wide_wire_to_output_pin                      :	 false               
detail.use_wide_wire_to_pad_pin                         :	 same_as_macro_pin   
detail.use_wide_wire_to_port                            :	 same_as_macro_pin   
detail.user_defined_partition                           :	                     
detail.var_spacing_to_same_net                          :	 false               
detail.via_ladder_upper_layer_via_connection_mode       :	 above               

Printing options for 'route.auto_via_ladder.*'
auto_via_ladder.allow_drcs                              :	 false               
auto_via_ladder.allow_patching                          :	 false               
auto_via_ladder.allow_samenet_intersection              :	 false               
auto_via_ladder.allow_via_array_as_single_cut           :	 false               
auto_via_ladder.apply_app_options_to_insert_via_ladders_command:	 false               
auto_via_ladder.auto_stagger                            :	 false               
auto_via_ladder.auto_stagger_for_em_via_ladder_max_number_stagger_tracks_per_level:	 15                  
auto_via_ladder.auto_stagger_max_number_stagger_tracks_per_level:	 9                   
auto_via_ladder.bias_top_layer_to_samenet_connection    :	 false               
auto_via_ladder.check_drcs_on_existing_via_ladders      :	 false               
auto_via_ladder.clean                                   :	 false               
auto_via_ladder.connect_within_metal                    :	 false               
auto_via_ladder.connect_within_metal_for_em_via_ladder  :	 same_as_global      
auto_via_ladder.connect_within_metal_for_via_ladder     :	 same_as_global      
auto_via_ladder.connect_within_pin_mode                 :	 {all off} {via_ladder off} {pattern_must_join off}
auto_via_ladder.default_width_ndr_promotable_on_nonreserved_tracks:	 true                
auto_via_ladder.enable_em_to_performance_via_ladder_update:	 false               
auto_via_ladder.generate_center_track_on_off_grid_pattern_must_join_pin_shapes:	 false               
auto_via_ladder.generate_track_width_by_layer_name      :	                     
auto_via_ladder.ignore_min_max_layer_constraints        :	 false               
auto_via_ladder.ignore_rippable_shapes                  :	 false               
auto_via_ladder.ignore_routing_shape_drcs               :	 false               
auto_via_ladder.ndr_mode                                :	 full                
auto_via_ladder.ndr_on_top_layer_only                   :	 false               
auto_via_ladder.pattern_must_join_max_number_stagger_tracks:	                     
auto_via_ladder.pattern_must_join_over_pin_layer        :	 1                   
auto_via_ladder.pin_access_aware                        :	 true                
auto_via_ladder.relax_line_end_via_enclosure_rule       :	 false               
auto_via_ladder.relax_pin_layer_metal_spacing_rules     :	 false               
auto_via_ladder.remove_routing_shapes_below_net_via_ladder_top_layer:	 false               
auto_via_ladder.report_all_via_ladders                  :	 true                
auto_via_ladder.shift_vias_on_transition_layers         :	 false               
auto_via_ladder.strictly_honor_cut_table                :	 false               
auto_via_ladder.top_layer_to_samenet_min_nonzero_distance:	 0                   
auto_via_ladder.update_during_route                     :	 false               
auto_via_ladder.update_on_route_group_nets_only         :	 false               
auto_via_ladder.update_pattern_must_join_during_route   :	 true                
auto_via_ladder.user_debug                              :	 false               
auto_via_ladder.verbose                                 :	 false               

Information: RC layer preference is turned on for this design. (ZRT-613)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net reset. The pin reset on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[2]. The pin pwr_ctrl[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[1]. The pin pwr_ctrl[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[0]. The pin pwr_ctrl[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net shutdown. The pin shutdown on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net isolate. The pin isolate on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[7]. The pin cmd[7] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[6]. The pin cmd[6] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[5]. The pin cmd[5] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[4]. The pin cmd[4] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[3]. The pin cmd[3] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[2]. The pin cmd[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[1]. The pin cmd[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[0]. The pin cmd[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[255]. The pin op1[255] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[254]. The pin op1[254] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[253]. The pin op1[253] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[252]. The pin op1[252] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[251]. The pin op1[251] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[250]. The pin op1[250] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[249]. The pin op1[249] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[248]. The pin op1[248] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[247]. The pin op1[247] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[246]. The pin op1[246] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[245]. The pin op1[245] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[244]. The pin op1[244] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[243]. The pin op1[243] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[242]. The pin op1[242] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[241]. The pin op1[241] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[240]. The pin op1[240] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[239]. The pin op1[239] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[238]. The pin op1[238] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[237]. The pin op1[237] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[236]. The pin op1[236] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[235]. The pin op1[235] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[234]. The pin op1[234] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[233]. The pin op1[233] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[232]. The pin op1[232] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[231]. The pin op1[231] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[230]. The pin op1[230] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[229]. The pin op1[229] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[228]. The pin op1[228] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[227]. The pin op1[227] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[226]. The pin op1[226] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[225]. The pin op1[225] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[224]. The pin op1[224] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[223]. The pin op1[223] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[222]. The pin op1[222] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[221]. The pin op1[221] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[220]. The pin op1[220] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[219]. The pin op1[219] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[218]. The pin op1[218] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[217]. The pin op1[217] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[216]. The pin op1[216] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[215]. The pin op1[215] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[214]. The pin op1[214] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[213]. The pin op1[213] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[212]. The pin op1[212] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[211]. The pin op1[211] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[210]. The pin op1[210] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[209]. The pin op1[209] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[208]. The pin op1[208] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[207]. The pin op1[207] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[206]. The pin op1[206] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[205]. The pin op1[205] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[204]. The pin op1[204] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[203]. The pin op1[203] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[202]. The pin op1[202] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[201]. The pin op1[201] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[200]. The pin op1[200] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[199]. The pin op1[199] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[198]. The pin op1[198] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[197]. The pin op1[197] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[196]. The pin op1[196] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[195]. The pin op1[195] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[194]. The pin op1[194] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[193]. The pin op1[193] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[192]. The pin op1[192] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[191]. The pin op1[191] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[190]. The pin op1[190] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[189]. The pin op1[189] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[188]. The pin op1[188] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[187]. The pin op1[187] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[186]. The pin op1[186] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[185]. The pin op1[185] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[184]. The pin op1[184] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[183]. The pin op1[183] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[182]. The pin op1[182] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[181]. The pin op1[181] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[180]. The pin op1[180] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[179]. The pin op1[179] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[178]. The pin op1[178] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[177]. The pin op1[177] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[176]. The pin op1[176] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[175]. The pin op1[175] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[174]. The pin op1[174] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[173]. The pin op1[173] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[172]. The pin op1[172] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[171]. The pin op1[171] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[170]. The pin op1[170] on cell bslice does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1072 nets as they don't have enough gate area info.

Begin ECO DRC check ...

Checked	2/270 Partitions, Violations =	506
Checked	10/270 Partitions, Violations =	506
Checked	20/270 Partitions, Violations =	506
Checked	30/270 Partitions, Violations =	506
Checked	40/270 Partitions, Violations =	506
Checked	50/270 Partitions, Violations =	506
Checked	60/270 Partitions, Violations =	506
Checked	70/270 Partitions, Violations =	506
Checked	80/270 Partitions, Violations =	506
Checked	90/270 Partitions, Violations =	506
Checked	100/270 Partitions, Violations =	506
Checked	111/270 Partitions, Violations =	506
Checked	120/270 Partitions, Violations =	506
Checked	130/270 Partitions, Violations =	506
Checked	140/270 Partitions, Violations =	506
Checked	150/270 Partitions, Violations =	506
Checked	160/270 Partitions, Violations =	506
Checked	170/270 Partitions, Violations =	506
Checked	180/270 Partitions, Violations =	506
Checked	190/270 Partitions, Violations =	506
Checked	200/270 Partitions, Violations =	506
Checked	210/270 Partitions, Violations =	506
Checked	220/270 Partitions, Violations =	506
Checked	230/270 Partitions, Violations =	506
Checked	240/270 Partitions, Violations =	517
Checked	250/270 Partitions, Violations =	889
Checked	260/270 Partitions, Violations =	1093
Checked	270/270 Partitions, Violations =	1132

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1132

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  424  Alloctr  432  Proc 8734 

Total Wire Length =                    3649544 micron
Total Number of Contacts =             914994
Total Number of Wires =                999224
Total Number of PtConns =              55035
Total Number of Routed Wires =       999224
Total Routed Wire Length =           3646812 micron
Total Number of Routed Contacts =       914994
	Layer                 M1 :      87258 micron
	Layer                 M2 :     933652 micron
	Layer                 M3 :    1203151 micron
	Layer                 M4 :     284697 micron
	Layer                 M5 :     674370 micron
	Layer                 M6 :     155081 micron
	Layer                 M7 :     289199 micron
	Layer                 M8 :      22136 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :         85
	Via           VIA89(rot) :          4
	Via            VIA78SQ_C :       1662
	Via       VIA67SQ_C(rot) :       8393
	Via            VIA56SQ_C :        132
	Via           VIA56BAR_C :      15146
	Via      VIA56BAR_C(rot) :         36
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :        128
	Via           VIA45BAR_C :         31
	Via      VIA45BAR_C(rot) :      37347
	Via            VIA45LG_C :        137
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          6
	Via            VIA34SQ_C :        153
	Via           VIA34BAR_C :      72168
	Via      VIA34BAR_C(rot) :        464
	Via            VIA34LG_C :         34
	Via        VIA34SQ_C_2x1 :         10
	Via   VIA34SQ_C(rot)_1x2 :         92
	Via        VIA34SQ_C_1x2 :         42
	Via       VIA23SQ_C(rot) :        404
	Via           VIA23BAR_C :      10418
	Via      VIA23BAR_C(rot) :     386969
	Via       VIA23LG_C(rot) :         17
	Via   VIA23SQ_C(rot)_1x2 :       8090
	Via   VIA23SQ_C(rot)_2x1 :         14
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       2199
	Via       VIA12SQ_C(rot) :        141
	Via           VIA12BAR_C :     348786
	Via      VIA12BAR_C(rot) :      20527
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         22
	Via        VIA12BAR(rot) :         62
	Via        VIA12SQ_C_2x1 :       1090
	Via   VIA12SQ_C(rot)_1x2 :         79
	Via   VIA12SQ_C(rot)_2x1 :          6
	Via        VIA12SQ_C_1x2 :          6
	Via          VIA12SQ_2x1 :          1
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.53% (901501 / 914994 vias)
 
    Layer VIA1       = 99.37% (370580 / 372922  vias)
        Weight 2     = 99.05% (369397  vias)
        Weight 1     =  0.32% (1183    vias)
        Un-optimized =  0.63% (2340    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.90% (405492 / 405913  vias)
        Weight 2     = 97.90% (397387  vias)
        Weight 1     =  2.00% (8105    vias)
        Un-optimized =  0.10% (404     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.74% (72776  / 72963   vias)
        Weight 2     = 99.55% (72632   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.21% (153     vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.29% (37384  / 37651   vias)
        Weight 2     = 99.27% (37378   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.34% (128     vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.14% (15269  / 15401   vias)
        Weight 2     = 98.78% (15213   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.86% (132     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8393    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8393    vias)
    Layer VIA7       =  0.00% (0      / 1662    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1662    vias)
    Layer VIA8       =  0.00% (0      / 89      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (89      vias)
 
  Total double via conversion rate    =  1.04% (9494 / 914994 vias)
 
    Layer VIA1       =  0.32% (1183   / 372922  vias)
    Layer VIA2       =  2.00% (8105   / 405913  vias)
    Layer VIA3       =  0.20% (144    / 72963   vias)
    Layer VIA4       =  0.02% (6      / 37651   vias)
    Layer VIA5       =  0.36% (56     / 15401   vias)
    Layer VIA6       =  0.00% (0      / 8393    vias)
    Layer VIA7       =  0.00% (0      / 1662    vias)
    Layer VIA8       =  0.00% (0      / 89      vias)
 
  The optimized via conversion rate based on total routed via count = 98.53% (901501 / 914994 vias)
 
    Layer VIA1       = 99.37% (370580 / 372922  vias)
        Weight 2     = 99.05% (369397  vias)
        Weight 1     =  0.32% (1183    vias)
        Un-optimized =  0.63% (2340    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.90% (405492 / 405913  vias)
        Weight 2     = 97.90% (397387  vias)
        Weight 1     =  2.00% (8105    vias)
        Un-optimized =  0.10% (404     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.74% (72776  / 72963   vias)
        Weight 2     = 99.55% (72632   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.21% (153     vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.29% (37384  / 37651   vias)
        Weight 2     = 99.27% (37378   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.34% (128     vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.14% (15269  / 15401   vias)
        Weight 2     = 98.78% (15213   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.86% (132     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8393    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8393    vias)
    Layer VIA7       =  0.00% (0      / 1662    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1662    vias)
    Layer VIA8       =  0.00% (0      / 89      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (89      vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  425  Alloctr  433  Proc 8734 
Total number of nets = 103470, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net reset. The pin reset on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[2]. The pin pwr_ctrl[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[1]. The pin pwr_ctrl[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[0]. The pin pwr_ctrl[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net shutdown. The pin shutdown on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net isolate. The pin isolate on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[7]. The pin cmd[7] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[6]. The pin cmd[6] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[5]. The pin cmd[5] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[4]. The pin cmd[4] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[3]. The pin cmd[3] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[2]. The pin cmd[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[1]. The pin cmd[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[0]. The pin cmd[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[255]. The pin op1[255] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[254]. The pin op1[254] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[253]. The pin op1[253] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[252]. The pin op1[252] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[251]. The pin op1[251] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[250]. The pin op1[250] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[249]. The pin op1[249] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[248]. The pin op1[248] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[247]. The pin op1[247] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[246]. The pin op1[246] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[245]. The pin op1[245] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[244]. The pin op1[244] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[243]. The pin op1[243] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[242]. The pin op1[242] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[241]. The pin op1[241] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[240]. The pin op1[240] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[239]. The pin op1[239] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[238]. The pin op1[238] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[237]. The pin op1[237] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[236]. The pin op1[236] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[235]. The pin op1[235] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[234]. The pin op1[234] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[233]. The pin op1[233] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[232]. The pin op1[232] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[231]. The pin op1[231] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[230]. The pin op1[230] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[229]. The pin op1[229] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[228]. The pin op1[228] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[227]. The pin op1[227] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[226]. The pin op1[226] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[225]. The pin op1[225] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[224]. The pin op1[224] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[223]. The pin op1[223] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[222]. The pin op1[222] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[221]. The pin op1[221] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[220]. The pin op1[220] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[219]. The pin op1[219] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[218]. The pin op1[218] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[217]. The pin op1[217] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[216]. The pin op1[216] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[215]. The pin op1[215] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[214]. The pin op1[214] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[213]. The pin op1[213] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[212]. The pin op1[212] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[211]. The pin op1[211] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[210]. The pin op1[210] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[209]. The pin op1[209] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[208]. The pin op1[208] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[207]. The pin op1[207] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[206]. The pin op1[206] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[205]. The pin op1[205] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[204]. The pin op1[204] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[203]. The pin op1[203] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[202]. The pin op1[202] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[201]. The pin op1[201] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[200]. The pin op1[200] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[199]. The pin op1[199] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[198]. The pin op1[198] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[197]. The pin op1[197] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[196]. The pin op1[196] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[195]. The pin op1[195] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[194]. The pin op1[194] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[193]. The pin op1[193] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[192]. The pin op1[192] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[191]. The pin op1[191] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[190]. The pin op1[190] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[189]. The pin op1[189] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[188]. The pin op1[188] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[187]. The pin op1[187] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[186]. The pin op1[186] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[185]. The pin op1[185] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[184]. The pin op1[184] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[183]. The pin op1[183] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[182]. The pin op1[182] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[181]. The pin op1[181] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[180]. The pin op1[180] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[179]. The pin op1[179] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[178]. The pin op1[178] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[177]. The pin op1[177] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[176]. The pin op1[176] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[175]. The pin op1[175] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[174]. The pin op1[174] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[173]. The pin op1[173] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[172]. The pin op1[172] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[171]. The pin op1[171] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[170]. The pin op1[170] on cell bslice does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1072 nets as they don't have enough gate area info.
Start DR iteration 0: non-uniform partition
Routed	1/62 Partitions, Violations =	1153
Routed	2/62 Partitions, Violations =	1153
Routed	3/62 Partitions, Violations =	1123
Routed	4/62 Partitions, Violations =	1114
Routed	5/62 Partitions, Violations =	1081
Routed	6/62 Partitions, Violations =	1066
Routed	7/62 Partitions, Violations =	1066
Routed	8/62 Partitions, Violations =	1031
Routed	9/62 Partitions, Violations =	1005
Routed	10/62 Partitions, Violations =	1005
Routed	11/62 Partitions, Violations =	1008
Routed	12/62 Partitions, Violations =	1008
Routed	13/62 Partitions, Violations =	970
Routed	14/62 Partitions, Violations =	953
Routed	16/62 Partitions, Violations =	953
Routed	16/62 Partitions, Violations =	953
Routed	17/62 Partitions, Violations =	938
Routed	18/62 Partitions, Violations =	938
Routed	19/62 Partitions, Violations =	909
Routed	20/62 Partitions, Violations =	913
Routed	21/62 Partitions, Violations =	879
Routed	23/62 Partitions, Violations =	879
Routed	23/62 Partitions, Violations =	879
Routed	24/62 Partitions, Violations =	860
Routed	25/62 Partitions, Violations =	860
Routed	26/62 Partitions, Violations =	860
Routed	27/62 Partitions, Violations =	853
Routed	28/62 Partitions, Violations =	843
Routed	29/62 Partitions, Violations =	723
Routed	30/62 Partitions, Violations =	710
Routed	31/62 Partitions, Violations =	717
Routed	32/62 Partitions, Violations =	685
Routed	33/62 Partitions, Violations =	653
Routed	34/62 Partitions, Violations =	601
Routed	35/62 Partitions, Violations =	601
Routed	36/62 Partitions, Violations =	583
Routed	37/62 Partitions, Violations =	511
Routed	38/62 Partitions, Violations =	511
Routed	39/62 Partitions, Violations =	514
Routed	40/62 Partitions, Violations =	486
Routed	41/62 Partitions, Violations =	483
Routed	42/62 Partitions, Violations =	460
Routed	43/62 Partitions, Violations =	460
Routed	44/62 Partitions, Violations =	460
Routed	45/62 Partitions, Violations =	470
Routed	46/62 Partitions, Violations =	476
Routed	47/62 Partitions, Violations =	472
Routed	48/62 Partitions, Violations =	437
Routed	49/62 Partitions, Violations =	434
Routed	50/62 Partitions, Violations =	398
Routed	51/62 Partitions, Violations =	396
Routed	52/62 Partitions, Violations =	396
Routed	53/62 Partitions, Violations =	395
Routed	54/62 Partitions, Violations =	395
Routed	55/62 Partitions, Violations =	395
Routed	56/62 Partitions, Violations =	395
Routed	57/62 Partitions, Violations =	389
Routed	58/62 Partitions, Violations =	349
Routed	59/62 Partitions, Violations =	259
Routed	60/62 Partitions, Violations =	255
Routed	61/62 Partitions, Violations =	222
Routed	62/62 Partitions, Violations =	171

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	191
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 3
	Less than minimum area : 21
	Same net spacing : 5
	Same net via-cut spacing : 1
	Secondary pg pin maximum connections : 151
	Short : 10

[Iter 0] Elapsed real time: 0:00:03 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 0] Stage (MB): Used   80  Alloctr   80  Proc    0 
[Iter 0] Total (MB): Used  424  Alloctr  432  Proc 8734 

End DR iteration 0 with 62 parts

Start DR iteration 1: non-uniform partition
Routed	1/29 Partitions, Violations =	191
Routed	2/29 Partitions, Violations =	191
Routed	3/29 Partitions, Violations =	191
Routed	4/29 Partitions, Violations =	191
Routed	5/29 Partitions, Violations =	191
Routed	6/29 Partitions, Violations =	191
Routed	7/29 Partitions, Violations =	191
Routed	8/29 Partitions, Violations =	191
Routed	9/29 Partitions, Violations =	191
Routed	10/29 Partitions, Violations =	191
Routed	11/29 Partitions, Violations =	191
Routed	12/29 Partitions, Violations =	191
Routed	13/29 Partitions, Violations =	191
Routed	14/29 Partitions, Violations =	182
Routed	16/29 Partitions, Violations =	182
Routed	16/29 Partitions, Violations =	182
Routed	17/29 Partitions, Violations =	182
Routed	18/29 Partitions, Violations =	179
Routed	19/29 Partitions, Violations =	179
Routed	20/29 Partitions, Violations =	166
Routed	21/29 Partitions, Violations =	165
Routed	22/29 Partitions, Violations =	165
Routed	23/29 Partitions, Violations =	162
Routed	24/29 Partitions, Violations =	154
Routed	25/29 Partitions, Violations =	154
Routed	26/29 Partitions, Violations =	152
Routed	27/29 Partitions, Violations =	145
Routed	28/29 Partitions, Violations =	145
Routed	29/29 Partitions, Violations =	135

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	150
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum area : 1
	Same net spacing : 1
	Secondary pg pin maximum connections : 146
	Short : 2

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 1] Stage (MB): Used   80  Alloctr   80  Proc    0 
[Iter 1] Total (MB): Used  424  Alloctr  432  Proc 8734 

End DR iteration 1 with 29 parts

Start DR iteration 2: non-uniform partition
Routed	1/25 Partitions, Violations =	150
Routed	2/25 Partitions, Violations =	150
Routed	3/25 Partitions, Violations =	150
Routed	4/25 Partitions, Violations =	150
Routed	5/25 Partitions, Violations =	150
Routed	6/25 Partitions, Violations =	150
Routed	7/25 Partitions, Violations =	150
Routed	8/25 Partitions, Violations =	150
Routed	9/25 Partitions, Violations =	150
Routed	10/25 Partitions, Violations =	145
Routed	11/25 Partitions, Violations =	144
Routed	12/25 Partitions, Violations =	148
Routed	13/25 Partitions, Violations =	147
Routed	14/25 Partitions, Violations =	139
Routed	15/25 Partitions, Violations =	139
Routed	16/25 Partitions, Violations =	139
Routed	17/25 Partitions, Violations =	137
Routed	18/25 Partitions, Violations =	137
Routed	19/25 Partitions, Violations =	137
Routed	20/25 Partitions, Violations =	137
Routed	21/25 Partitions, Violations =	137
Routed	22/25 Partitions, Violations =	137
Routed	24/25 Partitions, Violations =	137
Routed	24/25 Partitions, Violations =	137
Routed	25/25 Partitions, Violations =	135

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	144
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum area : 4
	Secondary pg pin maximum connections : 140

[Iter 2] Elapsed real time: 0:00:04 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 2] Stage (MB): Used   80  Alloctr   80  Proc    0 
[Iter 2] Total (MB): Used  424  Alloctr  432  Proc 8734 

End DR iteration 2 with 25 parts

Start DR iteration 3: non-uniform partition
Routed	1/20 Partitions, Violations =	144
Routed	3/20 Partitions, Violations =	144
Routed	4/20 Partitions, Violations =	144
Routed	5/20 Partitions, Violations =	144
Routed	6/20 Partitions, Violations =	144
Routed	6/20 Partitions, Violations =	144
Routed	7/20 Partitions, Violations =	144
Routed	8/20 Partitions, Violations =	144
Routed	9/20 Partitions, Violations =	144
Routed	10/20 Partitions, Violations =	144
Routed	12/20 Partitions, Violations =	144
Routed	12/20 Partitions, Violations =	144
Routed	13/20 Partitions, Violations =	144
Routed	14/20 Partitions, Violations =	143
Routed	15/20 Partitions, Violations =	141
Routed	16/20 Partitions, Violations =	136
Routed	17/20 Partitions, Violations =	137
Routed	18/20 Partitions, Violations =	137
Routed	19/20 Partitions, Violations =	138
Routed	20/20 Partitions, Violations =	136

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	145
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum area : 5
	Secondary pg pin maximum connections : 140

[Iter 3] Elapsed real time: 0:00:05 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:18
[Iter 3] Stage (MB): Used   80  Alloctr   80  Proc    0 
[Iter 3] Total (MB): Used  424  Alloctr  432  Proc 8734 

End DR iteration 3 with 20 parts

Start DR iteration 4: non-uniform partition
Routed	1/18 Partitions, Violations =	145
Routed	2/18 Partitions, Violations =	145
Routed	3/18 Partitions, Violations =	145
Routed	4/18 Partitions, Violations =	145
Routed	5/18 Partitions, Violations =	145
Routed	6/18 Partitions, Violations =	145
Routed	7/18 Partitions, Violations =	145
Routed	8/18 Partitions, Violations =	141
Routed	9/18 Partitions, Violations =	119
Routed	10/18 Partitions, Violations =	119
Routed	11/18 Partitions, Violations =	119
Routed	12/18 Partitions, Violations =	119
Routed	13/18 Partitions, Violations =	118
Routed	16/18 Partitions, Violations =	118
Routed	16/18 Partitions, Violations =	118
Routed	16/18 Partitions, Violations =	118
Routed	17/18 Partitions, Violations =	113
Routed	18/18 Partitions, Violations =	113

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	122
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum area : 2
	Secondary pg pin maximum connections : 120

[Iter 4] Elapsed real time: 0:00:06 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:21
[Iter 4] Stage (MB): Used   80  Alloctr   80  Proc    0 
[Iter 4] Total (MB): Used  424  Alloctr  432  Proc 8734 

End DR iteration 4 with 18 parts

	@@@@ Total nets not meeting constraints =	0

Stop DR since reached max number of iterations


DR finished with 305 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	305
	Less than minimum area : 2
	Secondary pg pin maximum connections : 303


Total Wire Length =                    3649652 micron
Total Number of Contacts =             914992
Total Number of Wires =                999085
Total Number of PtConns =              55353
Total Number of Routed Wires =       999085
Total Routed Wire Length =           3646865 micron
Total Number of Routed Contacts =       914992
	Layer                 M1 :      87207 micron
	Layer                 M2 :     933684 micron
	Layer                 M3 :    1203355 micron
	Layer                 M4 :     284797 micron
	Layer                 M5 :     674327 micron
	Layer                 M6 :     154958 micron
	Layer                 M7 :     289158 micron
	Layer                 M8 :      22165 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        102
	Via                VIA89 :         10
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1686
	Via           VIA78BAR_C :          4
	Via        VIA78SQ_C_2x1 :         10
	Via       VIA67SQ_C(rot) :       8418
	Via            VIA56SQ_C :        173
	Via           VIA56BAR_C :      15120
	Via      VIA56BAR_C(rot) :         36
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :        204
	Via           VIA45BAR_C :         31
	Via      VIA45BAR_C(rot) :      37296
	Via            VIA45LG_C :        137
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          6
	Via            VIA34SQ_C :        226
	Via           VIA34BAR_C :      72102
	Via      VIA34BAR_C(rot) :        464
	Via            VIA34LG_C :         34
	Via        VIA34SQ_C_2x1 :         10
	Via   VIA34SQ_C(rot)_1x2 :         92
	Via        VIA34SQ_C_1x2 :         42
	Via       VIA23SQ_C(rot) :        514
	Via           VIA23BAR_C :      10417
	Via      VIA23BAR_C(rot) :     386831
	Via       VIA23LG_C(rot) :         17
	Via   VIA23SQ_C(rot)_1x2 :       8090
	Via   VIA23SQ_C(rot)_2x1 :         14
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       2191
	Via       VIA12SQ_C(rot) :        145
	Via           VIA12BAR_C :     348687
	Via      VIA12BAR_C(rot) :      20522
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         22
	Via        VIA12BAR(rot) :         62
	Via        VIA12SQ_C_2x1 :       1090
	Via   VIA12SQ_C(rot)_1x2 :         79
	Via   VIA12SQ_C(rot)_2x1 :          6
	Via        VIA12SQ_C_1x2 :          6
	Via          VIA12SQ_2x1 :          1
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.48% (901125 / 914992 vias)
 
    Layer VIA1       = 99.37% (370476 / 372814  vias)
        Weight 2     = 99.06% (369293  vias)
        Weight 1     =  0.32% (1183    vias)
        Un-optimized =  0.63% (2336    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.87% (405353 / 405884  vias)
        Weight 2     = 97.87% (397248  vias)
        Weight 1     =  2.00% (8105    vias)
        Un-optimized =  0.13% (514     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.64% (72710  / 72970   vias)
        Weight 2     = 99.45% (72566   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.31% (226     vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.09% (37333  / 37676   vias)
        Weight 2     = 99.07% (37327   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.54% (204     vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 98.88% (15243  / 15416   vias)
        Weight 2     = 98.51% (15187   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  1.12% (173     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8418    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8418    vias)
    Layer VIA7       =  0.59% (10     / 1700    vias)
        Weight 1     =  0.59% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.41% (1690    vias)
    Layer VIA8       =  0.00% (0      / 114     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (114     vias)
 
  Total double via conversion rate    =  1.04% (9504 / 914992 vias)
 
    Layer VIA1       =  0.32% (1183   / 372814  vias)
    Layer VIA2       =  2.00% (8105   / 405884  vias)
    Layer VIA3       =  0.20% (144    / 72970   vias)
    Layer VIA4       =  0.02% (6      / 37676   vias)
    Layer VIA5       =  0.36% (56     / 15416   vias)
    Layer VIA6       =  0.00% (0      / 8418    vias)
    Layer VIA7       =  0.59% (10     / 1700    vias)
    Layer VIA8       =  0.00% (0      / 114     vias)
 
  The optimized via conversion rate based on total routed via count = 98.48% (901125 / 914992 vias)
 
    Layer VIA1       = 99.37% (370476 / 372814  vias)
        Weight 2     = 99.06% (369293  vias)
        Weight 1     =  0.32% (1183    vias)
        Un-optimized =  0.63% (2336    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.87% (405353 / 405884  vias)
        Weight 2     = 97.87% (397248  vias)
        Weight 1     =  2.00% (8105    vias)
        Un-optimized =  0.13% (514     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.64% (72710  / 72970   vias)
        Weight 2     = 99.45% (72566   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.31% (226     vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.09% (37333  / 37676   vias)
        Weight 2     = 99.07% (37327   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.54% (204     vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 98.88% (15243  / 15416   vias)
        Weight 2     = 98.51% (15187   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  1.12% (173     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8418    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8418    vias)
    Layer VIA7       =  0.59% (10     / 1700    vias)
        Weight 1     =  0.59% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.41% (1690    vias)
    Layer VIA8       =  0.00% (0      / 114     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (114     vias)
 

Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.detail.*'
detail.allow_default_rule_nets_via_ladder_lower_layer_connection:	 false               
detail.allow_ndr_nets_via_ladder_lower_layer_connection :	 false               
detail.antenna                                          :	 true                
detail.antenna_fixing_preference                        :	 hop_layers          
detail.antenna_on_iteration                             :	 1                   
detail.antenna_verbose_level                            :	 1                   
detail.check_antenna_for_open_nets                      :	 false               
detail.check_antenna_on_diode_pins                      :	 false               
detail.check_antenna_on_pg                              :	 false               
detail.check_patchable_drc_from_fixed_shapes            :	 false               
detail.check_pin_min_area_min_length                    :	 true                
detail.check_port_min_area_min_length                   :	 true                
detail.continue_after_large_design_rule_value_error     :	 false               
detail.debug_check_cellmap_query_for_diodes             :	 false               
detail.debug_determinism_level                          :	 0                   
detail.default_diode_protection                         :	 0                   
detail.default_gate_size                                :	 -1                  
detail.default_nwell_size                               :	 -1                  
detail.default_port_external_antenna_area               :	 0                   
detail.default_port_external_gate_size                  :	 -1                  
detail.default_port_external_nwell_size                 :	 -1                  
detail.delete_redundant_diodes_during_routing           :	 false               
detail.detail_route_special_design_rule_fixing_stage    :	 late_routing        
detail.diagonal_min_width                               :	 true                
detail.diode_insertion_mode                             :	 new_and_spare       
detail.diode_libcell_names                              :	                     
detail.diode_preference                                 :	 none                
detail.drc_convergence_effort_level                     :	 medium              
detail.eco_max_number_of_iterations                     :	 -1                  
detail.eco_route_special_design_rule_fixing_stage       :	 late_routing        
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.elapsed_time_limit                               :	 -1                  
detail.enable_fixing_selective_design_rule_violations_on_fixed_shapes:	 false               
detail.enable_ndr_tapering_on_voltage_rule              :	 true                
detail.enable_separate_pgate_ngate_antenna_ratio_check  :	 false               
detail.force_max_number_iterations                      :	 false               
detail.generate_extra_off_grid_pin_tracks               :	 false               
detail.generate_off_grid_feed_through_tracks            :	 low                 
detail.group_route_special_design_rule_fixing_stage     :	 late_routing        
detail.hop_layers_to_fix_antenna                        :	 true                
detail.ignore_drc                                       :	 {same_net_metal_space false} {same_net_enclosed_cut_space false} {all_same_net_drc_for_frozen_net false}
detail.incremental_detail_route_special_design_rule_fixing_stage:	 late_routing        
detail.insert_diodes_during_routing                     :	 false               
detail.insert_redundant_vias_layer_order_low_to_high    :	 false               
detail.macro_pin_antenna_mode                           :	 normal              
detail.max_antenna_pin_count                            :	 -1                  
detail.merge_gates_for_antenna                          :	 true                
detail.ndr_layer_based_taper_distance_threshold         :	 -1                  
detail.optimize_partition_size_for_drc                  :	 false               
detail.optimize_tie_off_effort_level                    :	 low                 
detail.optimize_wire_via_effort_level                   :	 low                 
detail.pin_taper_mode                                   :	 default_width       
detail.port_antenna_mode                                :	 float               
detail.post_process_special_design_rule_fixing_stage    :	 late_routing        
detail.repair_shorts_over_macros_effort_level           :	 off                 
detail.repair_shorts_over_macros_verbose                :	 false               
detail.report_antenna_for_must_join_port_root           :	 false               
detail.report_ignore_drc                                :	                     
detail.reuse_filler_locations_for_diodes                :	 true                
detail.save_after_iterations                            :	                     
detail.save_cell_prefix                                 :	 DR                  
detail.shift_diode_locations_for_port_protection        :	 false               
detail.skip_antenna_analysis_for_nets                   :	                     
detail.skip_antenna_fixing_for_nets                     :	                     
detail.timing_driven                                    :	 false               
detail.top_layer_antenna_fix_threshold                  :	 -1                  
detail.topology_eco_effort_level                        :	 medium              
detail.use_default_width_for_min_area_min_len_stub      :	 false               
detail.use_lower_hierarchy_for_port_diodes              :	 false               
detail.use_wide_wire_effort_level                       :	 off                 
detail.use_wide_wire_to_input_pin                       :	 false               
detail.use_wide_wire_to_macro_pin                       :	 false               
detail.use_wide_wire_to_output_pin                      :	 false               
detail.use_wide_wire_to_pad_pin                         :	 same_as_macro_pin   
detail.use_wide_wire_to_port                            :	 same_as_macro_pin   
detail.user_defined_partition                           :	                     
detail.var_spacing_to_same_net                          :	 false               
detail.via_ladder_upper_layer_via_connection_mode       :	 above               

Printing options for 'route.auto_via_ladder.*'
auto_via_ladder.allow_drcs                              :	 false               
auto_via_ladder.allow_patching                          :	 false               
auto_via_ladder.allow_samenet_intersection              :	 false               
auto_via_ladder.allow_via_array_as_single_cut           :	 false               
auto_via_ladder.apply_app_options_to_insert_via_ladders_command:	 false               
auto_via_ladder.auto_stagger                            :	 false               
auto_via_ladder.auto_stagger_for_em_via_ladder_max_number_stagger_tracks_per_level:	 15                  
auto_via_ladder.auto_stagger_max_number_stagger_tracks_per_level:	 9                   
auto_via_ladder.bias_top_layer_to_samenet_connection    :	 false               
auto_via_ladder.check_drcs_on_existing_via_ladders      :	 false               
auto_via_ladder.clean                                   :	 false               
auto_via_ladder.connect_within_metal                    :	 false               
auto_via_ladder.connect_within_metal_for_em_via_ladder  :	 same_as_global      
auto_via_ladder.connect_within_metal_for_via_ladder     :	 same_as_global      
auto_via_ladder.connect_within_pin_mode                 :	 {all off} {via_ladder off} {pattern_must_join off}
auto_via_ladder.default_width_ndr_promotable_on_nonreserved_tracks:	 true                
auto_via_ladder.enable_em_to_performance_via_ladder_update:	 false               
auto_via_ladder.generate_center_track_on_off_grid_pattern_must_join_pin_shapes:	 false               
auto_via_ladder.generate_track_width_by_layer_name      :	                     
auto_via_ladder.ignore_min_max_layer_constraints        :	 false               
auto_via_ladder.ignore_rippable_shapes                  :	 false               
auto_via_ladder.ignore_routing_shape_drcs               :	 false               
auto_via_ladder.ndr_mode                                :	 full                
auto_via_ladder.ndr_on_top_layer_only                   :	 false               
auto_via_ladder.pattern_must_join_max_number_stagger_tracks:	                     
auto_via_ladder.pattern_must_join_over_pin_layer        :	 1                   
auto_via_ladder.pin_access_aware                        :	 true                
auto_via_ladder.relax_line_end_via_enclosure_rule       :	 false               
auto_via_ladder.relax_pin_layer_metal_spacing_rules     :	 false               
auto_via_ladder.remove_routing_shapes_below_net_via_ladder_top_layer:	 false               
auto_via_ladder.report_all_via_ladders                  :	 true                
auto_via_ladder.shift_vias_on_transition_layers         :	 false               
auto_via_ladder.strictly_honor_cut_table                :	 false               
auto_via_ladder.top_layer_to_samenet_min_nonzero_distance:	 0                   
auto_via_ladder.update_during_route                     :	 false               
auto_via_ladder.update_on_route_group_nets_only         :	 false               
auto_via_ladder.update_pattern_must_join_during_route   :	 true                
auto_via_ladder.user_debug                              :	 false               
auto_via_ladder.verbose                                 :	 false               

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   24  Alloctr   24  Proc    0 
[Dr init] Total (MB): Used  368  Alloctr  377  Proc 8734 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12BAR_C    VIA12BAR_C(r)

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_C_2x1(r) VIA12SQ_C_1x2    VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12BAR_C    VIA12BAR_C(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_C_2x1(r) VIA12SQ_C_1x2    VIA12SQ_C_1x2(r)

     VIA12SQ    ->   VIA12BAR      VIA12BAR(r)

     VIA12SQ    -> VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_1x2    VIA12SQ_1x2(r)

     VIA12SQ(r) ->   VIA12BAR      VIA12BAR(r)

     VIA12SQ(r) -> VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_1x2    VIA12SQ_1x2(r)

   VIA23SQ_C    -> VIA23BAR_C(r) VIA23BAR_C   

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_C_1x2    VIA23SQ_C_2x1(r) VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23BAR_C(r) VIA23BAR_C   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_C_1x2    VIA23SQ_C_2x1(r) VIA23SQ_C_2x1   

     VIA23SQ    ->   VIA23BAR      VIA23BAR(r)

     VIA23SQ    -> VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_2x1(r) VIA23SQ_2x1   

     VIA23SQ(r) ->   VIA23BAR      VIA23BAR(r)

     VIA23SQ(r) -> VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_2x1(r) VIA23SQ_2x1   

   VIA34SQ_C    -> VIA34BAR_C    VIA34BAR_C(r)

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_C_2x1(r) VIA34SQ_C_1x2    VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34BAR_C    VIA34BAR_C(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_C_2x1(r) VIA34SQ_C_1x2    VIA34SQ_C_1x2(r)

     VIA34SQ    ->   VIA34BAR      VIA34BAR(r)

     VIA34SQ    -> VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_1x2    VIA34SQ_1x2(r)

     VIA34SQ(r) ->   VIA34BAR      VIA34BAR(r)

     VIA34SQ(r) -> VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_1x2    VIA34SQ_1x2(r)

   VIA45SQ_C    -> VIA45BAR_C(r) VIA45BAR_C   

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_C_1x2    VIA45SQ_C_2x1(r) VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45BAR_C(r) VIA45BAR_C   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_C_1x2    VIA45SQ_C_2x1(r) VIA45SQ_C_2x1   

     VIA45SQ    ->   VIA45BAR      VIA45BAR(r)

     VIA45SQ    -> VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_2x1(r) VIA45SQ_2x1   

     VIA45SQ(r) ->   VIA45BAR      VIA45BAR(r)

     VIA45SQ(r) -> VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_2x1(r) VIA45SQ_2x1   

   VIA56SQ_C    -> VIA56BAR_C    VIA56BAR_C(r)

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_C_2x1(r) VIA56SQ_C_1x2    VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56BAR_C    VIA56BAR_C(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_C_2x1(r) VIA56SQ_C_1x2    VIA56SQ_C_1x2(r)

     VIA56SQ    ->   VIA56BAR      VIA56BAR(r)

     VIA56SQ    -> VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_1x2    VIA56SQ_1x2(r)

     VIA56SQ(r) ->   VIA56BAR      VIA56BAR(r)

     VIA56SQ(r) -> VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_1x2    VIA56SQ_1x2(r)



	There were 0 out of 352489 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   34  Alloctr   35  Proc    0 
[Technology Processing] Total (MB): Used  379  Alloctr  388  Proc 8734 

Begin Redundant via insertion ...

Routed	1/6 Partitions, Violations =	314
Routed	2/6 Partitions, Violations =	281
Routed	3/6 Partitions, Violations =	281
Routed	4/6 Partitions, Violations =	281
Routed	5/6 Partitions, Violations =	281
Routed	6/6 Partitions, Violations =	259

RedundantVia finished with 269 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	269
	Less than minimum area : 1
	Secondary pg pin maximum connections : 268


Total Wire Length =                    3649627 micron
Total Number of Contacts =             914991
Total Number of Wires =                999231
Total Number of PtConns =              55199
Total Number of Routed Wires =       999231
Total Routed Wire Length =           3646872 micron
Total Number of Routed Contacts =       914991
	Layer                 M1 :      87209 micron
	Layer                 M2 :     933677 micron
	Layer                 M3 :    1203355 micron
	Layer                 M4 :     284790 micron
	Layer                 M5 :     674315 micron
	Layer                 M6 :     154958 micron
	Layer                 M7 :     289158 micron
	Layer                 M8 :      22165 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        102
	Via                VIA89 :         10
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1686
	Via           VIA78BAR_C :          4
	Via        VIA78SQ_C_2x1 :         10
	Via       VIA67SQ_C(rot) :       8418
	Via            VIA56SQ_C :         19
	Via           VIA56BAR_C :      15274
	Via      VIA56BAR_C(rot) :         36
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :         25
	Via           VIA45BAR_C :         32
	Via      VIA45BAR_C(rot) :      37474
	Via            VIA45LG_C :        137
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          6
	Via            VIA34SQ_C :         41
	Via           VIA34BAR_C :      72287
	Via      VIA34BAR_C(rot) :        464
	Via            VIA34LG_C :         34
	Via        VIA34SQ_C_2x1 :         10
	Via   VIA34SQ_C(rot)_1x2 :         92
	Via        VIA34SQ_C_1x2 :         42
	Via       VIA23SQ_C(rot) :        258
	Via           VIA23BAR_C :      10446
	Via      VIA23BAR_C(rot) :     387053
	Via       VIA23LG_C(rot) :         17
	Via   VIA23SQ_C(rot)_1x2 :       8095
	Via   VIA23SQ_C(rot)_2x1 :         14
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       1895
	Via       VIA12SQ_C(rot) :        140
	Via           VIA12BAR_C :     348946
	Via      VIA12BAR_C(rot) :      20559
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         22
	Via        VIA12BAR(rot) :         62
	Via        VIA12SQ_C_2x1 :       1094
	Via   VIA12SQ_C(rot)_1x2 :         79
	Via   VIA12SQ_C(rot)_2x1 :          6
	Via        VIA12SQ_C_1x2 :          6
	Via          VIA12SQ_2x1 :          1
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.60% (902199 / 914991 vias)
 
    Layer VIA1       = 99.45% (370776 / 372813  vias)
        Weight 2     = 99.14% (369589  vias)
        Weight 1     =  0.32% (1187    vias)
        Un-optimized =  0.55% (2035    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405609 / 405884  vias)
        Weight 2     = 97.93% (397499  vias)
        Weight 1     =  2.00% (8110    vias)
        Un-optimized =  0.06% (258     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.90% (72895  / 72970   vias)
        Weight 2     = 99.70% (72751   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.06% (41      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.56% (37512  / 37676   vias)
        Weight 2     = 99.55% (37506   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.07% (25      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.88% (15397  / 15416   vias)
        Weight 2     = 99.51% (15341   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.12% (19      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8418    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8418    vias)
    Layer VIA7       =  0.59% (10     / 1700    vias)
        Weight 1     =  0.59% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.41% (1690    vias)
    Layer VIA8       =  0.00% (0      / 114     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (114     vias)
 
  Total double via conversion rate    =  1.04% (9513 / 914991 vias)
 
    Layer VIA1       =  0.32% (1187   / 372813  vias)
    Layer VIA2       =  2.00% (8110   / 405884  vias)
    Layer VIA3       =  0.20% (144    / 72970   vias)
    Layer VIA4       =  0.02% (6      / 37676   vias)
    Layer VIA5       =  0.36% (56     / 15416   vias)
    Layer VIA6       =  0.00% (0      / 8418    vias)
    Layer VIA7       =  0.59% (10     / 1700    vias)
    Layer VIA8       =  0.00% (0      / 114     vias)
 
  The optimized via conversion rate based on total routed via count = 98.60% (902199 / 914991 vias)
 
    Layer VIA1       = 99.45% (370776 / 372813  vias)
        Weight 2     = 99.14% (369589  vias)
        Weight 1     =  0.32% (1187    vias)
        Un-optimized =  0.55% (2035    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405609 / 405884  vias)
        Weight 2     = 97.93% (397499  vias)
        Weight 1     =  2.00% (8110    vias)
        Un-optimized =  0.06% (258     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.90% (72895  / 72970   vias)
        Weight 2     = 99.70% (72751   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.06% (41      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.56% (37512  / 37676   vias)
        Weight 2     = 99.55% (37506   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.07% (25      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.88% (15397  / 15416   vias)
        Weight 2     = 99.51% (15341   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.12% (19      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8418    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8418    vias)
    Layer VIA7       =  0.59% (10     / 1700    vias)
        Weight 1     =  0.59% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.41% (1690    vias)
    Layer VIA8       =  0.00% (0      / 114     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (114     vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[RedundantVia] Stage (MB): Used   90  Alloctr   90  Proc    0 
[RedundantVia] Total (MB): Used  435  Alloctr  443  Proc 8734 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:07 
[Dr init] Elapsed cpu  time: sys=0:00:01 usr=0:00:24 total=0:00:25
[Dr init] Stage (MB): Used   91  Alloctr   91  Proc    0 
[Dr init] Total (MB): Used  435  Alloctr  443  Proc 8734 
Total number of nets = 103470, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net reset. The pin reset on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[2]. The pin pwr_ctrl[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[1]. The pin pwr_ctrl[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[0]. The pin pwr_ctrl[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net shutdown. The pin shutdown on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net isolate. The pin isolate on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[7]. The pin cmd[7] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[6]. The pin cmd[6] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[5]. The pin cmd[5] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[4]. The pin cmd[4] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[3]. The pin cmd[3] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[2]. The pin cmd[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[1]. The pin cmd[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[0]. The pin cmd[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[255]. The pin op1[255] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[254]. The pin op1[254] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[253]. The pin op1[253] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[252]. The pin op1[252] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[251]. The pin op1[251] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[250]. The pin op1[250] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[249]. The pin op1[249] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[248]. The pin op1[248] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[247]. The pin op1[247] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[246]. The pin op1[246] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[245]. The pin op1[245] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[244]. The pin op1[244] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[243]. The pin op1[243] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[242]. The pin op1[242] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[241]. The pin op1[241] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[240]. The pin op1[240] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[239]. The pin op1[239] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[238]. The pin op1[238] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[237]. The pin op1[237] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[236]. The pin op1[236] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[235]. The pin op1[235] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[234]. The pin op1[234] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[233]. The pin op1[233] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[232]. The pin op1[232] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[231]. The pin op1[231] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[230]. The pin op1[230] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[229]. The pin op1[229] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[228]. The pin op1[228] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[227]. The pin op1[227] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[226]. The pin op1[226] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[225]. The pin op1[225] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[224]. The pin op1[224] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[223]. The pin op1[223] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[222]. The pin op1[222] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[221]. The pin op1[221] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[220]. The pin op1[220] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[219]. The pin op1[219] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[218]. The pin op1[218] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[217]. The pin op1[217] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[216]. The pin op1[216] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[215]. The pin op1[215] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[214]. The pin op1[214] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[213]. The pin op1[213] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[212]. The pin op1[212] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[211]. The pin op1[211] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[210]. The pin op1[210] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[209]. The pin op1[209] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[208]. The pin op1[208] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[207]. The pin op1[207] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[206]. The pin op1[206] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[205]. The pin op1[205] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[204]. The pin op1[204] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[203]. The pin op1[203] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[202]. The pin op1[202] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[201]. The pin op1[201] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[200]. The pin op1[200] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[199]. The pin op1[199] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[198]. The pin op1[198] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[197]. The pin op1[197] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[196]. The pin op1[196] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[195]. The pin op1[195] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[194]. The pin op1[194] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[193]. The pin op1[193] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[192]. The pin op1[192] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[191]. The pin op1[191] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[190]. The pin op1[190] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[189]. The pin op1[189] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[188]. The pin op1[188] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[187]. The pin op1[187] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[186]. The pin op1[186] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[185]. The pin op1[185] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[184]. The pin op1[184] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[183]. The pin op1[183] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[182]. The pin op1[182] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[181]. The pin op1[181] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[180]. The pin op1[180] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[179]. The pin op1[179] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[178]. The pin op1[178] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[177]. The pin op1[177] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[176]. The pin op1[176] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[175]. The pin op1[175] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[174]. The pin op1[174] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[173]. The pin op1[173] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[172]. The pin op1[172] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[171]. The pin op1[171] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[170]. The pin op1[170] on cell bslice does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1072 nets as they don't have enough gate area info.
Start DR iteration 1: non-uniform partition
Routed	1/38 Partitions, Violations =	252
Routed	2/38 Partitions, Violations =	240
Routed	3/38 Partitions, Violations =	240
Routed	4/38 Partitions, Violations =	227
Routed	5/38 Partitions, Violations =	226
Routed	6/38 Partitions, Violations =	218
Routed	7/38 Partitions, Violations =	214
Routed	8/38 Partitions, Violations =	214
Routed	9/38 Partitions, Violations =	193
Routed	10/38 Partitions, Violations =	172
Routed	11/38 Partitions, Violations =	170
Routed	12/38 Partitions, Violations =	170
Routed	13/38 Partitions, Violations =	139
Routed	14/38 Partitions, Violations =	139
Routed	15/38 Partitions, Violations =	139
Routed	16/38 Partitions, Violations =	138
Routed	17/38 Partitions, Violations =	137
Routed	18/38 Partitions, Violations =	137
Routed	19/38 Partitions, Violations =	137
Routed	20/38 Partitions, Violations =	125
Routed	21/38 Partitions, Violations =	125
Routed	22/38 Partitions, Violations =	93
Routed	23/38 Partitions, Violations =	93
Routed	24/38 Partitions, Violations =	83
Routed	25/38 Partitions, Violations =	64
Routed	26/38 Partitions, Violations =	60
Routed	27/38 Partitions, Violations =	60
Routed	28/38 Partitions, Violations =	48
Routed	29/38 Partitions, Violations =	40
Routed	30/38 Partitions, Violations =	40
Routed	31/38 Partitions, Violations =	23
Routed	32/38 Partitions, Violations =	16
Routed	33/38 Partitions, Violations =	16
Routed	34/38 Partitions, Violations =	13
Routed	35/38 Partitions, Violations =	13
Routed	36/38 Partitions, Violations =	13
Routed	37/38 Partitions, Violations =	5
Routed	38/38 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	11
	@@@@ Total number of instance ports with antenna violations =	0

	Secondary pg pin maximum connections : 11

[Iter 1] Elapsed real time: 0:00:09 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:00:30 total=0:00:31
[Iter 1] Stage (MB): Used  146  Alloctr  147  Proc    0 
[Iter 1] Total (MB): Used  490  Alloctr  499  Proc 8734 

End DR iteration 1 with 38 parts

[DR] Elapsed real time: 0:00:09 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:30 total=0:00:31
[DR] Stage (MB): Used   66  Alloctr   67  Proc    0 
[DR] Total (MB): Used  410  Alloctr  419  Proc 8734 

Nets that have been changed:
Net 1 = op1[214]
Net 2 = op1[39]
Net 3 = op1[36]
Net 4 = op1[35]
Net 5 = op1[34]
Net 6 = op1[26]
Net 7 = op1[23]
Net 8 = op2[158]
Net 9 = op2[112]
Net 10 = op2[95]
Net 11 = op2[69]
Net 12 = result[463]
Net 13 = result[458]
Net 14 = result[455]
Net 15 = result[454]
Net 16 = result[453]
Net 17 = result[452]
Net 18 = result[451]
Net 19 = result[450]
Net 20 = result[387]
Net 21 = result[383]
Net 22 = result[367]
Net 23 = result[356]
Net 24 = result[355]
Net 25 = result[354]
Net 26 = result[353]
Net 27 = result[352]
Net 28 = result[340]
Net 29 = result[339]
Net 30 = result[334]
Net 31 = result[263]
Net 32 = result[261]
Net 33 = result[256]
Net 34 = result[178]
Net 35 = result[177]
Net 36 = result[175]
Net 37 = result[174]
Net 38 = result[173]
Net 39 = result[164]
Net 40 = result[135]
Net 41 = result[134]
Net 42 = result[133]
Net 43 = result[131]
Net 44 = result[130]
Net 45 = iso54
Net 46 = iso57
Net 47 = iso58
Net 48 = iso59
Net 49 = iso64
Net 50 = iso66
Net 51 = iso163
Net 52 = iso167
Net 53 = iso178
Net 54 = iso181
Net 55 = iso183
Net 56 = iso250
Net 57 = iso252
Net 58 = iso260
Net 59 = iso344
Net 60 = iso356
Net 61 = HFSNET_1158
Net 62 = HFSNET_1165
Net 63 = HFSNET_1167
Net 64 = HFSNET_1169
Net 65 = HFSNET_1170
Net 66 = bslice_post/ZCTSNET_0
Net 67 = bslice_post/ZCTSNET_3
Net 68 = bslice_post/ZBUF_2_660
Net 69 = VDD_LOW
Net 70 = boundary_net_40
Net 71 = boundary_net_43
Net 72 = boundary_net_45
Net 73 = boundary_net_67
Net 74 = boundary_net_81
Net 75 = boundary_net_88
Net 76 = boundary_net_90
Net 77 = boundary_net_91
Net 78 = boundary_net_92
Net 79 = boundary_net_98
Net 80 = boundary_net_149
Net 81 = boundary_net_198
Net 82 = boundary_net_221
Net 83 = boundary_net_225
Net 84 = boundary_net_226
Net 85 = boundary_net_228
Net 86 = boundary_net_229
Net 87 = boundary_net_231
Net 88 = boundary_net_234
Net 89 = boundary_net_235
Net 90 = boundary_net_238
Net 91 = boundary_net_239
Net 92 = boundary_net_242
Net 93 = boundary_net_245
Net 94 = boundary_net_246
Net 95 = boundary_net_247
Net 96 = boundary_net_249
Net 97 = boundary_net_262
Net 98 = HFSNET_1076
Net 99 = HFSNET_1080
Net 100 = HFSNET_1087
Total number of changed nets = 100 (out of 103470)

[DR: Done] Elapsed real time: 0:00:09 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:30 total=0:00:31
[DR: Done] Stage (MB): Used   11  Alloctr   11  Proc    0 
[DR: Done] Total (MB): Used  355  Alloctr  363  Proc 8734 
[PGCLK TPLG ECO: DR] Elapsed real time: 0:00:12 
[PGCLK TPLG ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:35 total=0:00:37
[PGCLK TPLG ECO: DR] Stage (MB): Used   12  Alloctr   14  Proc    0 
[PGCLK TPLG ECO: DR] Total (MB): Used  354  Alloctr  363  Proc 8734 

PGCLK TPLG ECO Route finished with 1 open nets, of which 0 are frozen

PGCLK TPLG ECO Route finished with 305 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	305
	Secondary pg pin maximum connections : 305



Total Wire Length =                    3649630 micron
Total Number of Contacts =             914993
Total Number of Wires =                999226
Total Number of PtConns =              55208
Total Number of Routed Wires =       999226
Total Routed Wire Length =           3646873 micron
Total Number of Routed Contacts =       914993
	Layer                 M1 :      87209 micron
	Layer                 M2 :     933675 micron
	Layer                 M3 :    1203362 micron
	Layer                 M4 :     284792 micron
	Layer                 M5 :     674310 micron
	Layer                 M6 :     154959 micron
	Layer                 M7 :     289157 micron
	Layer                 M8 :      22165 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        104
	Via                VIA89 :          9
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1686
	Via           VIA78BAR_C :          4
	Via        VIA78SQ_C_2x1 :         10
	Via       VIA67SQ_C(rot) :       8418
	Via            VIA56SQ_C :         25
	Via           VIA56BAR_C :      15268
	Via      VIA56BAR_C(rot) :         36
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :         33
	Via           VIA45BAR_C :         32
	Via      VIA45BAR_C(rot) :      37466
	Via            VIA45LG_C :        137
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          6
	Via            VIA34SQ_C :         48
	Via           VIA34BAR_C :      72280
	Via      VIA34BAR_C(rot) :        464
	Via            VIA34LG_C :         34
	Via        VIA34SQ_C_2x1 :         10
	Via   VIA34SQ_C(rot)_1x2 :         92
	Via        VIA34SQ_C_1x2 :         42
	Via       VIA23SQ_C(rot) :        272
	Via           VIA23BAR_C :      10445
	Via      VIA23BAR_C(rot) :     387042
	Via       VIA23LG_C(rot) :         17
	Via   VIA23SQ_C(rot)_1x2 :       8095
	Via   VIA23SQ_C(rot)_2x1 :         14
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       1904
	Via       VIA12SQ_C(rot) :        140
	Via           VIA12BAR_C :     348938
	Via      VIA12BAR_C(rot) :      20558
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         22
	Via        VIA12BAR(rot) :         62
	Via        VIA12SQ_C_2x1 :       1093
	Via   VIA12SQ_C(rot)_1x2 :         79
	Via   VIA12SQ_C(rot)_2x1 :          6
	Via        VIA12SQ_C_1x2 :          6
	Via          VIA12SQ_2x1 :          1
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.60% (902156 / 914993 vias)
 
    Layer VIA1       = 99.45% (370766 / 372812  vias)
        Weight 2     = 99.13% (369580  vias)
        Weight 1     =  0.32% (1186    vias)
        Un-optimized =  0.55% (2044    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405597 / 405886  vias)
        Weight 2     = 97.93% (397487  vias)
        Weight 1     =  2.00% (8110    vias)
        Un-optimized =  0.07% (272     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.89% (72888  / 72970   vias)
        Weight 2     = 99.69% (72744   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.07% (48      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.54% (37504  / 37676   vias)
        Weight 2     = 99.53% (37498   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.09% (33      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.84% (15391  / 15416   vias)
        Weight 2     = 99.47% (15335   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.16% (25      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8418    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8418    vias)
    Layer VIA7       =  0.59% (10     / 1700    vias)
        Weight 1     =  0.59% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.41% (1690    vias)
    Layer VIA8       =  0.00% (0      / 115     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (115     vias)
 
  Total double via conversion rate    =  1.04% (9512 / 914993 vias)
 
    Layer VIA1       =  0.32% (1186   / 372812  vias)
    Layer VIA2       =  2.00% (8110   / 405886  vias)
    Layer VIA3       =  0.20% (144    / 72970   vias)
    Layer VIA4       =  0.02% (6      / 37676   vias)
    Layer VIA5       =  0.36% (56     / 15416   vias)
    Layer VIA6       =  0.00% (0      / 8418    vias)
    Layer VIA7       =  0.59% (10     / 1700    vias)
    Layer VIA8       =  0.00% (0      / 115     vias)
 
  The optimized via conversion rate based on total routed via count = 98.60% (902156 / 914993 vias)
 
    Layer VIA1       = 99.45% (370766 / 372812  vias)
        Weight 2     = 99.13% (369580  vias)
        Weight 1     =  0.32% (1186    vias)
        Un-optimized =  0.55% (2044    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405597 / 405886  vias)
        Weight 2     = 97.93% (397487  vias)
        Weight 1     =  2.00% (8110    vias)
        Un-optimized =  0.07% (272     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.89% (72888  / 72970   vias)
        Weight 2     = 99.69% (72744   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.07% (48      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.54% (37504  / 37676   vias)
        Weight 2     = 99.53% (37498   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.09% (33      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.84% (15391  / 15416   vias)
        Weight 2     = 99.47% (15335   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.16% (25      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8418    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8418    vias)
    Layer VIA7       =  0.59% (10     / 1700    vias)
        Weight 1     =  0.59% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.41% (1690    vias)
    Layer VIA8       =  0.00% (0      / 115     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (115     vias)
 

Total number of nets = 103470
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 305
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    3649630 micron
Total Number of Contacts =             914993
Total Number of Wires =                999226
Total Number of PtConns =              55208
Total Number of Routed Wires =       999226
Total Routed Wire Length =           3646873 micron
Total Number of Routed Contacts =       914993
	Layer                 M1 :      87209 micron
	Layer                 M2 :     933675 micron
	Layer                 M3 :    1203362 micron
	Layer                 M4 :     284792 micron
	Layer                 M5 :     674310 micron
	Layer                 M6 :     154959 micron
	Layer                 M7 :     289157 micron
	Layer                 M8 :      22165 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        104
	Via                VIA89 :          9
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1686
	Via           VIA78BAR_C :          4
	Via        VIA78SQ_C_2x1 :         10
	Via       VIA67SQ_C(rot) :       8418
	Via            VIA56SQ_C :         25
	Via           VIA56BAR_C :      15268
	Via      VIA56BAR_C(rot) :         36
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :         33
	Via           VIA45BAR_C :         32
	Via      VIA45BAR_C(rot) :      37466
	Via            VIA45LG_C :        137
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          6
	Via            VIA34SQ_C :         48
	Via           VIA34BAR_C :      72280
	Via      VIA34BAR_C(rot) :        464
	Via            VIA34LG_C :         34
	Via        VIA34SQ_C_2x1 :         10
	Via   VIA34SQ_C(rot)_1x2 :         92
	Via        VIA34SQ_C_1x2 :         42
	Via       VIA23SQ_C(rot) :        272
	Via           VIA23BAR_C :      10445
	Via      VIA23BAR_C(rot) :     387042
	Via       VIA23LG_C(rot) :         17
	Via   VIA23SQ_C(rot)_1x2 :       8095
	Via   VIA23SQ_C(rot)_2x1 :         14
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       1904
	Via       VIA12SQ_C(rot) :        140
	Via           VIA12BAR_C :     348938
	Via      VIA12BAR_C(rot) :      20558
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         22
	Via        VIA12BAR(rot) :         62
	Via        VIA12SQ_C_2x1 :       1093
	Via   VIA12SQ_C(rot)_1x2 :         79
	Via   VIA12SQ_C(rot)_2x1 :          6
	Via        VIA12SQ_C_1x2 :          6
	Via          VIA12SQ_2x1 :          1
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.60% (902156 / 914993 vias)
 
    Layer VIA1       = 99.45% (370766 / 372812  vias)
        Weight 2     = 99.13% (369580  vias)
        Weight 1     =  0.32% (1186    vias)
        Un-optimized =  0.55% (2044    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405597 / 405886  vias)
        Weight 2     = 97.93% (397487  vias)
        Weight 1     =  2.00% (8110    vias)
        Un-optimized =  0.07% (272     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.89% (72888  / 72970   vias)
        Weight 2     = 99.69% (72744   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.07% (48      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.54% (37504  / 37676   vias)
        Weight 2     = 99.53% (37498   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.09% (33      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.84% (15391  / 15416   vias)
        Weight 2     = 99.47% (15335   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.16% (25      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8418    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8418    vias)
    Layer VIA7       =  0.59% (10     / 1700    vias)
        Weight 1     =  0.59% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.41% (1690    vias)
    Layer VIA8       =  0.00% (0      / 115     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (115     vias)
 
  Total double via conversion rate    =  1.04% (9512 / 914993 vias)
 
    Layer VIA1       =  0.32% (1186   / 372812  vias)
    Layer VIA2       =  2.00% (8110   / 405886  vias)
    Layer VIA3       =  0.20% (144    / 72970   vias)
    Layer VIA4       =  0.02% (6      / 37676   vias)
    Layer VIA5       =  0.36% (56     / 15416   vias)
    Layer VIA6       =  0.00% (0      / 8418    vias)
    Layer VIA7       =  0.59% (10     / 1700    vias)
    Layer VIA8       =  0.00% (0      / 115     vias)
 
  The optimized via conversion rate based on total routed via count = 98.60% (902156 / 914993 vias)
 
    Layer VIA1       = 99.45% (370766 / 372812  vias)
        Weight 2     = 99.13% (369580  vias)
        Weight 1     =  0.32% (1186    vias)
        Un-optimized =  0.55% (2044    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405597 / 405886  vias)
        Weight 2     = 97.93% (397487  vias)
        Weight 1     =  2.00% (8110    vias)
        Un-optimized =  0.07% (272     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.89% (72888  / 72970   vias)
        Weight 2     = 99.69% (72744   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.07% (48      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.54% (37504  / 37676   vias)
        Weight 2     = 99.53% (37498   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.09% (33      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.84% (15391  / 15416   vias)
        Weight 2     = 99.47% (15335   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.16% (25      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8418    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8418    vias)
    Layer VIA7       =  0.59% (10     / 1700    vias)
        Weight 1     =  0.59% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.41% (1690    vias)
    Layer VIA8       =  0.00% (0      / 115     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (115     vias)
 
[PGCLK TPLG ECO: End] Elapsed real time: 0:00:12 
[PGCLK TPLG ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:36 total=0:00:38
[PGCLK TPLG ECO: End] Stage (MB): Used   12  Alloctr   14  Proc    0 
[PGCLK TPLG ECO: End] Total (MB): Used  354  Alloctr  363  Proc 8734 
Topology ECO iteration 1 ended with 305 qualifying violations.
PG/CLK Topology ECO: Found 305 DRCs across 1 nets that will be rerouted.
Total number of nets = 103470, of which 0 are not extracted
Total number of open nets = 2, of which 0 are frozen
[PGCLK TPLG ECO: Init] Elapsed real time: 0:00:00 
[PGCLK TPLG ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[PGCLK TPLG ECO: Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[PGCLK TPLG ECO: Init] Total (MB): Used  354  Alloctr  363  Proc 8734 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  359  Alloctr  367  Proc 8734 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.global.*'
global.coarse_grid_refinement                           :	 true                
global.connect_pins_outside_routing_corridor            :	 true                
global.crosstalk_driven                                 :	 false               
global.custom_track_modeling_enhancement                :	 false               
global.deterministic                                    :	 on                  
global.double_pattern_utilization_by_layer_name         :	                     
global.eco_honor_target_dly                             :	 false               
global.effort_level                                     :	 medium              
global.enable_gr_graph_lock                             :	 false               
global.enforce_macro_track_utilization                  :	 false               
global.exclude_blocked_gcells_from_congestion_report    :	 false               
global.export_soft_congestion_maps                      :	 false               
global.extra_blocked_layer_utilization_reduction        :	 0                   
global.force_full_effort                                :	 false               
global.force_rerun_after_global_route_opt               :	 false               
global.insert_gr_via_ladders                            :	 false               
global.interactive_multithread_mode                     :	 true                
global.macro_area_iterations                            :	 0                   
global.macro_boundary_track_utilization                 :	 100                 
global.macro_boundary_width                             :	 5                   
global.macro_corner_track_utilization                   :	 100                 
global.report_congestion_enable_cell_snapping           :	 false               
global.span_pg_blk_nbr                                  :	 true                
global.timing_driven                                    :	 false               
global.timing_driven_effort_level                       :	 high                
global.via_cut_modeling                                 :	 false               
global.voltage_area_corner_track_utilization            :	 100                 

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1744.29,628.76)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build Tech Data] Total (MB): Used  373  Alloctr  381  Proc 8734 
Net statistics:
Total number of nets     = 103470
Number of nets to route  = 1
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 902
Number of nets with min-layer-mode soft-cost-low = 818
Number of nets with min-layer-mode soft-cost-medium = 84
Number of nets with max-layer-mode hard = 84
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
103467 nets are fully connected,
 of which 103467 are detail routed and 0 are global routed.
59 nets have non-default rule cts_w1_s2
	 59 non-user-specified nets, 59 non-user-specified clock nets, 0 user-specified nets
25 nets have non-default rule cts_w2_s2_vlg
	 25 non-user-specified nets, 25 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   47  Alloctr   47  Proc    0 
[End of Build All Nets] Total (MB): Used  421  Alloctr  428  Proc 8734 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Average gCell capacity  4.83	 on layer (1)	 M1
Average gCell capacity  8.57	 on layer (2)	 M2
Average gCell capacity  4.24	 on layer (3)	 M3
Average gCell capacity  4.33	 on layer (4)	 M4
Average gCell capacity  2.12	 on layer (5)	 M5
Average gCell capacity  2.56	 on layer (6)	 M6
Average gCell capacity  1.21	 on layer (7)	 M7
Average gCell capacity  1.24	 on layer (8)	 M8
Average gCell capacity  0.57	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.00	 on layer (2)	 M2
Average number of tracks per gCell 5.51	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.76	 on layer (5)	 M5
Average number of tracks per gCell 2.75	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 3921680
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used   62  Alloctr   63  Proc    0 
[End of Build Congestion map] Total (MB): Used  483  Alloctr  492  Proc 8734 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Net Count 1, Total HPWL 2373 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        1	Total HPWL         2373 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used  124  Alloctr  126  Proc    0 
[End of Build Data] Total (MB): Used  487  Alloctr  497  Proc 8734 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  179  Alloctr  181  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  663  Alloctr  673  Proc 8734 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Warning: Routed net VDD_LOW through blockages. (ZRT-104)
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Initial Routing] Total (MB): Used  669  Alloctr  679  Proc 8734 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  = 21755 Max = 22 GRCs = 20137 (2.57%)
Initial. H routing: Dmd-Cap  = 20220 Max =  4 (GRCs =  4) GRCs = 19820 (5.05%)
Initial. V routing: Dmd-Cap  =  1535 Max = 22 (GRCs =  1) GRCs =   317 (0.08%)
Initial. Both Dirs: Overflow = 23230 Max = 15 GRCs = 36816 (4.69%)
Initial. H routing: Overflow = 17226 Max =  3 (GRCs = 80) GRCs = 34907 (8.90%)
Initial. V routing: Overflow =  6004 Max = 15 (GRCs =  2) GRCs =  1909 (0.49%)
Initial. M1         Overflow =     5 Max =  1 (GRCs =  8) GRCs =     8 (0.00%)
Initial. M2         Overflow =  3978 Max = 15 (GRCs =  2) GRCs =   906 (0.23%)
Initial. M3         Overflow = 13030 Max =  3 (GRCs = 79) GRCs = 13954 (3.56%)
Initial. M4         Overflow =  1921 Max =  9 (GRCs =  4) GRCs =   849 (0.22%)
Initial. M5         Overflow =  1924 Max =  3 (GRCs =  1) GRCs =  2098 (0.53%)
Initial. M6         Overflow =    99 Max =  4 (GRCs =  1) GRCs =   134 (0.03%)
Initial. M7         Overflow =  2265 Max =  2 (GRCs = 16) GRCs = 18847 (4.81%)
Initial. M8         Overflow =     5 Max =  2 (GRCs =  2) GRCs =    20 (0.01%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =  2215 Max =  3 GRCs = 18959 (16.85%)
Initial. H routing: Overflow =  2180 Max =  2 (GRCs = 31) GRCs = 18842 (33.50%)
Initial. V routing: Overflow =    34 Max =  3 (GRCs =  1) GRCs =   117 (0.21%)
Initial. M1         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M2         Overflow =     4 Max =  2 (GRCs =  2) GRCs =     7 (0.01%)
Initial. M3         Overflow =    28 Max =  2 (GRCs = 18) GRCs =   106 (0.19%)
Initial. M4         Overflow =    11 Max =  3 (GRCs =  1) GRCs =    29 (0.05%)
Initial. M5         Overflow =     2 Max =  2 (GRCs =  1) GRCs =    14 (0.02%)
Initial. M6         Overflow =    17 Max =  2 (GRCs =  3) GRCs =    64 (0.11%)
Initial. M7         Overflow =  2149 Max =  2 (GRCs = 12) GRCs = 18720 (33.28%)
Initial. M8         Overflow =     1 Max =  1 (GRCs = 17) GRCs =    17 (0.03%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 516.33
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 126.15
Initial. Layer M3 wire length = 78.36
Initial. Layer M4 wire length = 55.94
Initial. Layer M5 wire length = 94.84
Initial. Layer M6 wire length = 91.89
Initial. Layer M7 wire length = 32.07
Initial. Layer M8 wire length = 37.09
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 659
Initial. Via VIA12SQ_C count = 162
Initial. Via VIA23SQ_C count = 74
Initial. Via VIA34SQ_C count = 74
Initial. Via VIA45SQ_C count = 73
Initial. Via VIA56SQ_C count = 73
Initial. Via VIA67SQ_C count = 73
Initial. Via VIA78SQ_C count = 73
Initial. Via VIA89_C count = 57
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Jan  5 14:03:43 2024
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  669  Alloctr  679  Proc 8734 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  = 21755 Max = 22 GRCs = 20137 (2.57%)
phase1. H routing: Dmd-Cap  = 20220 Max =  4 (GRCs =  4) GRCs = 19820 (5.05%)
phase1. V routing: Dmd-Cap  =  1535 Max = 22 (GRCs =  1) GRCs =   317 (0.08%)
phase1. Both Dirs: Overflow = 23230 Max = 15 GRCs = 36816 (4.69%)
phase1. H routing: Overflow = 17226 Max =  3 (GRCs = 80) GRCs = 34907 (8.90%)
phase1. V routing: Overflow =  6004 Max = 15 (GRCs =  2) GRCs =  1909 (0.49%)
phase1. M1         Overflow =     5 Max =  1 (GRCs =  8) GRCs =     8 (0.00%)
phase1. M2         Overflow =  3978 Max = 15 (GRCs =  2) GRCs =   906 (0.23%)
phase1. M3         Overflow = 13030 Max =  3 (GRCs = 79) GRCs = 13954 (3.56%)
phase1. M4         Overflow =  1921 Max =  9 (GRCs =  4) GRCs =   849 (0.22%)
phase1. M5         Overflow =  1924 Max =  3 (GRCs =  1) GRCs =  2098 (0.53%)
phase1. M6         Overflow =    99 Max =  4 (GRCs =  1) GRCs =   134 (0.03%)
phase1. M7         Overflow =  2265 Max =  2 (GRCs = 16) GRCs = 18847 (4.81%)
phase1. M8         Overflow =     5 Max =  2 (GRCs =  2) GRCs =    20 (0.01%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =  2215 Max =  3 GRCs = 18959 (16.85%)
phase1. H routing: Overflow =  2180 Max =  2 (GRCs = 31) GRCs = 18842 (33.50%)
phase1. V routing: Overflow =    34 Max =  3 (GRCs =  1) GRCs =   117 (0.21%)
phase1. M1         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M2         Overflow =     4 Max =  2 (GRCs =  2) GRCs =     7 (0.01%)
phase1. M3         Overflow =    28 Max =  2 (GRCs = 18) GRCs =   106 (0.19%)
phase1. M4         Overflow =    11 Max =  3 (GRCs =  1) GRCs =    29 (0.05%)
phase1. M5         Overflow =     2 Max =  2 (GRCs =  1) GRCs =    14 (0.02%)
phase1. M6         Overflow =    17 Max =  2 (GRCs =  3) GRCs =    64 (0.11%)
phase1. M7         Overflow =  2149 Max =  2 (GRCs = 12) GRCs = 18720 (33.28%)
phase1. M8         Overflow =     1 Max =  1 (GRCs = 17) GRCs =    17 (0.03%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 516.33
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 126.15
phase1. Layer M3 wire length = 78.36
phase1. Layer M4 wire length = 55.94
phase1. Layer M5 wire length = 94.84
phase1. Layer M6 wire length = 91.89
phase1. Layer M7 wire length = 32.07
phase1. Layer M8 wire length = 37.09
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 659
phase1. Via VIA12SQ_C count = 162
phase1. Via VIA23SQ_C count = 74
phase1. Via VIA34SQ_C count = 74
phase1. Via VIA45SQ_C count = 73
phase1. Via VIA56SQ_C count = 73
phase1. Via VIA67SQ_C count = 73
phase1. Via VIA78SQ_C count = 73
phase1. Via VIA89_C count = 57
phase1. Via VIA9RDL count = 0
phase1. completed.
Number of multi gcell level routed nets = 0
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used  307  Alloctr  308  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  669  Alloctr  679  Proc 8734 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[GR: Done] Stage (MB): Used  231  Alloctr  231  Proc    0 
[GR: Done] Total (MB): Used  590  Alloctr  599  Proc 8734 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  391  Alloctr  399  Proc 8734 
[PGCLK TPLG SPCL ECO: GR] Elapsed real time: 0:00:02 
[PGCLK TPLG SPCL ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[PGCLK TPLG SPCL ECO: GR] Stage (MB): Used   36  Alloctr   36  Proc    0 
[PGCLK TPLG SPCL ECO: GR] Total (MB): Used  391  Alloctr  399  Proc 8734 

Start track assignment

Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.track.*'
track.allow_wire_outside_gcell                          :	 false               
track.crosstalk_driven                                  :	 false               
track.timing_driven                                     :	 false               

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   11  Alloctr   10  Proc    0 
[Track Assign: Read routes] Total (MB): Used  366  Alloctr  374  Proc 8734 

Start initial assignment
Routed partition 1/3        
Routed partition 2/3        
Routed partition 3/3        

Number of wires with overlap after iteration 0 = 382 of 889


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  366  Alloctr  374  Proc 8734 

Reroute to fix overlaps (iter = 1)
Routed partition 1/3        
Routed partition 2/3        
Routed partition 3/3        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  366  Alloctr  374  Proc 8734 

Number of wires with overlap after iteration 1 = 218 of 617


Wire length and via report:
---------------------------
Number of M1 wires: 129 		  : 0
Number of M2 wires: 145 		 VIA12SQ_C: 199
Number of M3 wires: 83 		 VIA23SQ_C: 109
Number of M4 wires: 62 		 VIA34SQ_C: 82
Number of M5 wires: 36 		 VIA45SQ_C: 77
Number of M6 wires: 60 		 VIA56SQ_C: 77
Number of M7 wires: 39 		 VIA67SQ_C: 79
Number of M8 wires: 63 		 VIA78SQ_C: 77
Number of M9 wires: 0 		 VIA89_C: 57
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 617 		 vias: 757

Total M1 wire length: 40.4
Total M2 wire length: 149.4
Total M3 wire length: 89.5
Total M4 wire length: 83.1
Total M5 wire length: 107.9
Total M6 wire length: 110.0
Total M7 wire length: 47.4
Total M8 wire length: 59.3
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 687.1

Longest M1 wire length: 1.7
Longest M2 wire length: 5.8
Longest M3 wire length: 13.2
Longest M4 wire length: 9.4
Longest M5 wire length: 14.6
Longest M6 wire length: 7.9
Longest M7 wire length: 8.5
Longest M8 wire length: 5.6
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 265 
net(clk) has floating ports (dbId = 1 idx_ = 1 numNodes = 2 numEdges = 0 numCmps = 2)
Total number of nets = 103470, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  354  Alloctr  363  Proc 8734 
[PGCLK TPLG ECO: CDR] Elapsed real time: 0:00:03 
[PGCLK TPLG ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[PGCLK TPLG ECO: CDR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[PGCLK TPLG ECO: CDR] Total (MB): Used  354  Alloctr  363  Proc 8734 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.detail.*'
detail.allow_default_rule_nets_via_ladder_lower_layer_connection:	 false               
detail.allow_ndr_nets_via_ladder_lower_layer_connection :	 false               
detail.antenna                                          :	 true                
detail.antenna_fixing_preference                        :	 hop_layers          
detail.antenna_on_iteration                             :	 1                   
detail.antenna_verbose_level                            :	 1                   
detail.check_antenna_for_open_nets                      :	 false               
detail.check_antenna_on_diode_pins                      :	 false               
detail.check_antenna_on_pg                              :	 false               
detail.check_patchable_drc_from_fixed_shapes            :	 false               
detail.check_pin_min_area_min_length                    :	 true                
detail.check_port_min_area_min_length                   :	 true                
detail.continue_after_large_design_rule_value_error     :	 false               
detail.debug_check_cellmap_query_for_diodes             :	 false               
detail.debug_determinism_level                          :	 0                   
detail.default_diode_protection                         :	 0                   
detail.default_gate_size                                :	 -1                  
detail.default_nwell_size                               :	 -1                  
detail.default_port_external_antenna_area               :	 0                   
detail.default_port_external_gate_size                  :	 -1                  
detail.default_port_external_nwell_size                 :	 -1                  
detail.delete_redundant_diodes_during_routing           :	 false               
detail.detail_route_special_design_rule_fixing_stage    :	 late_routing        
detail.diagonal_min_width                               :	 true                
detail.diode_insertion_mode                             :	 new_and_spare       
detail.diode_libcell_names                              :	                     
detail.diode_preference                                 :	 none                
detail.drc_convergence_effort_level                     :	 medium              
detail.eco_max_number_of_iterations                     :	 -1                  
detail.eco_route_special_design_rule_fixing_stage       :	 late_routing        
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.elapsed_time_limit                               :	 -1                  
detail.enable_fixing_selective_design_rule_violations_on_fixed_shapes:	 false               
detail.enable_ndr_tapering_on_voltage_rule              :	 true                
detail.enable_separate_pgate_ngate_antenna_ratio_check  :	 false               
detail.force_max_number_iterations                      :	 false               
detail.generate_extra_off_grid_pin_tracks               :	 false               
detail.generate_off_grid_feed_through_tracks            :	 low                 
detail.group_route_special_design_rule_fixing_stage     :	 late_routing        
detail.hop_layers_to_fix_antenna                        :	 true                
detail.ignore_drc                                       :	 {same_net_metal_space false} {same_net_enclosed_cut_space false} {all_same_net_drc_for_frozen_net false}
detail.incremental_detail_route_special_design_rule_fixing_stage:	 late_routing        
detail.insert_diodes_during_routing                     :	 false               
detail.insert_redundant_vias_layer_order_low_to_high    :	 false               
detail.macro_pin_antenna_mode                           :	 normal              
detail.max_antenna_pin_count                            :	 -1                  
detail.merge_gates_for_antenna                          :	 true                
detail.ndr_layer_based_taper_distance_threshold         :	 -1                  
detail.optimize_partition_size_for_drc                  :	 false               
detail.optimize_tie_off_effort_level                    :	 low                 
detail.optimize_wire_via_effort_level                   :	 low                 
detail.pin_taper_mode                                   :	 default_width       
detail.port_antenna_mode                                :	 float               
detail.post_process_special_design_rule_fixing_stage    :	 late_routing        
detail.repair_shorts_over_macros_effort_level           :	 off                 
detail.repair_shorts_over_macros_verbose                :	 false               
detail.report_antenna_for_must_join_port_root           :	 false               
detail.report_ignore_drc                                :	                     
detail.reuse_filler_locations_for_diodes                :	 true                
detail.save_after_iterations                            :	                     
detail.save_cell_prefix                                 :	 DR                  
detail.shift_diode_locations_for_port_protection        :	 false               
detail.skip_antenna_analysis_for_nets                   :	                     
detail.skip_antenna_fixing_for_nets                     :	                     
detail.timing_driven                                    :	 false               
detail.top_layer_antenna_fix_threshold                  :	 -1                  
detail.topology_eco_effort_level                        :	 medium              
detail.use_default_width_for_min_area_min_len_stub      :	 false               
detail.use_lower_hierarchy_for_port_diodes              :	 false               
detail.use_wide_wire_effort_level                       :	 off                 
detail.use_wide_wire_to_input_pin                       :	 false               
detail.use_wide_wire_to_macro_pin                       :	 false               
detail.use_wide_wire_to_output_pin                      :	 false               
detail.use_wide_wire_to_pad_pin                         :	 same_as_macro_pin   
detail.use_wide_wire_to_port                            :	 same_as_macro_pin   
detail.user_defined_partition                           :	                     
detail.var_spacing_to_same_net                          :	 false               
detail.via_ladder_upper_layer_via_connection_mode       :	 above               

Printing options for 'route.auto_via_ladder.*'
auto_via_ladder.allow_drcs                              :	 false               
auto_via_ladder.allow_patching                          :	 false               
auto_via_ladder.allow_samenet_intersection              :	 false               
auto_via_ladder.allow_via_array_as_single_cut           :	 false               
auto_via_ladder.apply_app_options_to_insert_via_ladders_command:	 false               
auto_via_ladder.auto_stagger                            :	 false               
auto_via_ladder.auto_stagger_for_em_via_ladder_max_number_stagger_tracks_per_level:	 15                  
auto_via_ladder.auto_stagger_max_number_stagger_tracks_per_level:	 9                   
auto_via_ladder.bias_top_layer_to_samenet_connection    :	 false               
auto_via_ladder.check_drcs_on_existing_via_ladders      :	 false               
auto_via_ladder.clean                                   :	 false               
auto_via_ladder.connect_within_metal                    :	 false               
auto_via_ladder.connect_within_metal_for_em_via_ladder  :	 same_as_global      
auto_via_ladder.connect_within_metal_for_via_ladder     :	 same_as_global      
auto_via_ladder.connect_within_pin_mode                 :	 {all off} {via_ladder off} {pattern_must_join off}
auto_via_ladder.default_width_ndr_promotable_on_nonreserved_tracks:	 true                
auto_via_ladder.enable_em_to_performance_via_ladder_update:	 false               
auto_via_ladder.generate_center_track_on_off_grid_pattern_must_join_pin_shapes:	 false               
auto_via_ladder.generate_track_width_by_layer_name      :	                     
auto_via_ladder.ignore_min_max_layer_constraints        :	 false               
auto_via_ladder.ignore_rippable_shapes                  :	 false               
auto_via_ladder.ignore_routing_shape_drcs               :	 false               
auto_via_ladder.ndr_mode                                :	 full                
auto_via_ladder.ndr_on_top_layer_only                   :	 false               
auto_via_ladder.pattern_must_join_max_number_stagger_tracks:	                     
auto_via_ladder.pattern_must_join_over_pin_layer        :	 1                   
auto_via_ladder.pin_access_aware                        :	 true                
auto_via_ladder.relax_line_end_via_enclosure_rule       :	 false               
auto_via_ladder.relax_pin_layer_metal_spacing_rules     :	 false               
auto_via_ladder.remove_routing_shapes_below_net_via_ladder_top_layer:	 false               
auto_via_ladder.report_all_via_ladders                  :	 true                
auto_via_ladder.shift_vias_on_transition_layers         :	 false               
auto_via_ladder.strictly_honor_cut_table                :	 false               
auto_via_ladder.top_layer_to_samenet_min_nonzero_distance:	 0                   
auto_via_ladder.update_during_route                     :	 false               
auto_via_ladder.update_on_route_group_nets_only         :	 false               
auto_via_ladder.update_pattern_must_join_during_route   :	 true                
auto_via_ladder.user_debug                              :	 false               
auto_via_ladder.verbose                                 :	 false               

Information: RC layer preference is turned on for this design. (ZRT-613)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net reset. The pin reset on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[2]. The pin pwr_ctrl[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[1]. The pin pwr_ctrl[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[0]. The pin pwr_ctrl[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net shutdown. The pin shutdown on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net isolate. The pin isolate on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[7]. The pin cmd[7] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[6]. The pin cmd[6] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[5]. The pin cmd[5] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[4]. The pin cmd[4] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[3]. The pin cmd[3] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[2]. The pin cmd[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[1]. The pin cmd[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[0]. The pin cmd[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[255]. The pin op1[255] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[254]. The pin op1[254] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[253]. The pin op1[253] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[252]. The pin op1[252] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[251]. The pin op1[251] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[250]. The pin op1[250] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[249]. The pin op1[249] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[248]. The pin op1[248] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[247]. The pin op1[247] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[246]. The pin op1[246] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[245]. The pin op1[245] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[244]. The pin op1[244] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[243]. The pin op1[243] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[242]. The pin op1[242] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[241]. The pin op1[241] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[240]. The pin op1[240] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[239]. The pin op1[239] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[238]. The pin op1[238] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[237]. The pin op1[237] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[236]. The pin op1[236] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[235]. The pin op1[235] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[234]. The pin op1[234] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[233]. The pin op1[233] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[232]. The pin op1[232] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[231]. The pin op1[231] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[230]. The pin op1[230] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[229]. The pin op1[229] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[228]. The pin op1[228] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[227]. The pin op1[227] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[226]. The pin op1[226] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[225]. The pin op1[225] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[224]. The pin op1[224] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[223]. The pin op1[223] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[222]. The pin op1[222] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[221]. The pin op1[221] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[220]. The pin op1[220] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[219]. The pin op1[219] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[218]. The pin op1[218] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[217]. The pin op1[217] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[216]. The pin op1[216] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[215]. The pin op1[215] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[214]. The pin op1[214] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[213]. The pin op1[213] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[212]. The pin op1[212] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[211]. The pin op1[211] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[210]. The pin op1[210] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[209]. The pin op1[209] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[208]. The pin op1[208] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[207]. The pin op1[207] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[206]. The pin op1[206] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[205]. The pin op1[205] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[204]. The pin op1[204] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[203]. The pin op1[203] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[202]. The pin op1[202] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[201]. The pin op1[201] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[200]. The pin op1[200] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[199]. The pin op1[199] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[198]. The pin op1[198] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[197]. The pin op1[197] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[196]. The pin op1[196] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[195]. The pin op1[195] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[194]. The pin op1[194] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[193]. The pin op1[193] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[192]. The pin op1[192] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[191]. The pin op1[191] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[190]. The pin op1[190] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[189]. The pin op1[189] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[188]. The pin op1[188] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[187]. The pin op1[187] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[186]. The pin op1[186] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[185]. The pin op1[185] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[184]. The pin op1[184] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[183]. The pin op1[183] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[182]. The pin op1[182] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[181]. The pin op1[181] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[180]. The pin op1[180] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[179]. The pin op1[179] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[178]. The pin op1[178] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[177]. The pin op1[177] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[176]. The pin op1[176] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[175]. The pin op1[175] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[174]. The pin op1[174] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[173]. The pin op1[173] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[172]. The pin op1[172] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[171]. The pin op1[171] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[170]. The pin op1[170] on cell bslice does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1072 nets as they don't have enough gate area info.

Begin ECO DRC check ...

Checked	1/270 Partitions, Violations =	305
Checked	10/270 Partitions, Violations =	305
Checked	20/270 Partitions, Violations =	305
Checked	30/270 Partitions, Violations =	305
Checked	40/270 Partitions, Violations =	305
Checked	50/270 Partitions, Violations =	305
Checked	60/270 Partitions, Violations =	305
Checked	70/270 Partitions, Violations =	305
Checked	80/270 Partitions, Violations =	305
Checked	90/270 Partitions, Violations =	305
Checked	100/270 Partitions, Violations =	305
Checked	110/270 Partitions, Violations =	305
Checked	120/270 Partitions, Violations =	305
Checked	130/270 Partitions, Violations =	305
Checked	140/270 Partitions, Violations =	305
Checked	150/270 Partitions, Violations =	305
Checked	160/270 Partitions, Violations =	305
Checked	170/270 Partitions, Violations =	305
Checked	180/270 Partitions, Violations =	305
Checked	190/270 Partitions, Violations =	305
Checked	200/270 Partitions, Violations =	305
Checked	210/270 Partitions, Violations =	305
Checked	220/270 Partitions, Violations =	305
Checked	230/270 Partitions, Violations =	305
Checked	240/270 Partitions, Violations =	305
Checked	250/270 Partitions, Violations =	367
Checked	260/270 Partitions, Violations =	527
Checked	270/270 Partitions, Violations =	746

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	746

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  435  Alloctr  443  Proc 8734 

Total Wire Length =                    3649883 micron
Total Number of Contacts =             915349
Total Number of Wires =                999324
Total Number of PtConns =              55176
Total Number of Routed Wires =       999324
Total Routed Wire Length =           3647128 micron
Total Number of Routed Contacts =       915349
	Layer                 M1 :      87240 micron
	Layer                 M2 :     933568 micron
	Layer                 M3 :    1203382 micron
	Layer                 M4 :     284817 micron
	Layer                 M5 :     674409 micron
	Layer                 M6 :     155058 micron
	Layer                 M7 :     289194 micron
	Layer                 M8 :      22214 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        151
	Via                VIA89 :          5
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1749
	Via           VIA78BAR_C :          4
	Via        VIA78SQ_C_2x1 :          9
	Via       VIA67SQ_C(rot) :       8487
	Via            VIA56SQ_C :        100
	Via           VIA56BAR_C :      15260
	Via      VIA56BAR_C(rot) :         36
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :        106
	Via           VIA45BAR_C :         32
	Via      VIA45BAR_C(rot) :      37458
	Via            VIA45LG_C :        137
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          6
	Via            VIA34SQ_C :        125
	Via           VIA34BAR_C :      72238
	Via      VIA34BAR_C(rot) :        464
	Via            VIA34LG_C :         34
	Via        VIA34SQ_C_2x1 :         10
	Via   VIA34SQ_C(rot)_1x2 :         92
	Via        VIA34SQ_C_1x2 :         42
	Via       VIA23SQ_C(rot) :        373
	Via           VIA23BAR_C :      10441
	Via      VIA23BAR_C(rot) :     386907
	Via       VIA23LG_C(rot) :         17
	Via   VIA23SQ_C(rot)_1x2 :       8094
	Via   VIA23SQ_C(rot)_2x1 :         14
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       2079
	Via       VIA12SQ_C(rot) :        140
	Via           VIA12BAR_C :     348828
	Via      VIA12BAR_C(rot) :      20551
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         22
	Via        VIA12BAR(rot) :         62
	Via        VIA12SQ_C_2x1 :       1089
	Via   VIA12SQ_C(rot)_1x2 :         79
	Via   VIA12SQ_C(rot)_2x1 :          6
	Via        VIA12SQ_C_1x2 :          6
	Via          VIA12SQ_2x1 :          1
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.52% (901836 / 915349 vias)
 
    Layer VIA1       = 99.40% (370645 / 372866  vias)
        Weight 2     = 99.09% (369463  vias)
        Weight 1     =  0.32% (1182    vias)
        Un-optimized =  0.60% (2219    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.90% (405457 / 405847  vias)
        Weight 2     = 97.91% (397348  vias)
        Weight 1     =  2.00% (8109    vias)
        Un-optimized =  0.09% (373     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.78% (72846  / 73005   vias)
        Weight 2     = 99.58% (72702   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.17% (125     vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.35% (37496  / 37741   vias)
        Weight 2     = 99.33% (37490   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.28% (106     vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.35% (15383  / 15483   vias)
        Weight 2     = 98.99% (15327   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.65% (100     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8487    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8487    vias)
    Layer VIA7       =  0.51% (9      / 1762    vias)
        Weight 1     =  0.51% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.49% (1753    vias)
    Layer VIA8       =  0.00% (0      / 158     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (158     vias)
 
  Total double via conversion rate    =  1.04% (9506 / 915349 vias)
 
    Layer VIA1       =  0.32% (1182   / 372866  vias)
    Layer VIA2       =  2.00% (8109   / 405847  vias)
    Layer VIA3       =  0.20% (144    / 73005   vias)
    Layer VIA4       =  0.02% (6      / 37741   vias)
    Layer VIA5       =  0.36% (56     / 15483   vias)
    Layer VIA6       =  0.00% (0      / 8487    vias)
    Layer VIA7       =  0.51% (9      / 1762    vias)
    Layer VIA8       =  0.00% (0      / 158     vias)
 
  The optimized via conversion rate based on total routed via count = 98.52% (901836 / 915349 vias)
 
    Layer VIA1       = 99.40% (370645 / 372866  vias)
        Weight 2     = 99.09% (369463  vias)
        Weight 1     =  0.32% (1182    vias)
        Un-optimized =  0.60% (2219    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.90% (405457 / 405847  vias)
        Weight 2     = 97.91% (397348  vias)
        Weight 1     =  2.00% (8109    vias)
        Un-optimized =  0.09% (373     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.78% (72846  / 73005   vias)
        Weight 2     = 99.58% (72702   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.17% (125     vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.35% (37496  / 37741   vias)
        Weight 2     = 99.33% (37490   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.28% (106     vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.35% (15383  / 15483   vias)
        Weight 2     = 98.99% (15327   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.65% (100     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8487    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8487    vias)
    Layer VIA7       =  0.51% (9      / 1762    vias)
        Weight 1     =  0.51% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.49% (1753    vias)
    Layer VIA8       =  0.00% (0      / 158     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (158     vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  436  Alloctr  444  Proc 8734 
Total number of nets = 103470, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net reset. The pin reset on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[2]. The pin pwr_ctrl[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[1]. The pin pwr_ctrl[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[0]. The pin pwr_ctrl[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net shutdown. The pin shutdown on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net isolate. The pin isolate on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[7]. The pin cmd[7] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[6]. The pin cmd[6] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[5]. The pin cmd[5] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[4]. The pin cmd[4] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[3]. The pin cmd[3] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[2]. The pin cmd[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[1]. The pin cmd[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[0]. The pin cmd[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[255]. The pin op1[255] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[254]. The pin op1[254] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[253]. The pin op1[253] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[252]. The pin op1[252] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[251]. The pin op1[251] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[250]. The pin op1[250] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[249]. The pin op1[249] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[248]. The pin op1[248] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[247]. The pin op1[247] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[246]. The pin op1[246] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[245]. The pin op1[245] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[244]. The pin op1[244] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[243]. The pin op1[243] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[242]. The pin op1[242] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[241]. The pin op1[241] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[240]. The pin op1[240] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[239]. The pin op1[239] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[238]. The pin op1[238] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[237]. The pin op1[237] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[236]. The pin op1[236] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[235]. The pin op1[235] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[234]. The pin op1[234] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[233]. The pin op1[233] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[232]. The pin op1[232] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[231]. The pin op1[231] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[230]. The pin op1[230] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[229]. The pin op1[229] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[228]. The pin op1[228] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[227]. The pin op1[227] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[226]. The pin op1[226] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[225]. The pin op1[225] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[224]. The pin op1[224] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[223]. The pin op1[223] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[222]. The pin op1[222] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[221]. The pin op1[221] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[220]. The pin op1[220] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[219]. The pin op1[219] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[218]. The pin op1[218] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[217]. The pin op1[217] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[216]. The pin op1[216] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[215]. The pin op1[215] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[214]. The pin op1[214] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[213]. The pin op1[213] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[212]. The pin op1[212] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[211]. The pin op1[211] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[210]. The pin op1[210] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[209]. The pin op1[209] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[208]. The pin op1[208] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[207]. The pin op1[207] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[206]. The pin op1[206] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[205]. The pin op1[205] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[204]. The pin op1[204] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[203]. The pin op1[203] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[202]. The pin op1[202] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[201]. The pin op1[201] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[200]. The pin op1[200] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[199]. The pin op1[199] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[198]. The pin op1[198] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[197]. The pin op1[197] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[196]. The pin op1[196] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[195]. The pin op1[195] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[194]. The pin op1[194] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[193]. The pin op1[193] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[192]. The pin op1[192] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[191]. The pin op1[191] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[190]. The pin op1[190] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[189]. The pin op1[189] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[188]. The pin op1[188] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[187]. The pin op1[187] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[186]. The pin op1[186] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[185]. The pin op1[185] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[184]. The pin op1[184] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[183]. The pin op1[183] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[182]. The pin op1[182] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[181]. The pin op1[181] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[180]. The pin op1[180] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[179]. The pin op1[179] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[178]. The pin op1[178] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[177]. The pin op1[177] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[176]. The pin op1[176] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[175]. The pin op1[175] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[174]. The pin op1[174] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[173]. The pin op1[173] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[172]. The pin op1[172] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[171]. The pin op1[171] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[170]. The pin op1[170] on cell bslice does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1072 nets as they don't have enough gate area info.
Start DR iteration 0: non-uniform partition
Routed	1/38 Partitions, Violations =	758
Routed	2/38 Partitions, Violations =	596
Routed	3/38 Partitions, Violations =	579
Routed	4/38 Partitions, Violations =	582
Routed	5/38 Partitions, Violations =	582
Routed	6/38 Partitions, Violations =	582
Routed	7/38 Partitions, Violations =	582
Routed	8/38 Partitions, Violations =	582
Routed	9/38 Partitions, Violations =	560
Routed	10/38 Partitions, Violations =	549
Routed	11/38 Partitions, Violations =	528
Routed	12/38 Partitions, Violations =	438
Routed	13/38 Partitions, Violations =	438
Routed	14/38 Partitions, Violations =	436
Routed	15/38 Partitions, Violations =	415
Routed	16/38 Partitions, Violations =	419
Routed	17/38 Partitions, Violations =	406
Routed	18/38 Partitions, Violations =	413
Routed	19/38 Partitions, Violations =	412
Routed	20/38 Partitions, Violations =	398
Routed	21/38 Partitions, Violations =	399
Routed	22/38 Partitions, Violations =	391
Routed	23/38 Partitions, Violations =	324
Routed	24/38 Partitions, Violations =	317
Routed	25/38 Partitions, Violations =	319
Routed	26/38 Partitions, Violations =	266
Routed	27/38 Partitions, Violations =	263
Routed	28/38 Partitions, Violations =	236
Routed	29/38 Partitions, Violations =	197
Routed	30/38 Partitions, Violations =	197
Routed	31/38 Partitions, Violations =	192
Routed	32/38 Partitions, Violations =	160
Routed	33/38 Partitions, Violations =	159
Routed	34/38 Partitions, Violations =	159
Routed	35/38 Partitions, Violations =	142
Routed	36/38 Partitions, Violations =	134
Routed	37/38 Partitions, Violations =	100
Routed	38/38 Partitions, Violations =	51

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	68
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum area : 6
	Secondary pg pin maximum connections : 54
	Short : 8

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:08
[Iter 0] Stage (MB): Used   80  Alloctr   80  Proc    0 
[Iter 0] Total (MB): Used  435  Alloctr  443  Proc 8734 

End DR iteration 0 with 38 parts

Start DR iteration 1: non-uniform partition
Routed	1/15 Partitions, Violations =	59
Routed	2/15 Partitions, Violations =	61
Routed	3/15 Partitions, Violations =	61
Routed	4/15 Partitions, Violations =	61
Routed	5/15 Partitions, Violations =	61
Routed	6/15 Partitions, Violations =	61
Routed	7/15 Partitions, Violations =	53
Routed	8/15 Partitions, Violations =	59
Routed	9/15 Partitions, Violations =	54
Routed	10/15 Partitions, Violations =	52
Routed	11/15 Partitions, Violations =	53
Routed	12/15 Partitions, Violations =	49
Routed	13/15 Partitions, Violations =	48
Routed	14/15 Partitions, Violations =	49
Routed	15/15 Partitions, Violations =	45

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	53
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum area : 4
	Secondary pg pin maximum connections : 45
	Short : 4

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 1] Stage (MB): Used   80  Alloctr   80  Proc    0 
[Iter 1] Total (MB): Used  435  Alloctr  443  Proc 8734 

End DR iteration 1 with 15 parts

Start DR iteration 2: non-uniform partition
Routed	1/10 Partitions, Violations =	53
Routed	2/10 Partitions, Violations =	49
Routed	3/10 Partitions, Violations =	48
Routed	4/10 Partitions, Violations =	46
Routed	5/10 Partitions, Violations =	39
Routed	6/10 Partitions, Violations =	39
Routed	7/10 Partitions, Violations =	39
Routed	8/10 Partitions, Violations =	42
Routed	9/10 Partitions, Violations =	41
Routed	10/10 Partitions, Violations =	41

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	48
	@@@@ Total number of instance ports with antenna violations =	0

	Secondary pg pin maximum connections : 44
	Short : 4

[Iter 2] Elapsed real time: 0:00:03 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 2] Stage (MB): Used   80  Alloctr   80  Proc    0 
[Iter 2] Total (MB): Used  435  Alloctr  443  Proc 8734 

End DR iteration 2 with 10 parts

Start DR iteration 3: non-uniform partition
Routed	1/10 Partitions, Violations =	45
Routed	2/10 Partitions, Violations =	45
Routed	3/10 Partitions, Violations =	43
Routed	4/10 Partitions, Violations =	42
Routed	6/10 Partitions, Violations =	42
Routed	6/10 Partitions, Violations =	42
Routed	7/10 Partitions, Violations =	42
Routed	8/10 Partitions, Violations =	41
Routed	9/10 Partitions, Violations =	41
Routed	10/10 Partitions, Violations =	41

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	47
	@@@@ Total number of instance ports with antenna violations =	0

	Secondary pg pin maximum connections : 43
	Short : 4

[Iter 3] Elapsed real time: 0:00:04 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:17
[Iter 3] Stage (MB): Used   80  Alloctr   80  Proc    0 
[Iter 3] Total (MB): Used  435  Alloctr  443  Proc 8734 

End DR iteration 3 with 10 parts

Start DR iteration 4: non-uniform partition
Routed	1/9 Partitions, Violations =	45
Routed	2/9 Partitions, Violations =	45
Routed	4/9 Partitions, Violations =	45
Routed	4/9 Partitions, Violations =	45
Routed	5/9 Partitions, Violations =	45
Routed	6/9 Partitions, Violations =	44
Routed	7/9 Partitions, Violations =	39
Routed	8/9 Partitions, Violations =	39
Routed	9/9 Partitions, Violations =	38

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	43
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum area : 1
	Secondary pg pin maximum connections : 42

[Iter 4] Elapsed real time: 0:00:05 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:20
[Iter 4] Stage (MB): Used   80  Alloctr   80  Proc    0 
[Iter 4] Total (MB): Used  435  Alloctr  443  Proc 8734 

End DR iteration 4 with 9 parts

	@@@@ Total nets not meeting constraints =	0

Stop DR since reached max number of iterations


DR finished with 160 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	160
	Less than minimum area : 1
	Secondary pg pin maximum connections : 159


Total Wire Length =                    3649982 micron
Total Number of Contacts =             915315
Total Number of Wires =                999221
Total Number of PtConns =              55383
Total Number of Routed Wires =       999221
Total Routed Wire Length =           3647193 micron
Total Number of Routed Contacts =       915315
	Layer                 M1 :      87207 micron
	Layer                 M2 :     933618 micron
	Layer                 M3 :    1203530 micron
	Layer                 M4 :     284817 micron
	Layer                 M5 :     674385 micron
	Layer                 M6 :     155022 micron
	Layer                 M7 :     289187 micron
	Layer                 M8 :      22216 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        162
	Via                VIA89 :          6
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1737
	Via           VIA78BAR_C :          8
	Via        VIA78SQ_C_2x1 :         25
	Via       VIA67SQ_C(rot) :       8493
	Via            VIA56SQ_C :        142
	Via           VIA56BAR_C :      15224
	Via      VIA56BAR_C(rot) :         36
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :        166
	Via           VIA45BAR_C :         32
	Via      VIA45BAR_C(rot) :      37406
	Via            VIA45LG_C :        137
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          6
	Via            VIA34SQ_C :        188
	Via           VIA34BAR_C :      72178
	Via      VIA34BAR_C(rot) :        464
	Via            VIA34LG_C :         34
	Via        VIA34SQ_C_2x1 :         10
	Via   VIA34SQ_C(rot)_1x2 :         92
	Via        VIA34SQ_C_1x2 :         42
	Via            VIA23SQ_C :          2
	Via       VIA23SQ_C(rot) :        465
	Via           VIA23BAR_C :      10441
	Via      VIA23BAR_C(rot) :     386818
	Via       VIA23LG_C(rot) :         17
	Via   VIA23SQ_C(rot)_1x2 :       8091
	Via   VIA23SQ_C(rot)_2x1 :         14
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       2068
	Via       VIA12SQ_C(rot) :        142
	Via           VIA12BAR_C :     348763
	Via      VIA12BAR_C(rot) :      20548
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         22
	Via        VIA12BAR(rot) :         62
	Via        VIA12SQ_C_2x1 :       1087
	Via   VIA12SQ_C(rot)_1x2 :         79
	Via   VIA12SQ_C(rot)_2x1 :          6
	Via        VIA12SQ_C_1x2 :          6
	Via          VIA12SQ_2x1 :          1
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.50% (901542 / 915315 vias)
 
    Layer VIA1       = 99.41% (370575 / 372787  vias)
        Weight 2     = 99.09% (369395  vias)
        Weight 1     =  0.32% (1180    vias)
        Un-optimized =  0.59% (2210    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.88% (405365 / 405849  vias)
        Weight 2     = 97.88% (397259  vias)
        Weight 1     =  2.00% (8106    vias)
        Un-optimized =  0.12% (467     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.70% (72786  / 73008   vias)
        Weight 2     = 99.50% (72642   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.26% (188     vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.19% (37444  / 37749   vias)
        Weight 2     = 99.18% (37438   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.44% (166     vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.08% (15347  / 15489   vias)
        Weight 2     = 98.72% (15291   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.92% (142     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8493    vias)
    Layer VIA7       =  1.41% (25     / 1770    vias)
        Weight 1     =  1.41% (25      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.59% (1745    vias)
    Layer VIA8       =  0.00% (0      / 170     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (170     vias)
 
  Total double via conversion rate    =  1.04% (9517 / 915315 vias)
 
    Layer VIA1       =  0.32% (1180   / 372787  vias)
    Layer VIA2       =  2.00% (8106   / 405849  vias)
    Layer VIA3       =  0.20% (144    / 73008   vias)
    Layer VIA4       =  0.02% (6      / 37749   vias)
    Layer VIA5       =  0.36% (56     / 15489   vias)
    Layer VIA6       =  0.00% (0      / 8493    vias)
    Layer VIA7       =  1.41% (25     / 1770    vias)
    Layer VIA8       =  0.00% (0      / 170     vias)
 
  The optimized via conversion rate based on total routed via count = 98.50% (901542 / 915315 vias)
 
    Layer VIA1       = 99.41% (370575 / 372787  vias)
        Weight 2     = 99.09% (369395  vias)
        Weight 1     =  0.32% (1180    vias)
        Un-optimized =  0.59% (2210    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.88% (405365 / 405849  vias)
        Weight 2     = 97.88% (397259  vias)
        Weight 1     =  2.00% (8106    vias)
        Un-optimized =  0.12% (467     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.70% (72786  / 73008   vias)
        Weight 2     = 99.50% (72642   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.26% (188     vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.19% (37444  / 37749   vias)
        Weight 2     = 99.18% (37438   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.44% (166     vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.08% (15347  / 15489   vias)
        Weight 2     = 98.72% (15291   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.92% (142     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8493    vias)
    Layer VIA7       =  1.41% (25     / 1770    vias)
        Weight 1     =  1.41% (25      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.59% (1745    vias)
    Layer VIA8       =  0.00% (0      / 170     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (170     vias)
 

Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.detail.*'
detail.allow_default_rule_nets_via_ladder_lower_layer_connection:	 false               
detail.allow_ndr_nets_via_ladder_lower_layer_connection :	 false               
detail.antenna                                          :	 true                
detail.antenna_fixing_preference                        :	 hop_layers          
detail.antenna_on_iteration                             :	 1                   
detail.antenna_verbose_level                            :	 1                   
detail.check_antenna_for_open_nets                      :	 false               
detail.check_antenna_on_diode_pins                      :	 false               
detail.check_antenna_on_pg                              :	 false               
detail.check_patchable_drc_from_fixed_shapes            :	 false               
detail.check_pin_min_area_min_length                    :	 true                
detail.check_port_min_area_min_length                   :	 true                
detail.continue_after_large_design_rule_value_error     :	 false               
detail.debug_check_cellmap_query_for_diodes             :	 false               
detail.debug_determinism_level                          :	 0                   
detail.default_diode_protection                         :	 0                   
detail.default_gate_size                                :	 -1                  
detail.default_nwell_size                               :	 -1                  
detail.default_port_external_antenna_area               :	 0                   
detail.default_port_external_gate_size                  :	 -1                  
detail.default_port_external_nwell_size                 :	 -1                  
detail.delete_redundant_diodes_during_routing           :	 false               
detail.detail_route_special_design_rule_fixing_stage    :	 late_routing        
detail.diagonal_min_width                               :	 true                
detail.diode_insertion_mode                             :	 new_and_spare       
detail.diode_libcell_names                              :	                     
detail.diode_preference                                 :	 none                
detail.drc_convergence_effort_level                     :	 medium              
detail.eco_max_number_of_iterations                     :	 -1                  
detail.eco_route_special_design_rule_fixing_stage       :	 late_routing        
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.elapsed_time_limit                               :	 -1                  
detail.enable_fixing_selective_design_rule_violations_on_fixed_shapes:	 false               
detail.enable_ndr_tapering_on_voltage_rule              :	 true                
detail.enable_separate_pgate_ngate_antenna_ratio_check  :	 false               
detail.force_max_number_iterations                      :	 false               
detail.generate_extra_off_grid_pin_tracks               :	 false               
detail.generate_off_grid_feed_through_tracks            :	 low                 
detail.group_route_special_design_rule_fixing_stage     :	 late_routing        
detail.hop_layers_to_fix_antenna                        :	 true                
detail.ignore_drc                                       :	 {same_net_metal_space false} {same_net_enclosed_cut_space false} {all_same_net_drc_for_frozen_net false}
detail.incremental_detail_route_special_design_rule_fixing_stage:	 late_routing        
detail.insert_diodes_during_routing                     :	 false               
detail.insert_redundant_vias_layer_order_low_to_high    :	 false               
detail.macro_pin_antenna_mode                           :	 normal              
detail.max_antenna_pin_count                            :	 -1                  
detail.merge_gates_for_antenna                          :	 true                
detail.ndr_layer_based_taper_distance_threshold         :	 -1                  
detail.optimize_partition_size_for_drc                  :	 false               
detail.optimize_tie_off_effort_level                    :	 low                 
detail.optimize_wire_via_effort_level                   :	 low                 
detail.pin_taper_mode                                   :	 default_width       
detail.port_antenna_mode                                :	 float               
detail.post_process_special_design_rule_fixing_stage    :	 late_routing        
detail.repair_shorts_over_macros_effort_level           :	 off                 
detail.repair_shorts_over_macros_verbose                :	 false               
detail.report_antenna_for_must_join_port_root           :	 false               
detail.report_ignore_drc                                :	                     
detail.reuse_filler_locations_for_diodes                :	 true                
detail.save_after_iterations                            :	                     
detail.save_cell_prefix                                 :	 DR                  
detail.shift_diode_locations_for_port_protection        :	 false               
detail.skip_antenna_analysis_for_nets                   :	                     
detail.skip_antenna_fixing_for_nets                     :	                     
detail.timing_driven                                    :	 false               
detail.top_layer_antenna_fix_threshold                  :	 -1                  
detail.topology_eco_effort_level                        :	 medium              
detail.use_default_width_for_min_area_min_len_stub      :	 false               
detail.use_lower_hierarchy_for_port_diodes              :	 false               
detail.use_wide_wire_effort_level                       :	 off                 
detail.use_wide_wire_to_input_pin                       :	 false               
detail.use_wide_wire_to_macro_pin                       :	 false               
detail.use_wide_wire_to_output_pin                      :	 false               
detail.use_wide_wire_to_pad_pin                         :	 same_as_macro_pin   
detail.use_wide_wire_to_port                            :	 same_as_macro_pin   
detail.user_defined_partition                           :	                     
detail.var_spacing_to_same_net                          :	 false               
detail.via_ladder_upper_layer_via_connection_mode       :	 above               

Printing options for 'route.auto_via_ladder.*'
auto_via_ladder.allow_drcs                              :	 false               
auto_via_ladder.allow_patching                          :	 false               
auto_via_ladder.allow_samenet_intersection              :	 false               
auto_via_ladder.allow_via_array_as_single_cut           :	 false               
auto_via_ladder.apply_app_options_to_insert_via_ladders_command:	 false               
auto_via_ladder.auto_stagger                            :	 false               
auto_via_ladder.auto_stagger_for_em_via_ladder_max_number_stagger_tracks_per_level:	 15                  
auto_via_ladder.auto_stagger_max_number_stagger_tracks_per_level:	 9                   
auto_via_ladder.bias_top_layer_to_samenet_connection    :	 false               
auto_via_ladder.check_drcs_on_existing_via_ladders      :	 false               
auto_via_ladder.clean                                   :	 false               
auto_via_ladder.connect_within_metal                    :	 false               
auto_via_ladder.connect_within_metal_for_em_via_ladder  :	 same_as_global      
auto_via_ladder.connect_within_metal_for_via_ladder     :	 same_as_global      
auto_via_ladder.connect_within_pin_mode                 :	 {all off} {via_ladder off} {pattern_must_join off}
auto_via_ladder.default_width_ndr_promotable_on_nonreserved_tracks:	 true                
auto_via_ladder.enable_em_to_performance_via_ladder_update:	 false               
auto_via_ladder.generate_center_track_on_off_grid_pattern_must_join_pin_shapes:	 false               
auto_via_ladder.generate_track_width_by_layer_name      :	                     
auto_via_ladder.ignore_min_max_layer_constraints        :	 false               
auto_via_ladder.ignore_rippable_shapes                  :	 false               
auto_via_ladder.ignore_routing_shape_drcs               :	 false               
auto_via_ladder.ndr_mode                                :	 full                
auto_via_ladder.ndr_on_top_layer_only                   :	 false               
auto_via_ladder.pattern_must_join_max_number_stagger_tracks:	                     
auto_via_ladder.pattern_must_join_over_pin_layer        :	 1                   
auto_via_ladder.pin_access_aware                        :	 true                
auto_via_ladder.relax_line_end_via_enclosure_rule       :	 false               
auto_via_ladder.relax_pin_layer_metal_spacing_rules     :	 false               
auto_via_ladder.remove_routing_shapes_below_net_via_ladder_top_layer:	 false               
auto_via_ladder.report_all_via_ladders                  :	 true                
auto_via_ladder.shift_vias_on_transition_layers         :	 false               
auto_via_ladder.strictly_honor_cut_table                :	 false               
auto_via_ladder.top_layer_to_samenet_min_nonzero_distance:	 0                   
auto_via_ladder.update_during_route                     :	 false               
auto_via_ladder.update_on_route_group_nets_only         :	 false               
auto_via_ladder.update_pattern_must_join_during_route   :	 true                
auto_via_ladder.user_debug                              :	 false               
auto_via_ladder.verbose                                 :	 false               

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   24  Alloctr   24  Proc    0 
[Dr init] Total (MB): Used  379  Alloctr  388  Proc 8734 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12BAR_C    VIA12BAR_C(r)

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_C_2x1(r) VIA12SQ_C_1x2    VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12BAR_C    VIA12BAR_C(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_C_2x1(r) VIA12SQ_C_1x2    VIA12SQ_C_1x2(r)

     VIA12SQ    ->   VIA12BAR      VIA12BAR(r)

     VIA12SQ    -> VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_1x2    VIA12SQ_1x2(r)

     VIA12SQ(r) ->   VIA12BAR      VIA12BAR(r)

     VIA12SQ(r) -> VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_1x2    VIA12SQ_1x2(r)

   VIA23SQ_C    -> VIA23BAR_C(r) VIA23BAR_C   

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_C_1x2    VIA23SQ_C_2x1(r) VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23BAR_C(r) VIA23BAR_C   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_C_1x2    VIA23SQ_C_2x1(r) VIA23SQ_C_2x1   

     VIA23SQ    ->   VIA23BAR      VIA23BAR(r)

     VIA23SQ    -> VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_2x1(r) VIA23SQ_2x1   

     VIA23SQ(r) ->   VIA23BAR      VIA23BAR(r)

     VIA23SQ(r) -> VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_2x1(r) VIA23SQ_2x1   

   VIA34SQ_C    -> VIA34BAR_C    VIA34BAR_C(r)

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_C_2x1(r) VIA34SQ_C_1x2    VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34BAR_C    VIA34BAR_C(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_C_2x1(r) VIA34SQ_C_1x2    VIA34SQ_C_1x2(r)

     VIA34SQ    ->   VIA34BAR      VIA34BAR(r)

     VIA34SQ    -> VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_1x2    VIA34SQ_1x2(r)

     VIA34SQ(r) ->   VIA34BAR      VIA34BAR(r)

     VIA34SQ(r) -> VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_1x2    VIA34SQ_1x2(r)

   VIA45SQ_C    -> VIA45BAR_C(r) VIA45BAR_C   

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_C_1x2    VIA45SQ_C_2x1(r) VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45BAR_C(r) VIA45BAR_C   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_C_1x2    VIA45SQ_C_2x1(r) VIA45SQ_C_2x1   

     VIA45SQ    ->   VIA45BAR      VIA45BAR(r)

     VIA45SQ    -> VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_2x1(r) VIA45SQ_2x1   

     VIA45SQ(r) ->   VIA45BAR      VIA45BAR(r)

     VIA45SQ(r) -> VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_2x1(r) VIA45SQ_2x1   

   VIA56SQ_C    -> VIA56BAR_C    VIA56BAR_C(r)

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_C_2x1(r) VIA56SQ_C_1x2    VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56BAR_C    VIA56BAR_C(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_C_2x1(r) VIA56SQ_C_1x2    VIA56SQ_C_1x2(r)

     VIA56SQ    ->   VIA56BAR      VIA56BAR(r)

     VIA56SQ    -> VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_1x2    VIA56SQ_1x2(r)

     VIA56SQ(r) ->   VIA56BAR      VIA56BAR(r)

     VIA56SQ(r) -> VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_1x2    VIA56SQ_1x2(r)



	There were 0 out of 352489 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   35  Alloctr   35  Proc    0 
[Technology Processing] Total (MB): Used  390  Alloctr  399  Proc 8734 

Begin Redundant via insertion ...

Routed	1/6 Partitions, Violations =	131
Routed	2/6 Partitions, Violations =	131
Routed	3/6 Partitions, Violations =	131
Routed	4/6 Partitions, Violations =	116
Routed	5/6 Partitions, Violations =	116
Routed	6/6 Partitions, Violations =	116

RedundantVia finished with 121 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	121
	Secondary pg pin maximum connections : 121


Total Wire Length =                    3649966 micron
Total Number of Contacts =             915315
Total Number of Wires =                999319
Total Number of PtConns =              55282
Total Number of Routed Wires =       999319
Total Routed Wire Length =           3647199 micron
Total Number of Routed Contacts =       915315
	Layer                 M1 :      87209 micron
	Layer                 M2 :     933615 micron
	Layer                 M3 :    1203530 micron
	Layer                 M4 :     284811 micron
	Layer                 M5 :     674377 micron
	Layer                 M6 :     155022 micron
	Layer                 M7 :     289187 micron
	Layer                 M8 :      22216 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        162
	Via                VIA89 :          6
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1737
	Via           VIA78BAR_C :          8
	Via        VIA78SQ_C_2x1 :         25
	Via       VIA67SQ_C(rot) :       8493
	Via            VIA56SQ_C :         20
	Via           VIA56BAR_C :      15344
	Via      VIA56BAR_C(rot) :         38
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :         24
	Via           VIA45BAR_C :         34
	Via      VIA45BAR_C(rot) :      37546
	Via            VIA45LG_C :        137
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          6
	Via            VIA34SQ_C :         41
	Via           VIA34BAR_C :      72324
	Via      VIA34BAR_C(rot) :        465
	Via            VIA34LG_C :         34
	Via        VIA34SQ_C_2x1 :         10
	Via   VIA34SQ_C(rot)_1x2 :         92
	Via        VIA34SQ_C_1x2 :         42
	Via       VIA23SQ_C(rot) :        260
	Via           VIA23BAR_C :      10458
	Via      VIA23BAR_C(rot) :     387006
	Via       VIA23LG_C(rot) :         17
	Via   VIA23SQ_C(rot)_1x2 :       8093
	Via   VIA23SQ_C(rot)_2x1 :         14
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       1850
	Via       VIA12SQ_C(rot) :        140
	Via           VIA12BAR_C :     348948
	Via      VIA12BAR_C(rot) :      20583
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         22
	Via        VIA12BAR(rot) :         62
	Via        VIA12SQ_C_2x1 :       1087
	Via   VIA12SQ_C(rot)_1x2 :         79
	Via   VIA12SQ_C(rot)_2x1 :          6
	Via        VIA12SQ_C_1x2 :          6
	Via          VIA12SQ_2x1 :          1
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.59% (902380 / 915315 vias)
 
    Layer VIA1       = 99.47% (370795 / 372787  vias)
        Weight 2     = 99.15% (369615  vias)
        Weight 1     =  0.32% (1180    vias)
        Un-optimized =  0.53% (1990    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405572 / 405849  vias)
        Weight 2     = 97.93% (397464  vias)
        Weight 1     =  2.00% (8108    vias)
        Un-optimized =  0.06% (260     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.90% (72933  / 73008   vias)
        Weight 2     = 99.70% (72789   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.06% (41      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.57% (37586  / 37749   vias)
        Weight 2     = 99.55% (37580   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.06% (24      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.87% (15469  / 15489   vias)
        Weight 2     = 99.51% (15413   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.13% (20      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8493    vias)
    Layer VIA7       =  1.41% (25     / 1770    vias)
        Weight 1     =  1.41% (25      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.59% (1745    vias)
    Layer VIA8       =  0.00% (0      / 170     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (170     vias)
 
  Total double via conversion rate    =  1.04% (9519 / 915315 vias)
 
    Layer VIA1       =  0.32% (1180   / 372787  vias)
    Layer VIA2       =  2.00% (8108   / 405849  vias)
    Layer VIA3       =  0.20% (144    / 73008   vias)
    Layer VIA4       =  0.02% (6      / 37749   vias)
    Layer VIA5       =  0.36% (56     / 15489   vias)
    Layer VIA6       =  0.00% (0      / 8493    vias)
    Layer VIA7       =  1.41% (25     / 1770    vias)
    Layer VIA8       =  0.00% (0      / 170     vias)
 
  The optimized via conversion rate based on total routed via count = 98.59% (902380 / 915315 vias)
 
    Layer VIA1       = 99.47% (370795 / 372787  vias)
        Weight 2     = 99.15% (369615  vias)
        Weight 1     =  0.32% (1180    vias)
        Un-optimized =  0.53% (1990    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405572 / 405849  vias)
        Weight 2     = 97.93% (397464  vias)
        Weight 1     =  2.00% (8108    vias)
        Un-optimized =  0.06% (260     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.90% (72933  / 73008   vias)
        Weight 2     = 99.70% (72789   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.06% (41      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.57% (37586  / 37749   vias)
        Weight 2     = 99.55% (37580   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.06% (24      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.87% (15469  / 15489   vias)
        Weight 2     = 99.51% (15413   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.13% (20      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8493    vias)
    Layer VIA7       =  1.41% (25     / 1770    vias)
        Weight 1     =  1.41% (25      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.59% (1745    vias)
    Layer VIA8       =  0.00% (0      / 170     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (170     vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[RedundantVia] Stage (MB): Used   90  Alloctr   91  Proc    0 
[RedundantVia] Total (MB): Used  446  Alloctr  455  Proc 8734 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:06 
[Dr init] Elapsed cpu  time: sys=0:00:01 usr=0:00:23 total=0:00:24
[Dr init] Stage (MB): Used   91  Alloctr   91  Proc    0 
[Dr init] Total (MB): Used  446  Alloctr  455  Proc 8734 
Total number of nets = 103470, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net reset. The pin reset on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[2]. The pin pwr_ctrl[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[1]. The pin pwr_ctrl[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[0]. The pin pwr_ctrl[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net shutdown. The pin shutdown on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net isolate. The pin isolate on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[7]. The pin cmd[7] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[6]. The pin cmd[6] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[5]. The pin cmd[5] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[4]. The pin cmd[4] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[3]. The pin cmd[3] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[2]. The pin cmd[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[1]. The pin cmd[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[0]. The pin cmd[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[255]. The pin op1[255] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[254]. The pin op1[254] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[253]. The pin op1[253] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[252]. The pin op1[252] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[251]. The pin op1[251] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[250]. The pin op1[250] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[249]. The pin op1[249] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[248]. The pin op1[248] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[247]. The pin op1[247] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[246]. The pin op1[246] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[245]. The pin op1[245] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[244]. The pin op1[244] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[243]. The pin op1[243] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[242]. The pin op1[242] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[241]. The pin op1[241] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[240]. The pin op1[240] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[239]. The pin op1[239] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[238]. The pin op1[238] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[237]. The pin op1[237] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[236]. The pin op1[236] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[235]. The pin op1[235] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[234]. The pin op1[234] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[233]. The pin op1[233] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[232]. The pin op1[232] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[231]. The pin op1[231] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[230]. The pin op1[230] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[229]. The pin op1[229] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[228]. The pin op1[228] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[227]. The pin op1[227] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[226]. The pin op1[226] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[225]. The pin op1[225] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[224]. The pin op1[224] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[223]. The pin op1[223] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[222]. The pin op1[222] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[221]. The pin op1[221] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[220]. The pin op1[220] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[219]. The pin op1[219] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[218]. The pin op1[218] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[217]. The pin op1[217] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[216]. The pin op1[216] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[215]. The pin op1[215] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[214]. The pin op1[214] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[213]. The pin op1[213] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[212]. The pin op1[212] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[211]. The pin op1[211] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[210]. The pin op1[210] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[209]. The pin op1[209] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[208]. The pin op1[208] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[207]. The pin op1[207] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[206]. The pin op1[206] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[205]. The pin op1[205] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[204]. The pin op1[204] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[203]. The pin op1[203] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[202]. The pin op1[202] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[201]. The pin op1[201] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[200]. The pin op1[200] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[199]. The pin op1[199] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[198]. The pin op1[198] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[197]. The pin op1[197] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[196]. The pin op1[196] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[195]. The pin op1[195] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[194]. The pin op1[194] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[193]. The pin op1[193] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[192]. The pin op1[192] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[191]. The pin op1[191] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[190]. The pin op1[190] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[189]. The pin op1[189] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[188]. The pin op1[188] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[187]. The pin op1[187] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[186]. The pin op1[186] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[185]. The pin op1[185] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[184]. The pin op1[184] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[183]. The pin op1[183] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[182]. The pin op1[182] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[181]. The pin op1[181] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[180]. The pin op1[180] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[179]. The pin op1[179] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[178]. The pin op1[178] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[177]. The pin op1[177] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[176]. The pin op1[176] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[175]. The pin op1[175] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[174]. The pin op1[174] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[173]. The pin op1[173] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[172]. The pin op1[172] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[171]. The pin op1[171] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[170]. The pin op1[170] on cell bslice does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1072 nets as they don't have enough gate area info.
Start DR iteration 1: non-uniform partition
Routed	1/18 Partitions, Violations =	114
Routed	2/18 Partitions, Violations =	114
Routed	3/18 Partitions, Violations =	93
Routed	4/18 Partitions, Violations =	92
Routed	5/18 Partitions, Violations =	92
Routed	6/18 Partitions, Violations =	80
Routed	7/18 Partitions, Violations =	80
Routed	8/18 Partitions, Violations =	71
Routed	9/18 Partitions, Violations =	64
Routed	10/18 Partitions, Violations =	58
Routed	11/18 Partitions, Violations =	53
Routed	12/18 Partitions, Violations =	46
Routed	13/18 Partitions, Violations =	46
Routed	14/18 Partitions, Violations =	31
Routed	15/18 Partitions, Violations =	14
Routed	16/18 Partitions, Violations =	14
Routed	17/18 Partitions, Violations =	14
Routed	18/18 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	@@@@ Total number of instance ports with antenna violations =	0

	Secondary pg pin maximum connections : 5

[Iter 1] Elapsed real time: 0:00:07 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:00:26 total=0:00:28
[Iter 1] Stage (MB): Used  147  Alloctr  147  Proc    0 
[Iter 1] Total (MB): Used  501  Alloctr  511  Proc 8734 

End DR iteration 1 with 18 parts

[DR] Elapsed real time: 0:00:07 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:26 total=0:00:28
[DR] Stage (MB): Used   67  Alloctr   67  Proc    0 
[DR] Total (MB): Used  422  Alloctr  431  Proc 8734 

Nets that have been changed:
Net 1 = op1[214]
Net 2 = op1[39]
Net 3 = op1[36]
Net 4 = op1[35]
Net 5 = op1[34]
Net 6 = op1[26]
Net 7 = op1[23]
Net 8 = op2[252]
Net 9 = op2[222]
Net 10 = op2[220]
Net 11 = op2[158]
Net 12 = op2[112]
Net 13 = op2[95]
Net 14 = op2[69]
Net 15 = op2[11]
Net 16 = op2[10]
Net 17 = op2[9]
Net 18 = op2[8]
Net 19 = op2[7]
Net 20 = op2[6]
Net 21 = result[463]
Net 22 = result[458]
Net 23 = result[455]
Net 24 = result[454]
Net 25 = result[453]
Net 26 = result[452]
Net 27 = result[451]
Net 28 = result[450]
Net 29 = result[387]
Net 30 = result[383]
Net 31 = result[367]
Net 32 = result[366]
Net 33 = result[357]
Net 34 = result[356]
Net 35 = result[355]
Net 36 = result[354]
Net 37 = result[353]
Net 38 = result[352]
Net 39 = result[351]
Net 40 = result[340]
Net 41 = result[339]
Net 42 = result[337]
Net 43 = result[334]
Net 44 = result[322]
Net 45 = result[309]
Net 46 = result[302]
Net 47 = result[296]
Net 48 = result[263]
Net 49 = result[261]
Net 50 = result[256]
Net 51 = result[246]
Net 52 = result[242]
Net 53 = result[237]
Net 54 = result[236]
Net 55 = result[235]
Net 56 = result[234]
Net 57 = result[221]
Net 58 = result[200]
Net 59 = result[199]
Net 60 = result[198]
Net 61 = result[178]
Net 62 = result[177]
Net 63 = result[175]
Net 64 = result[174]
Net 65 = result[173]
Net 66 = result[165]
Net 67 = result[164]
Net 68 = result[135]
Net 69 = result[134]
Net 70 = result[133]
Net 71 = result[131]
Net 72 = result[130]
Net 73 = HFSNET_1156
Net 74 = iso54
Net 75 = iso57
Net 76 = iso58
Net 77 = iso59
Net 78 = iso64
Net 79 = iso66
Net 80 = iso163
Net 81 = iso167
Net 82 = iso178
Net 83 = iso181
Net 84 = iso183
Net 85 = iso223
Net 86 = iso226
Net 87 = iso250
Net 88 = iso252
Net 89 = iso260
Net 90 = iso344
Net 91 = iso356
Net 92 = HFSNET_1157
Net 93 = HFSNET_1158
Net 94 = HFSNET_1165
Net 95 = HFSNET_1167
Net 96 = HFSNET_1169
Net 97 = HFSNET_1170
Net 98 = HFSNET_1171
Net 99 = bslice_post/ZCTSNET_0
Net 100 = bslice_post/ZCTSNET_3
.... and 52 other nets
Total number of changed nets = 152 (out of 103470)

[DR: Done] Elapsed real time: 0:00:07 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:26 total=0:00:28
[DR: Done] Stage (MB): Used   11  Alloctr   11  Proc    0 
[DR: Done] Total (MB): Used  366  Alloctr  375  Proc 8734 
[PGCLK TPLG ECO: DR] Elapsed real time: 0:00:10 
[PGCLK TPLG ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:32 total=0:00:34
[PGCLK TPLG ECO: DR] Stage (MB): Used   11  Alloctr   11  Proc    0 
[PGCLK TPLG ECO: DR] Total (MB): Used  366  Alloctr  375  Proc 8734 

PGCLK TPLG ECO Route finished with 1 open nets, of which 0 are frozen

PGCLK TPLG ECO Route finished with 159 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	159
	Secondary pg pin maximum connections : 159



Total Wire Length =                    3649967 micron
Total Number of Contacts =             915315
Total Number of Wires =                999321
Total Number of PtConns =              55283
Total Number of Routed Wires =       999321
Total Routed Wire Length =           3647199 micron
Total Number of Routed Contacts =       915315
	Layer                 M1 :      87209 micron
	Layer                 M2 :     933615 micron
	Layer                 M3 :    1203530 micron
	Layer                 M4 :     284811 micron
	Layer                 M5 :     674377 micron
	Layer                 M6 :     155022 micron
	Layer                 M7 :     289187 micron
	Layer                 M8 :      22216 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        162
	Via                VIA89 :          6
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1737
	Via           VIA78BAR_C :          8
	Via        VIA78SQ_C_2x1 :         25
	Via       VIA67SQ_C(rot) :       8493
	Via            VIA56SQ_C :         20
	Via           VIA56BAR_C :      15344
	Via      VIA56BAR_C(rot) :         38
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :         24
	Via           VIA45BAR_C :         34
	Via      VIA45BAR_C(rot) :      37546
	Via            VIA45LG_C :        137
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          6
	Via            VIA34SQ_C :         41
	Via           VIA34BAR_C :      72324
	Via      VIA34BAR_C(rot) :        465
	Via            VIA34LG_C :         34
	Via        VIA34SQ_C_2x1 :         10
	Via   VIA34SQ_C(rot)_1x2 :         92
	Via        VIA34SQ_C_1x2 :         42
	Via       VIA23SQ_C(rot) :        261
	Via           VIA23BAR_C :      10458
	Via      VIA23BAR_C(rot) :     387005
	Via       VIA23LG_C(rot) :         17
	Via   VIA23SQ_C(rot)_1x2 :       8093
	Via   VIA23SQ_C(rot)_2x1 :         14
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       1852
	Via       VIA12SQ_C(rot) :        140
	Via           VIA12BAR_C :     348947
	Via      VIA12BAR_C(rot) :      20582
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         22
	Via        VIA12BAR(rot) :         62
	Via        VIA12SQ_C_2x1 :       1087
	Via   VIA12SQ_C(rot)_1x2 :         79
	Via   VIA12SQ_C(rot)_2x1 :          6
	Via        VIA12SQ_C_1x2 :          6
	Via          VIA12SQ_2x1 :          1
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.59% (902377 / 915315 vias)
 
    Layer VIA1       = 99.47% (370793 / 372787  vias)
        Weight 2     = 99.15% (369613  vias)
        Weight 1     =  0.32% (1180    vias)
        Un-optimized =  0.53% (1992    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405571 / 405849  vias)
        Weight 2     = 97.93% (397463  vias)
        Weight 1     =  2.00% (8108    vias)
        Un-optimized =  0.06% (261     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.90% (72933  / 73008   vias)
        Weight 2     = 99.70% (72789   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.06% (41      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.57% (37586  / 37749   vias)
        Weight 2     = 99.55% (37580   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.06% (24      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.87% (15469  / 15489   vias)
        Weight 2     = 99.51% (15413   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.13% (20      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8493    vias)
    Layer VIA7       =  1.41% (25     / 1770    vias)
        Weight 1     =  1.41% (25      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.59% (1745    vias)
    Layer VIA8       =  0.00% (0      / 170     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (170     vias)
 
  Total double via conversion rate    =  1.04% (9519 / 915315 vias)
 
    Layer VIA1       =  0.32% (1180   / 372787  vias)
    Layer VIA2       =  2.00% (8108   / 405849  vias)
    Layer VIA3       =  0.20% (144    / 73008   vias)
    Layer VIA4       =  0.02% (6      / 37749   vias)
    Layer VIA5       =  0.36% (56     / 15489   vias)
    Layer VIA6       =  0.00% (0      / 8493    vias)
    Layer VIA7       =  1.41% (25     / 1770    vias)
    Layer VIA8       =  0.00% (0      / 170     vias)
 
  The optimized via conversion rate based on total routed via count = 98.59% (902377 / 915315 vias)
 
    Layer VIA1       = 99.47% (370793 / 372787  vias)
        Weight 2     = 99.15% (369613  vias)
        Weight 1     =  0.32% (1180    vias)
        Un-optimized =  0.53% (1992    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405571 / 405849  vias)
        Weight 2     = 97.93% (397463  vias)
        Weight 1     =  2.00% (8108    vias)
        Un-optimized =  0.06% (261     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.90% (72933  / 73008   vias)
        Weight 2     = 99.70% (72789   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.06% (41      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.57% (37586  / 37749   vias)
        Weight 2     = 99.55% (37580   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.06% (24      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.87% (15469  / 15489   vias)
        Weight 2     = 99.51% (15413   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.13% (20      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8493    vias)
    Layer VIA7       =  1.41% (25     / 1770    vias)
        Weight 1     =  1.41% (25      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.59% (1745    vias)
    Layer VIA8       =  0.00% (0      / 170     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (170     vias)
 

Total number of nets = 103470
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 159
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    3649967 micron
Total Number of Contacts =             915315
Total Number of Wires =                999321
Total Number of PtConns =              55283
Total Number of Routed Wires =       999321
Total Routed Wire Length =           3647199 micron
Total Number of Routed Contacts =       915315
	Layer                 M1 :      87209 micron
	Layer                 M2 :     933615 micron
	Layer                 M3 :    1203530 micron
	Layer                 M4 :     284811 micron
	Layer                 M5 :     674377 micron
	Layer                 M6 :     155022 micron
	Layer                 M7 :     289187 micron
	Layer                 M8 :      22216 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        162
	Via                VIA89 :          6
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1737
	Via           VIA78BAR_C :          8
	Via        VIA78SQ_C_2x1 :         25
	Via       VIA67SQ_C(rot) :       8493
	Via            VIA56SQ_C :         20
	Via           VIA56BAR_C :      15344
	Via      VIA56BAR_C(rot) :         38
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :         24
	Via           VIA45BAR_C :         34
	Via      VIA45BAR_C(rot) :      37546
	Via            VIA45LG_C :        137
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          6
	Via            VIA34SQ_C :         41
	Via           VIA34BAR_C :      72324
	Via      VIA34BAR_C(rot) :        465
	Via            VIA34LG_C :         34
	Via        VIA34SQ_C_2x1 :         10
	Via   VIA34SQ_C(rot)_1x2 :         92
	Via        VIA34SQ_C_1x2 :         42
	Via       VIA23SQ_C(rot) :        261
	Via           VIA23BAR_C :      10458
	Via      VIA23BAR_C(rot) :     387005
	Via       VIA23LG_C(rot) :         17
	Via   VIA23SQ_C(rot)_1x2 :       8093
	Via   VIA23SQ_C(rot)_2x1 :         14
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       1852
	Via       VIA12SQ_C(rot) :        140
	Via           VIA12BAR_C :     348947
	Via      VIA12BAR_C(rot) :      20582
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         22
	Via        VIA12BAR(rot) :         62
	Via        VIA12SQ_C_2x1 :       1087
	Via   VIA12SQ_C(rot)_1x2 :         79
	Via   VIA12SQ_C(rot)_2x1 :          6
	Via        VIA12SQ_C_1x2 :          6
	Via          VIA12SQ_2x1 :          1
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.59% (902377 / 915315 vias)
 
    Layer VIA1       = 99.47% (370793 / 372787  vias)
        Weight 2     = 99.15% (369613  vias)
        Weight 1     =  0.32% (1180    vias)
        Un-optimized =  0.53% (1992    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405571 / 405849  vias)
        Weight 2     = 97.93% (397463  vias)
        Weight 1     =  2.00% (8108    vias)
        Un-optimized =  0.06% (261     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.90% (72933  / 73008   vias)
        Weight 2     = 99.70% (72789   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.06% (41      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.57% (37586  / 37749   vias)
        Weight 2     = 99.55% (37580   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.06% (24      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.87% (15469  / 15489   vias)
        Weight 2     = 99.51% (15413   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.13% (20      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8493    vias)
    Layer VIA7       =  1.41% (25     / 1770    vias)
        Weight 1     =  1.41% (25      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.59% (1745    vias)
    Layer VIA8       =  0.00% (0      / 170     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (170     vias)
 
  Total double via conversion rate    =  1.04% (9519 / 915315 vias)
 
    Layer VIA1       =  0.32% (1180   / 372787  vias)
    Layer VIA2       =  2.00% (8108   / 405849  vias)
    Layer VIA3       =  0.20% (144    / 73008   vias)
    Layer VIA4       =  0.02% (6      / 37749   vias)
    Layer VIA5       =  0.36% (56     / 15489   vias)
    Layer VIA6       =  0.00% (0      / 8493    vias)
    Layer VIA7       =  1.41% (25     / 1770    vias)
    Layer VIA8       =  0.00% (0      / 170     vias)
 
  The optimized via conversion rate based on total routed via count = 98.59% (902377 / 915315 vias)
 
    Layer VIA1       = 99.47% (370793 / 372787  vias)
        Weight 2     = 99.15% (369613  vias)
        Weight 1     =  0.32% (1180    vias)
        Un-optimized =  0.53% (1992    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405571 / 405849  vias)
        Weight 2     = 97.93% (397463  vias)
        Weight 1     =  2.00% (8108    vias)
        Un-optimized =  0.06% (261     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.90% (72933  / 73008   vias)
        Weight 2     = 99.70% (72789   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.06% (41      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.57% (37586  / 37749   vias)
        Weight 2     = 99.55% (37580   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.06% (24      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.87% (15469  / 15489   vias)
        Weight 2     = 99.51% (15413   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.13% (20      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8493    vias)
    Layer VIA7       =  1.41% (25     / 1770    vias)
        Weight 1     =  1.41% (25      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.59% (1745    vias)
    Layer VIA8       =  0.00% (0      / 170     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (170     vias)
 
[PGCLK TPLG ECO: End] Elapsed real time: 0:00:10 
[PGCLK TPLG ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:33 total=0:00:35
[PGCLK TPLG ECO: End] Stage (MB): Used   11  Alloctr   11  Proc    0 
[PGCLK TPLG ECO: End] Total (MB): Used  366  Alloctr  375  Proc 8734 
Topology ECO iteration 2 ended with 159 qualifying violations.
PG/CLK Topology ECO: Found 159 DRCs across 1 nets that will be rerouted.
Total number of nets = 103470, of which 0 are not extracted
Total number of open nets = 2, of which 0 are frozen
[PGCLK TPLG ECO: Init] Elapsed real time: 0:00:00 
[PGCLK TPLG ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[PGCLK TPLG ECO: Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[PGCLK TPLG ECO: Init] Total (MB): Used  366  Alloctr  374  Proc 8734 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  370  Alloctr  378  Proc 8734 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.global.*'
global.coarse_grid_refinement                           :	 true                
global.connect_pins_outside_routing_corridor            :	 true                
global.crosstalk_driven                                 :	 false               
global.custom_track_modeling_enhancement                :	 false               
global.deterministic                                    :	 on                  
global.double_pattern_utilization_by_layer_name         :	                     
global.eco_honor_target_dly                             :	 false               
global.effort_level                                     :	 medium              
global.enable_gr_graph_lock                             :	 false               
global.enforce_macro_track_utilization                  :	 false               
global.exclude_blocked_gcells_from_congestion_report    :	 false               
global.export_soft_congestion_maps                      :	 false               
global.extra_blocked_layer_utilization_reduction        :	 0                   
global.force_full_effort                                :	 false               
global.force_rerun_after_global_route_opt               :	 false               
global.insert_gr_via_ladders                            :	 false               
global.interactive_multithread_mode                     :	 true                
global.macro_area_iterations                            :	 0                   
global.macro_boundary_track_utilization                 :	 100                 
global.macro_boundary_width                             :	 5                   
global.macro_corner_track_utilization                   :	 100                 
global.report_congestion_enable_cell_snapping           :	 false               
global.span_pg_blk_nbr                                  :	 true                
global.timing_driven                                    :	 false               
global.timing_driven_effort_level                       :	 high                
global.via_cut_modeling                                 :	 false               
global.voltage_area_corner_track_utilization            :	 100                 

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1744.29,628.76)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build Tech Data] Total (MB): Used  384  Alloctr  392  Proc 8734 
Net statistics:
Total number of nets     = 103470
Number of nets to route  = 1
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 902
Number of nets with min-layer-mode soft-cost-low = 818
Number of nets with min-layer-mode soft-cost-medium = 84
Number of nets with max-layer-mode hard = 84
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
103467 nets are fully connected,
 of which 103467 are detail routed and 0 are global routed.
59 nets have non-default rule cts_w1_s2
	 59 non-user-specified nets, 59 non-user-specified clock nets, 0 user-specified nets
25 nets have non-default rule cts_w2_s2_vlg
	 25 non-user-specified nets, 25 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   47  Alloctr   47  Proc    0 
[End of Build All Nets] Total (MB): Used  432  Alloctr  440  Proc 8734 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Average gCell capacity  4.83	 on layer (1)	 M1
Average gCell capacity  8.57	 on layer (2)	 M2
Average gCell capacity  4.24	 on layer (3)	 M3
Average gCell capacity  4.33	 on layer (4)	 M4
Average gCell capacity  2.12	 on layer (5)	 M5
Average gCell capacity  2.56	 on layer (6)	 M6
Average gCell capacity  1.21	 on layer (7)	 M7
Average gCell capacity  1.24	 on layer (8)	 M8
Average gCell capacity  0.57	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.00	 on layer (2)	 M2
Average number of tracks per gCell 5.51	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.76	 on layer (5)	 M5
Average number of tracks per gCell 2.75	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 3921680
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used   62  Alloctr   63  Proc    0 
[End of Build Congestion map] Total (MB): Used  494  Alloctr  503  Proc 8734 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Net Count 1, Total HPWL 2373 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        1	Total HPWL         2373 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used  124  Alloctr  125  Proc    0 
[End of Build Data] Total (MB): Used  498  Alloctr  508  Proc 8734 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  179  Alloctr  181  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  674  Alloctr  684  Proc 8734 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Warning: Routed net VDD_LOW through blockages. (ZRT-104)
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Initial Routing] Total (MB): Used  681  Alloctr  690  Proc 8734 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  = 21755 Max = 22 GRCs = 20137 (2.57%)
Initial. H routing: Dmd-Cap  = 20220 Max =  4 (GRCs =  4) GRCs = 19820 (5.05%)
Initial. V routing: Dmd-Cap  =  1535 Max = 22 (GRCs =  1) GRCs =   317 (0.08%)
Initial. Both Dirs: Overflow = 23253 Max = 15 GRCs = 36840 (4.70%)
Initial. H routing: Overflow = 17247 Max =  3 (GRCs = 80) GRCs = 34928 (8.91%)
Initial. V routing: Overflow =  6006 Max = 15 (GRCs =  2) GRCs =  1912 (0.49%)
Initial. M1         Overflow =     5 Max =  1 (GRCs =  8) GRCs =     8 (0.00%)
Initial. M2         Overflow =  3978 Max = 15 (GRCs =  2) GRCs =   906 (0.23%)
Initial. M3         Overflow = 13037 Max =  3 (GRCs = 79) GRCs = 13960 (3.56%)
Initial. M4         Overflow =  1922 Max =  9 (GRCs =  4) GRCs =   850 (0.22%)
Initial. M5         Overflow =  1933 Max =  3 (GRCs =  1) GRCs =  2109 (0.54%)
Initial. M6         Overflow =    98 Max =  4 (GRCs =  1) GRCs =   133 (0.03%)
Initial. M7         Overflow =  2270 Max =  2 (GRCs = 17) GRCs = 18851 (4.81%)
Initial. M8         Overflow =     7 Max =  2 (GRCs =  1) GRCs =    23 (0.01%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =  2215 Max =  3 GRCs = 18959 (16.85%)
Initial. H routing: Overflow =  2180 Max =  2 (GRCs = 31) GRCs = 18842 (33.50%)
Initial. V routing: Overflow =    34 Max =  3 (GRCs =  1) GRCs =   117 (0.21%)
Initial. M1         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M2         Overflow =     4 Max =  2 (GRCs =  2) GRCs =     7 (0.01%)
Initial. M3         Overflow =    28 Max =  2 (GRCs = 18) GRCs =   106 (0.19%)
Initial. M4         Overflow =    11 Max =  3 (GRCs =  1) GRCs =    29 (0.05%)
Initial. M5         Overflow =     2 Max =  2 (GRCs =  1) GRCs =    14 (0.02%)
Initial. M6         Overflow =    17 Max =  2 (GRCs =  3) GRCs =    64 (0.11%)
Initial. M7         Overflow =  2149 Max =  2 (GRCs = 12) GRCs = 18720 (33.28%)
Initial. M8         Overflow =     1 Max =  1 (GRCs = 17) GRCs =    17 (0.03%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 601.45
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 127.83
Initial. Layer M3 wire length = 41.12
Initial. Layer M4 wire length = 46.19
Initial. Layer M5 wire length = 138.78
Initial. Layer M6 wire length = 167.66
Initial. Layer M7 wire length = 51.20
Initial. Layer M8 wire length = 28.67
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 633
Initial. Via VIA12SQ_C count = 153
Initial. Via VIA23SQ_C count = 72
Initial. Via VIA34SQ_C count = 70
Initial. Via VIA45SQ_C count = 70
Initial. Via VIA56SQ_C count = 70
Initial. Via VIA67SQ_C count = 70
Initial. Via VIA78SQ_C count = 70
Initial. Via VIA89_C count = 58
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Jan  5 14:03:54 2024
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  681  Alloctr  690  Proc 8734 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  = 21755 Max = 22 GRCs = 20137 (2.57%)
phase1. H routing: Dmd-Cap  = 20220 Max =  4 (GRCs =  4) GRCs = 19820 (5.05%)
phase1. V routing: Dmd-Cap  =  1535 Max = 22 (GRCs =  1) GRCs =   317 (0.08%)
phase1. Both Dirs: Overflow = 23253 Max = 15 GRCs = 36840 (4.70%)
phase1. H routing: Overflow = 17247 Max =  3 (GRCs = 80) GRCs = 34928 (8.91%)
phase1. V routing: Overflow =  6006 Max = 15 (GRCs =  2) GRCs =  1912 (0.49%)
phase1. M1         Overflow =     5 Max =  1 (GRCs =  8) GRCs =     8 (0.00%)
phase1. M2         Overflow =  3978 Max = 15 (GRCs =  2) GRCs =   906 (0.23%)
phase1. M3         Overflow = 13037 Max =  3 (GRCs = 79) GRCs = 13960 (3.56%)
phase1. M4         Overflow =  1922 Max =  9 (GRCs =  4) GRCs =   850 (0.22%)
phase1. M5         Overflow =  1933 Max =  3 (GRCs =  1) GRCs =  2109 (0.54%)
phase1. M6         Overflow =    98 Max =  4 (GRCs =  1) GRCs =   133 (0.03%)
phase1. M7         Overflow =  2270 Max =  2 (GRCs = 17) GRCs = 18851 (4.81%)
phase1. M8         Overflow =     7 Max =  2 (GRCs =  1) GRCs =    23 (0.01%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =  2215 Max =  3 GRCs = 18959 (16.85%)
phase1. H routing: Overflow =  2180 Max =  2 (GRCs = 31) GRCs = 18842 (33.50%)
phase1. V routing: Overflow =    34 Max =  3 (GRCs =  1) GRCs =   117 (0.21%)
phase1. M1         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M2         Overflow =     4 Max =  2 (GRCs =  2) GRCs =     7 (0.01%)
phase1. M3         Overflow =    28 Max =  2 (GRCs = 18) GRCs =   106 (0.19%)
phase1. M4         Overflow =    11 Max =  3 (GRCs =  1) GRCs =    29 (0.05%)
phase1. M5         Overflow =     2 Max =  2 (GRCs =  1) GRCs =    14 (0.02%)
phase1. M6         Overflow =    17 Max =  2 (GRCs =  3) GRCs =    64 (0.11%)
phase1. M7         Overflow =  2149 Max =  2 (GRCs = 12) GRCs = 18720 (33.28%)
phase1. M8         Overflow =     1 Max =  1 (GRCs = 17) GRCs =    17 (0.03%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 601.45
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 127.83
phase1. Layer M3 wire length = 41.12
phase1. Layer M4 wire length = 46.19
phase1. Layer M5 wire length = 138.78
phase1. Layer M6 wire length = 167.66
phase1. Layer M7 wire length = 51.20
phase1. Layer M8 wire length = 28.67
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 633
phase1. Via VIA12SQ_C count = 153
phase1. Via VIA23SQ_C count = 72
phase1. Via VIA34SQ_C count = 70
phase1. Via VIA45SQ_C count = 70
phase1. Via VIA56SQ_C count = 70
phase1. Via VIA67SQ_C count = 70
phase1. Via VIA78SQ_C count = 70
phase1. Via VIA89_C count = 58
phase1. Via VIA9RDL count = 0
phase1. completed.
Number of multi gcell level routed nets = 0
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used  307  Alloctr  308  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  681  Alloctr  690  Proc 8734 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[GR: Done] Stage (MB): Used  231  Alloctr  231  Proc    0 
[GR: Done] Total (MB): Used  601  Alloctr  610  Proc 8734 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  402  Alloctr  411  Proc 8734 
[PGCLK TPLG SPCL ECO: GR] Elapsed real time: 0:00:02 
[PGCLK TPLG SPCL ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[PGCLK TPLG SPCL ECO: GR] Stage (MB): Used   36  Alloctr   36  Proc    0 
[PGCLK TPLG SPCL ECO: GR] Total (MB): Used  402  Alloctr  411  Proc 8734 

Start track assignment

Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.track.*'
track.allow_wire_outside_gcell                          :	 false               
track.crosstalk_driven                                  :	 false               
track.timing_driven                                     :	 false               

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   11  Alloctr   10  Proc    0 
[Track Assign: Read routes] Total (MB): Used  377  Alloctr  385  Proc 8734 

Start initial assignment
Routed partition 1/3        
Routed partition 2/3        
Routed partition 3/3        

Number of wires with overlap after iteration 0 = 376 of 861


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used   11  Alloctr   10  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  377  Alloctr  385  Proc 8734 

Reroute to fix overlaps (iter = 1)
Routed partition 1/3        
Routed partition 2/3        
Routed partition 3/3        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used   11  Alloctr   10  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  377  Alloctr  385  Proc 8734 

Number of wires with overlap after iteration 1 = 212 of 607


Wire length and via report:
---------------------------
Number of M1 wires: 137 		  : 0
Number of M2 wires: 116 		 VIA12SQ_C: 202
Number of M3 wires: 71 		 VIA23SQ_C: 83
Number of M4 wires: 62 		 VIA34SQ_C: 81
Number of M5 wires: 58 		 VIA45SQ_C: 76
Number of M6 wires: 59 		 VIA56SQ_C: 90
Number of M7 wires: 39 		 VIA67SQ_C: 74
Number of M8 wires: 65 		 VIA78SQ_C: 76
Number of M9 wires: 0 		 VIA89_C: 58
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 607 		 vias: 740

Total M1 wire length: 55.9
Total M2 wire length: 135.0
Total M3 wire length: 59.6
Total M4 wire length: 80.1
Total M5 wire length: 153.5
Total M6 wire length: 166.6
Total M7 wire length: 59.1
Total M8 wire length: 50.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 759.8

Longest M1 wire length: 1.7
Longest M2 wire length: 7.9
Longest M3 wire length: 9.4
Longest M4 wire length: 7.9
Longest M5 wire length: 13.4
Longest M6 wire length: 9.7
Longest M7 wire length: 14.0
Longest M8 wire length: 5.5
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 241 
net(clk) has floating ports (dbId = 1 idx_ = 1 numNodes = 2 numEdges = 0 numCmps = 2)
Total number of nets = 103470, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  365  Alloctr  374  Proc 8734 
[PGCLK TPLG ECO: CDR] Elapsed real time: 0:00:03 
[PGCLK TPLG ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[PGCLK TPLG ECO: CDR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[PGCLK TPLG ECO: CDR] Total (MB): Used  365  Alloctr  374  Proc 8734 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.detail.*'
detail.allow_default_rule_nets_via_ladder_lower_layer_connection:	 false               
detail.allow_ndr_nets_via_ladder_lower_layer_connection :	 false               
detail.antenna                                          :	 true                
detail.antenna_fixing_preference                        :	 hop_layers          
detail.antenna_on_iteration                             :	 1                   
detail.antenna_verbose_level                            :	 1                   
detail.check_antenna_for_open_nets                      :	 false               
detail.check_antenna_on_diode_pins                      :	 false               
detail.check_antenna_on_pg                              :	 false               
detail.check_patchable_drc_from_fixed_shapes            :	 false               
detail.check_pin_min_area_min_length                    :	 true                
detail.check_port_min_area_min_length                   :	 true                
detail.continue_after_large_design_rule_value_error     :	 false               
detail.debug_check_cellmap_query_for_diodes             :	 false               
detail.debug_determinism_level                          :	 0                   
detail.default_diode_protection                         :	 0                   
detail.default_gate_size                                :	 -1                  
detail.default_nwell_size                               :	 -1                  
detail.default_port_external_antenna_area               :	 0                   
detail.default_port_external_gate_size                  :	 -1                  
detail.default_port_external_nwell_size                 :	 -1                  
detail.delete_redundant_diodes_during_routing           :	 false               
detail.detail_route_special_design_rule_fixing_stage    :	 late_routing        
detail.diagonal_min_width                               :	 true                
detail.diode_insertion_mode                             :	 new_and_spare       
detail.diode_libcell_names                              :	                     
detail.diode_preference                                 :	 none                
detail.drc_convergence_effort_level                     :	 medium              
detail.eco_max_number_of_iterations                     :	 -1                  
detail.eco_route_special_design_rule_fixing_stage       :	 late_routing        
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.elapsed_time_limit                               :	 -1                  
detail.enable_fixing_selective_design_rule_violations_on_fixed_shapes:	 false               
detail.enable_ndr_tapering_on_voltage_rule              :	 true                
detail.enable_separate_pgate_ngate_antenna_ratio_check  :	 false               
detail.force_max_number_iterations                      :	 false               
detail.generate_extra_off_grid_pin_tracks               :	 false               
detail.generate_off_grid_feed_through_tracks            :	 low                 
detail.group_route_special_design_rule_fixing_stage     :	 late_routing        
detail.hop_layers_to_fix_antenna                        :	 true                
detail.ignore_drc                                       :	 {same_net_metal_space false} {same_net_enclosed_cut_space false} {all_same_net_drc_for_frozen_net false}
detail.incremental_detail_route_special_design_rule_fixing_stage:	 late_routing        
detail.insert_diodes_during_routing                     :	 false               
detail.insert_redundant_vias_layer_order_low_to_high    :	 false               
detail.macro_pin_antenna_mode                           :	 normal              
detail.max_antenna_pin_count                            :	 -1                  
detail.merge_gates_for_antenna                          :	 true                
detail.ndr_layer_based_taper_distance_threshold         :	 -1                  
detail.optimize_partition_size_for_drc                  :	 false               
detail.optimize_tie_off_effort_level                    :	 low                 
detail.optimize_wire_via_effort_level                   :	 low                 
detail.pin_taper_mode                                   :	 default_width       
detail.port_antenna_mode                                :	 float               
detail.post_process_special_design_rule_fixing_stage    :	 late_routing        
detail.repair_shorts_over_macros_effort_level           :	 off                 
detail.repair_shorts_over_macros_verbose                :	 false               
detail.report_antenna_for_must_join_port_root           :	 false               
detail.report_ignore_drc                                :	                     
detail.reuse_filler_locations_for_diodes                :	 true                
detail.save_after_iterations                            :	                     
detail.save_cell_prefix                                 :	 DR                  
detail.shift_diode_locations_for_port_protection        :	 false               
detail.skip_antenna_analysis_for_nets                   :	                     
detail.skip_antenna_fixing_for_nets                     :	                     
detail.timing_driven                                    :	 false               
detail.top_layer_antenna_fix_threshold                  :	 -1                  
detail.topology_eco_effort_level                        :	 medium              
detail.use_default_width_for_min_area_min_len_stub      :	 false               
detail.use_lower_hierarchy_for_port_diodes              :	 false               
detail.use_wide_wire_effort_level                       :	 off                 
detail.use_wide_wire_to_input_pin                       :	 false               
detail.use_wide_wire_to_macro_pin                       :	 false               
detail.use_wide_wire_to_output_pin                      :	 false               
detail.use_wide_wire_to_pad_pin                         :	 same_as_macro_pin   
detail.use_wide_wire_to_port                            :	 same_as_macro_pin   
detail.user_defined_partition                           :	                     
detail.var_spacing_to_same_net                          :	 false               
detail.via_ladder_upper_layer_via_connection_mode       :	 above               

Printing options for 'route.auto_via_ladder.*'
auto_via_ladder.allow_drcs                              :	 false               
auto_via_ladder.allow_patching                          :	 false               
auto_via_ladder.allow_samenet_intersection              :	 false               
auto_via_ladder.allow_via_array_as_single_cut           :	 false               
auto_via_ladder.apply_app_options_to_insert_via_ladders_command:	 false               
auto_via_ladder.auto_stagger                            :	 false               
auto_via_ladder.auto_stagger_for_em_via_ladder_max_number_stagger_tracks_per_level:	 15                  
auto_via_ladder.auto_stagger_max_number_stagger_tracks_per_level:	 9                   
auto_via_ladder.bias_top_layer_to_samenet_connection    :	 false               
auto_via_ladder.check_drcs_on_existing_via_ladders      :	 false               
auto_via_ladder.clean                                   :	 false               
auto_via_ladder.connect_within_metal                    :	 false               
auto_via_ladder.connect_within_metal_for_em_via_ladder  :	 same_as_global      
auto_via_ladder.connect_within_metal_for_via_ladder     :	 same_as_global      
auto_via_ladder.connect_within_pin_mode                 :	 {all off} {via_ladder off} {pattern_must_join off}
auto_via_ladder.default_width_ndr_promotable_on_nonreserved_tracks:	 true                
auto_via_ladder.enable_em_to_performance_via_ladder_update:	 false               
auto_via_ladder.generate_center_track_on_off_grid_pattern_must_join_pin_shapes:	 false               
auto_via_ladder.generate_track_width_by_layer_name      :	                     
auto_via_ladder.ignore_min_max_layer_constraints        :	 false               
auto_via_ladder.ignore_rippable_shapes                  :	 false               
auto_via_ladder.ignore_routing_shape_drcs               :	 false               
auto_via_ladder.ndr_mode                                :	 full                
auto_via_ladder.ndr_on_top_layer_only                   :	 false               
auto_via_ladder.pattern_must_join_max_number_stagger_tracks:	                     
auto_via_ladder.pattern_must_join_over_pin_layer        :	 1                   
auto_via_ladder.pin_access_aware                        :	 true                
auto_via_ladder.relax_line_end_via_enclosure_rule       :	 false               
auto_via_ladder.relax_pin_layer_metal_spacing_rules     :	 false               
auto_via_ladder.remove_routing_shapes_below_net_via_ladder_top_layer:	 false               
auto_via_ladder.report_all_via_ladders                  :	 true                
auto_via_ladder.shift_vias_on_transition_layers         :	 false               
auto_via_ladder.strictly_honor_cut_table                :	 false               
auto_via_ladder.top_layer_to_samenet_min_nonzero_distance:	 0                   
auto_via_ladder.update_during_route                     :	 false               
auto_via_ladder.update_on_route_group_nets_only         :	 false               
auto_via_ladder.update_pattern_must_join_during_route   :	 true                
auto_via_ladder.user_debug                              :	 false               
auto_via_ladder.verbose                                 :	 false               

Information: RC layer preference is turned on for this design. (ZRT-613)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net reset. The pin reset on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[2]. The pin pwr_ctrl[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[1]. The pin pwr_ctrl[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[0]. The pin pwr_ctrl[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net shutdown. The pin shutdown on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net isolate. The pin isolate on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[7]. The pin cmd[7] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[6]. The pin cmd[6] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[5]. The pin cmd[5] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[4]. The pin cmd[4] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[3]. The pin cmd[3] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[2]. The pin cmd[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[1]. The pin cmd[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[0]. The pin cmd[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[255]. The pin op1[255] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[254]. The pin op1[254] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[253]. The pin op1[253] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[252]. The pin op1[252] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[251]. The pin op1[251] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[250]. The pin op1[250] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[249]. The pin op1[249] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[248]. The pin op1[248] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[247]. The pin op1[247] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[246]. The pin op1[246] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[245]. The pin op1[245] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[244]. The pin op1[244] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[243]. The pin op1[243] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[242]. The pin op1[242] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[241]. The pin op1[241] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[240]. The pin op1[240] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[239]. The pin op1[239] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[238]. The pin op1[238] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[237]. The pin op1[237] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[236]. The pin op1[236] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[235]. The pin op1[235] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[234]. The pin op1[234] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[233]. The pin op1[233] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[232]. The pin op1[232] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[231]. The pin op1[231] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[230]. The pin op1[230] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[229]. The pin op1[229] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[228]. The pin op1[228] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[227]. The pin op1[227] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[226]. The pin op1[226] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[225]. The pin op1[225] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[224]. The pin op1[224] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[223]. The pin op1[223] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[222]. The pin op1[222] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[221]. The pin op1[221] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[220]. The pin op1[220] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[219]. The pin op1[219] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[218]. The pin op1[218] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[217]. The pin op1[217] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[216]. The pin op1[216] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[215]. The pin op1[215] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[214]. The pin op1[214] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[213]. The pin op1[213] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[212]. The pin op1[212] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[211]. The pin op1[211] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[210]. The pin op1[210] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[209]. The pin op1[209] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[208]. The pin op1[208] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[207]. The pin op1[207] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[206]. The pin op1[206] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[205]. The pin op1[205] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[204]. The pin op1[204] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[203]. The pin op1[203] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[202]. The pin op1[202] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[201]. The pin op1[201] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[200]. The pin op1[200] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[199]. The pin op1[199] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[198]. The pin op1[198] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[197]. The pin op1[197] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[196]. The pin op1[196] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[195]. The pin op1[195] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[194]. The pin op1[194] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[193]. The pin op1[193] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[192]. The pin op1[192] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[191]. The pin op1[191] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[190]. The pin op1[190] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[189]. The pin op1[189] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[188]. The pin op1[188] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[187]. The pin op1[187] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[186]. The pin op1[186] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[185]. The pin op1[185] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[184]. The pin op1[184] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[183]. The pin op1[183] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[182]. The pin op1[182] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[181]. The pin op1[181] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[180]. The pin op1[180] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[179]. The pin op1[179] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[178]. The pin op1[178] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[177]. The pin op1[177] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[176]. The pin op1[176] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[175]. The pin op1[175] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[174]. The pin op1[174] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[173]. The pin op1[173] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[172]. The pin op1[172] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[171]. The pin op1[171] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[170]. The pin op1[170] on cell bslice does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1072 nets as they don't have enough gate area info.

Begin ECO DRC check ...

Checked	2/270 Partitions, Violations =	159
Checked	10/270 Partitions, Violations =	159
Checked	20/270 Partitions, Violations =	159
Checked	30/270 Partitions, Violations =	159
Checked	40/270 Partitions, Violations =	159
Checked	50/270 Partitions, Violations =	159
Checked	60/270 Partitions, Violations =	159
Checked	70/270 Partitions, Violations =	159
Checked	80/270 Partitions, Violations =	159
Checked	90/270 Partitions, Violations =	159
Checked	100/270 Partitions, Violations =	159
Checked	111/270 Partitions, Violations =	159
Checked	120/270 Partitions, Violations =	159
Checked	130/270 Partitions, Violations =	159
Checked	140/270 Partitions, Violations =	159
Checked	150/270 Partitions, Violations =	159
Checked	160/270 Partitions, Violations =	159
Checked	170/270 Partitions, Violations =	159
Checked	180/270 Partitions, Violations =	159
Checked	190/270 Partitions, Violations =	159
Checked	200/270 Partitions, Violations =	159
Checked	210/270 Partitions, Violations =	159
Checked	220/270 Partitions, Violations =	159
Checked	230/270 Partitions, Violations =	159
Checked	240/270 Partitions, Violations =	159
Checked	250/270 Partitions, Violations =	228
Checked	260/270 Partitions, Violations =	411
Checked	270/270 Partitions, Violations =	575

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	575

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  446  Alloctr  455  Proc 8734 

Total Wire Length =                    3650361 micron
Total Number of Contacts =             915729
Total Number of Wires =                999470
Total Number of PtConns =              55254
Total Number of Routed Wires =       999470
Total Routed Wire Length =           3647596 micron
Total Number of Routed Contacts =       915729
	Layer                 M1 :      87258 micron
	Layer                 M2 :     933552 micron
	Layer                 M3 :    1203511 micron
	Layer                 M4 :     284844 micron
	Layer                 M5 :     674521 micron
	Layer                 M6 :     155176 micron
	Layer                 M7 :     289244 micron
	Layer                 M8 :      22256 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        204
	Via                VIA89 :          5
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1800
	Via           VIA78BAR_C :          8
	Via        VIA78SQ_C_2x1 :         25
	Via       VIA67SQ_C(rot) :       8559
	Via            VIA56SQ_C :        110
	Via           VIA56BAR_C :      15339
	Via      VIA56BAR_C(rot) :         38
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :        100
	Via           VIA45BAR_C :         34
	Via      VIA45BAR_C(rot) :      37541
	Via            VIA45LG_C :        137
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          6
	Via            VIA34SQ_C :        120
	Via           VIA34BAR_C :      72287
	Via      VIA34BAR_C(rot) :        465
	Via            VIA34LG_C :         34
	Via        VIA34SQ_C_2x1 :         10
	Via   VIA34SQ_C(rot)_1x2 :         92
	Via        VIA34SQ_C_1x2 :         42
	Via       VIA23SQ_C(rot) :        341
	Via           VIA23BAR_C :      10453
	Via      VIA23BAR_C(rot) :     386892
	Via       VIA23LG_C(rot) :         17
	Via   VIA23SQ_C(rot)_1x2 :       8092
	Via   VIA23SQ_C(rot)_2x1 :         14
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       2054
	Via       VIA12SQ_C(rot) :        140
	Via           VIA12BAR_C :     348844
	Via      VIA12BAR_C(rot) :      20569
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         22
	Via        VIA12BAR(rot) :         62
	Via        VIA12SQ_C_2x1 :       1086
	Via   VIA12SQ_C(rot)_1x2 :         79
	Via   VIA12SQ_C(rot)_2x1 :          6
	Via        VIA12SQ_C_1x2 :          6
	Via          VIA12SQ_2x1 :          1
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.51% (902094 / 915729 vias)
 
    Layer VIA1       = 99.41% (370676 / 372872  vias)
        Weight 2     = 99.09% (369497  vias)
        Weight 1     =  0.32% (1179    vias)
        Un-optimized =  0.59% (2194    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.91% (405452 / 405810  vias)
        Weight 2     = 97.91% (397345  vias)
        Weight 1     =  2.00% (8107    vias)
        Un-optimized =  0.08% (341     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.79% (72896  / 73050   vias)
        Weight 2     = 99.59% (72752   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.16% (120     vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.37% (37581  / 37820   vias)
        Weight 2     = 99.35% (37575   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.26% (100     vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.29% (15464  / 15574   vias)
        Weight 2     = 98.93% (15408   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.71% (110     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8559    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8559    vias)
    Layer VIA7       =  1.36% (25     / 1833    vias)
        Weight 1     =  1.36% (25      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.64% (1808    vias)
    Layer VIA8       =  0.00% (0      / 211     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (211     vias)
 
  Total double via conversion rate    =  1.04% (9517 / 915729 vias)
 
    Layer VIA1       =  0.32% (1179   / 372872  vias)
    Layer VIA2       =  2.00% (8107   / 405810  vias)
    Layer VIA3       =  0.20% (144    / 73050   vias)
    Layer VIA4       =  0.02% (6      / 37820   vias)
    Layer VIA5       =  0.36% (56     / 15574   vias)
    Layer VIA6       =  0.00% (0      / 8559    vias)
    Layer VIA7       =  1.36% (25     / 1833    vias)
    Layer VIA8       =  0.00% (0      / 211     vias)
 
  The optimized via conversion rate based on total routed via count = 98.51% (902094 / 915729 vias)
 
    Layer VIA1       = 99.41% (370676 / 372872  vias)
        Weight 2     = 99.09% (369497  vias)
        Weight 1     =  0.32% (1179    vias)
        Un-optimized =  0.59% (2194    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.91% (405452 / 405810  vias)
        Weight 2     = 97.91% (397345  vias)
        Weight 1     =  2.00% (8107    vias)
        Un-optimized =  0.08% (341     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.79% (72896  / 73050   vias)
        Weight 2     = 99.59% (72752   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.16% (120     vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.37% (37581  / 37820   vias)
        Weight 2     = 99.35% (37575   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.26% (100     vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.29% (15464  / 15574   vias)
        Weight 2     = 98.93% (15408   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.71% (110     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8559    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8559    vias)
    Layer VIA7       =  1.36% (25     / 1833    vias)
        Weight 1     =  1.36% (25      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.64% (1808    vias)
    Layer VIA8       =  0.00% (0      / 211     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (211     vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  447  Alloctr  456  Proc 8734 
Total number of nets = 103470, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net reset. The pin reset on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[2]. The pin pwr_ctrl[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[1]. The pin pwr_ctrl[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[0]. The pin pwr_ctrl[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net shutdown. The pin shutdown on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net isolate. The pin isolate on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[7]. The pin cmd[7] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[6]. The pin cmd[6] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[5]. The pin cmd[5] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[4]. The pin cmd[4] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[3]. The pin cmd[3] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[2]. The pin cmd[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[1]. The pin cmd[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[0]. The pin cmd[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[255]. The pin op1[255] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[254]. The pin op1[254] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[253]. The pin op1[253] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[252]. The pin op1[252] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[251]. The pin op1[251] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[250]. The pin op1[250] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[249]. The pin op1[249] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[248]. The pin op1[248] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[247]. The pin op1[247] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[246]. The pin op1[246] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[245]. The pin op1[245] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[244]. The pin op1[244] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[243]. The pin op1[243] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[242]. The pin op1[242] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[241]. The pin op1[241] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[240]. The pin op1[240] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[239]. The pin op1[239] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[238]. The pin op1[238] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[237]. The pin op1[237] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[236]. The pin op1[236] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[235]. The pin op1[235] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[234]. The pin op1[234] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[233]. The pin op1[233] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[232]. The pin op1[232] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[231]. The pin op1[231] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[230]. The pin op1[230] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[229]. The pin op1[229] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[228]. The pin op1[228] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[227]. The pin op1[227] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[226]. The pin op1[226] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[225]. The pin op1[225] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[224]. The pin op1[224] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[223]. The pin op1[223] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[222]. The pin op1[222] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[221]. The pin op1[221] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[220]. The pin op1[220] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[219]. The pin op1[219] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[218]. The pin op1[218] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[217]. The pin op1[217] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[216]. The pin op1[216] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[215]. The pin op1[215] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[214]. The pin op1[214] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[213]. The pin op1[213] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[212]. The pin op1[212] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[211]. The pin op1[211] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[210]. The pin op1[210] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[209]. The pin op1[209] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[208]. The pin op1[208] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[207]. The pin op1[207] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[206]. The pin op1[206] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[205]. The pin op1[205] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[204]. The pin op1[204] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[203]. The pin op1[203] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[202]. The pin op1[202] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[201]. The pin op1[201] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[200]. The pin op1[200] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[199]. The pin op1[199] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[198]. The pin op1[198] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[197]. The pin op1[197] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[196]. The pin op1[196] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[195]. The pin op1[195] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[194]. The pin op1[194] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[193]. The pin op1[193] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[192]. The pin op1[192] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[191]. The pin op1[191] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[190]. The pin op1[190] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[189]. The pin op1[189] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[188]. The pin op1[188] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[187]. The pin op1[187] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[186]. The pin op1[186] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[185]. The pin op1[185] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[184]. The pin op1[184] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[183]. The pin op1[183] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[182]. The pin op1[182] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[181]. The pin op1[181] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[180]. The pin op1[180] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[179]. The pin op1[179] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[178]. The pin op1[178] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[177]. The pin op1[177] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[176]. The pin op1[176] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[175]. The pin op1[175] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[174]. The pin op1[174] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[173]. The pin op1[173] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[172]. The pin op1[172] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[171]. The pin op1[171] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[170]. The pin op1[170] on cell bslice does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1072 nets as they don't have enough gate area info.
Start DR iteration 0: non-uniform partition
Routed	1/26 Partitions, Violations =	542
Routed	2/26 Partitions, Violations =	532
Routed	3/26 Partitions, Violations =	463
Routed	4/26 Partitions, Violations =	462
Routed	5/26 Partitions, Violations =	447
Routed	6/26 Partitions, Violations =	430
Routed	7/26 Partitions, Violations =	436
Routed	8/26 Partitions, Violations =	435
Routed	9/26 Partitions, Violations =	427
Routed	10/26 Partitions, Violations =	427
Routed	11/26 Partitions, Violations =	423
Routed	12/26 Partitions, Violations =	423
Routed	13/26 Partitions, Violations =	317
Routed	14/26 Partitions, Violations =	314
Routed	15/26 Partitions, Violations =	266
Routed	16/26 Partitions, Violations =	275
Routed	17/26 Partitions, Violations =	240
Routed	18/26 Partitions, Violations =	240
Routed	19/26 Partitions, Violations =	203
Routed	20/26 Partitions, Violations =	203
Routed	21/26 Partitions, Violations =	201
Routed	22/26 Partitions, Violations =	130
Routed	23/26 Partitions, Violations =	96
Routed	24/26 Partitions, Violations =	65
Routed	25/26 Partitions, Violations =	29
Routed	26/26 Partitions, Violations =	28

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	46
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum area : 8
	Same net spacing : 5
	Same net via-cut spacing : 1
	Secondary pg pin maximum connections : 18
	Short : 14

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 0] Stage (MB): Used   80  Alloctr   80  Proc    0 
[Iter 0] Total (MB): Used  446  Alloctr  455  Proc 8734 

End DR iteration 0 with 26 parts

Start DR iteration 1: non-uniform partition
Routed	1/9 Partitions, Violations =	43
Routed	2/9 Partitions, Violations =	36
Routed	3/9 Partitions, Violations =	29
Routed	4/9 Partitions, Violations =	26
Routed	5/9 Partitions, Violations =	24
Routed	6/9 Partitions, Violations =	12
Routed	7/9 Partitions, Violations =	8
Routed	8/9 Partitions, Violations =	8
Routed	9/9 Partitions, Violations =	8

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	17
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum area : 3
	Same net spacing : 2
	Same net via-cut spacing : 3
	Secondary pg pin maximum connections : 9

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[Iter 1] Stage (MB): Used   80  Alloctr   80  Proc    0 
[Iter 1] Total (MB): Used  446  Alloctr  455  Proc 8734 

End DR iteration 1 with 9 parts

Start DR iteration 2: non-uniform partition
Routed	1/7 Partitions, Violations =	14
Routed	2/7 Partitions, Violations =	7
Routed	3/7 Partitions, Violations =	6
Routed	4/7 Partitions, Violations =	5
Routed	5/7 Partitions, Violations =	6
Routed	6/7 Partitions, Violations =	1
Routed	7/7 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	12
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum area : 4
	Secondary pg pin maximum connections : 8

[Iter 2] Elapsed real time: 0:00:03 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:14
[Iter 2] Stage (MB): Used   80  Alloctr   80  Proc    0 
[Iter 2] Total (MB): Used  446  Alloctr  455  Proc 8734 

End DR iteration 2 with 7 parts

Start DR iteration 3: non-uniform partition
Routed	1/7 Partitions, Violations =	10
Routed	2/7 Partitions, Violations =	9
Routed	3/7 Partitions, Violations =	4
Routed	4/7 Partitions, Violations =	3
Routed	5/7 Partitions, Violations =	4
Routed	6/7 Partitions, Violations =	6
Routed	7/7 Partitions, Violations =	6

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	12
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum area : 6
	Secondary pg pin maximum connections : 6

[Iter 3] Elapsed real time: 0:00:04 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:17
[Iter 3] Stage (MB): Used   80  Alloctr   80  Proc    0 
[Iter 3] Total (MB): Used  446  Alloctr  455  Proc 8734 

End DR iteration 3 with 7 parts

Start DR iteration 4: non-uniform partition
Routed	1/6 Partitions, Violations =	6
Routed	2/6 Partitions, Violations =	6
Routed	3/6 Partitions, Violations =	4
Routed	4/6 Partitions, Violations =	2
Routed	5/6 Partitions, Violations =	1
Routed	6/6 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	6
	@@@@ Total number of instance ports with antenna violations =	0

	Secondary pg pin maximum connections : 6

[Iter 4] Elapsed real time: 0:00:05 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:20
[Iter 4] Stage (MB): Used   80  Alloctr   80  Proc    0 
[Iter 4] Total (MB): Used  446  Alloctr  455  Proc 8734 

End DR iteration 4 with 6 parts

	@@@@ Total nets not meeting constraints =	0

Stop DR since reached max number of iterations


DR finished with 32 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	Secondary pg pin maximum connections : 32


Total Wire Length =                    3650460 micron
Total Number of Contacts =             915666
Total Number of Wires =                999361
Total Number of PtConns =              55442
Total Number of Routed Wires =       999361
Total Routed Wire Length =           3647661 micron
Total Number of Routed Contacts =       915666
	Layer                 M1 :      87211 micron
	Layer                 M2 :     933581 micron
	Layer                 M3 :    1203714 micron
	Layer                 M4 :     285007 micron
	Layer                 M5 :     674482 micron
	Layer                 M6 :     155015 micron
	Layer                 M7 :     289185 micron
	Layer                 M8 :      22264 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        191
	Via                VIA89 :         29
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1793
	Via           VIA78BAR_C :         11
	Via        VIA78SQ_C_2x1 :         37
	Via       VIA67SQ_C(rot) :       8564
	Via            VIA56SQ_C :        147
	Via           VIA56BAR_C :      15290
	Via      VIA56BAR_C(rot) :         38
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :        162
	Via           VIA45BAR_C :         34
	Via      VIA45BAR_C(rot) :      37487
	Via            VIA45LG_C :        137
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          6
	Via            VIA34SQ_C :        183
	Via           VIA34BAR_C :      72236
	Via      VIA34BAR_C(rot) :        465
	Via            VIA34LG_C :         34
	Via        VIA34SQ_C_2x1 :         10
	Via   VIA34SQ_C(rot)_1x2 :         92
	Via        VIA34SQ_C_1x2 :         42
	Via       VIA23SQ_C(rot) :        415
	Via           VIA23BAR_C :      10445
	Via      VIA23BAR_C(rot) :     386827
	Via       VIA23LG_C(rot) :         17
	Via   VIA23SQ_C(rot)_1x2 :       8092
	Via   VIA23SQ_C(rot)_2x1 :         14
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       1999
	Via       VIA12SQ_C(rot) :        142
	Via           VIA12BAR_C :     348802
	Via      VIA12BAR_C(rot) :      20568
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         22
	Via        VIA12BAR(rot) :         62
	Via        VIA12SQ_C_2x1 :       1086
	Via   VIA12SQ_C(rot)_1x2 :         79
	Via   VIA12SQ_C(rot)_2x1 :          6
	Via        VIA12SQ_C_1x2 :          6
	Via          VIA12SQ_2x1 :          1
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.49% (901836 / 915666 vias)
 
    Layer VIA1       = 99.43% (370633 / 372776  vias)
        Weight 2     = 99.11% (369454  vias)
        Weight 1     =  0.32% (1179    vias)
        Un-optimized =  0.57% (2141    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.89% (405379 / 405811  vias)
        Weight 2     = 97.90% (397272  vias)
        Weight 1     =  2.00% (8107    vias)
        Un-optimized =  0.10% (415     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.70% (72845  / 73062   vias)
        Weight 2     = 99.51% (72701   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.25% (183     vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.20% (37527  / 37828   vias)
        Weight 2     = 99.19% (37521   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.43% (162     vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.06% (15415  / 15562   vias)
        Weight 2     = 98.70% (15359   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.94% (147     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8564    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8564    vias)
    Layer VIA7       =  2.01% (37     / 1841    vias)
        Weight 1     =  2.01% (37      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.99% (1804    vias)
    Layer VIA8       =  0.00% (0      / 222     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (222     vias)
 
  Total double via conversion rate    =  1.04% (9529 / 915666 vias)
 
    Layer VIA1       =  0.32% (1179   / 372776  vias)
    Layer VIA2       =  2.00% (8107   / 405811  vias)
    Layer VIA3       =  0.20% (144    / 73062   vias)
    Layer VIA4       =  0.02% (6      / 37828   vias)
    Layer VIA5       =  0.36% (56     / 15562   vias)
    Layer VIA6       =  0.00% (0      / 8564    vias)
    Layer VIA7       =  2.01% (37     / 1841    vias)
    Layer VIA8       =  0.00% (0      / 222     vias)
 
  The optimized via conversion rate based on total routed via count = 98.49% (901836 / 915666 vias)
 
    Layer VIA1       = 99.43% (370633 / 372776  vias)
        Weight 2     = 99.11% (369454  vias)
        Weight 1     =  0.32% (1179    vias)
        Un-optimized =  0.57% (2141    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.89% (405379 / 405811  vias)
        Weight 2     = 97.90% (397272  vias)
        Weight 1     =  2.00% (8107    vias)
        Un-optimized =  0.10% (415     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.70% (72845  / 73062   vias)
        Weight 2     = 99.51% (72701   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.25% (183     vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.20% (37527  / 37828   vias)
        Weight 2     = 99.19% (37521   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.43% (162     vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.06% (15415  / 15562   vias)
        Weight 2     = 98.70% (15359   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.94% (147     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8564    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8564    vias)
    Layer VIA7       =  2.01% (37     / 1841    vias)
        Weight 1     =  2.01% (37      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.99% (1804    vias)
    Layer VIA8       =  0.00% (0      / 222     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (222     vias)
 

Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.detail.*'
detail.allow_default_rule_nets_via_ladder_lower_layer_connection:	 false               
detail.allow_ndr_nets_via_ladder_lower_layer_connection :	 false               
detail.antenna                                          :	 true                
detail.antenna_fixing_preference                        :	 hop_layers          
detail.antenna_on_iteration                             :	 1                   
detail.antenna_verbose_level                            :	 1                   
detail.check_antenna_for_open_nets                      :	 false               
detail.check_antenna_on_diode_pins                      :	 false               
detail.check_antenna_on_pg                              :	 false               
detail.check_patchable_drc_from_fixed_shapes            :	 false               
detail.check_pin_min_area_min_length                    :	 true                
detail.check_port_min_area_min_length                   :	 true                
detail.continue_after_large_design_rule_value_error     :	 false               
detail.debug_check_cellmap_query_for_diodes             :	 false               
detail.debug_determinism_level                          :	 0                   
detail.default_diode_protection                         :	 0                   
detail.default_gate_size                                :	 -1                  
detail.default_nwell_size                               :	 -1                  
detail.default_port_external_antenna_area               :	 0                   
detail.default_port_external_gate_size                  :	 -1                  
detail.default_port_external_nwell_size                 :	 -1                  
detail.delete_redundant_diodes_during_routing           :	 false               
detail.detail_route_special_design_rule_fixing_stage    :	 late_routing        
detail.diagonal_min_width                               :	 true                
detail.diode_insertion_mode                             :	 new_and_spare       
detail.diode_libcell_names                              :	                     
detail.diode_preference                                 :	 none                
detail.drc_convergence_effort_level                     :	 medium              
detail.eco_max_number_of_iterations                     :	 -1                  
detail.eco_route_special_design_rule_fixing_stage       :	 late_routing        
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.elapsed_time_limit                               :	 -1                  
detail.enable_fixing_selective_design_rule_violations_on_fixed_shapes:	 false               
detail.enable_ndr_tapering_on_voltage_rule              :	 true                
detail.enable_separate_pgate_ngate_antenna_ratio_check  :	 false               
detail.force_max_number_iterations                      :	 false               
detail.generate_extra_off_grid_pin_tracks               :	 false               
detail.generate_off_grid_feed_through_tracks            :	 low                 
detail.group_route_special_design_rule_fixing_stage     :	 late_routing        
detail.hop_layers_to_fix_antenna                        :	 true                
detail.ignore_drc                                       :	 {same_net_metal_space false} {same_net_enclosed_cut_space false} {all_same_net_drc_for_frozen_net false}
detail.incremental_detail_route_special_design_rule_fixing_stage:	 late_routing        
detail.insert_diodes_during_routing                     :	 false               
detail.insert_redundant_vias_layer_order_low_to_high    :	 false               
detail.macro_pin_antenna_mode                           :	 normal              
detail.max_antenna_pin_count                            :	 -1                  
detail.merge_gates_for_antenna                          :	 true                
detail.ndr_layer_based_taper_distance_threshold         :	 -1                  
detail.optimize_partition_size_for_drc                  :	 false               
detail.optimize_tie_off_effort_level                    :	 low                 
detail.optimize_wire_via_effort_level                   :	 low                 
detail.pin_taper_mode                                   :	 default_width       
detail.port_antenna_mode                                :	 float               
detail.post_process_special_design_rule_fixing_stage    :	 late_routing        
detail.repair_shorts_over_macros_effort_level           :	 off                 
detail.repair_shorts_over_macros_verbose                :	 false               
detail.report_antenna_for_must_join_port_root           :	 false               
detail.report_ignore_drc                                :	                     
detail.reuse_filler_locations_for_diodes                :	 true                
detail.save_after_iterations                            :	                     
detail.save_cell_prefix                                 :	 DR                  
detail.shift_diode_locations_for_port_protection        :	 false               
detail.skip_antenna_analysis_for_nets                   :	                     
detail.skip_antenna_fixing_for_nets                     :	                     
detail.timing_driven                                    :	 false               
detail.top_layer_antenna_fix_threshold                  :	 -1                  
detail.topology_eco_effort_level                        :	 medium              
detail.use_default_width_for_min_area_min_len_stub      :	 false               
detail.use_lower_hierarchy_for_port_diodes              :	 false               
detail.use_wide_wire_effort_level                       :	 off                 
detail.use_wide_wire_to_input_pin                       :	 false               
detail.use_wide_wire_to_macro_pin                       :	 false               
detail.use_wide_wire_to_output_pin                      :	 false               
detail.use_wide_wire_to_pad_pin                         :	 same_as_macro_pin   
detail.use_wide_wire_to_port                            :	 same_as_macro_pin   
detail.user_defined_partition                           :	                     
detail.var_spacing_to_same_net                          :	 false               
detail.via_ladder_upper_layer_via_connection_mode       :	 above               

Printing options for 'route.auto_via_ladder.*'
auto_via_ladder.allow_drcs                              :	 false               
auto_via_ladder.allow_patching                          :	 false               
auto_via_ladder.allow_samenet_intersection              :	 false               
auto_via_ladder.allow_via_array_as_single_cut           :	 false               
auto_via_ladder.apply_app_options_to_insert_via_ladders_command:	 false               
auto_via_ladder.auto_stagger                            :	 false               
auto_via_ladder.auto_stagger_for_em_via_ladder_max_number_stagger_tracks_per_level:	 15                  
auto_via_ladder.auto_stagger_max_number_stagger_tracks_per_level:	 9                   
auto_via_ladder.bias_top_layer_to_samenet_connection    :	 false               
auto_via_ladder.check_drcs_on_existing_via_ladders      :	 false               
auto_via_ladder.clean                                   :	 false               
auto_via_ladder.connect_within_metal                    :	 false               
auto_via_ladder.connect_within_metal_for_em_via_ladder  :	 same_as_global      
auto_via_ladder.connect_within_metal_for_via_ladder     :	 same_as_global      
auto_via_ladder.connect_within_pin_mode                 :	 {all off} {via_ladder off} {pattern_must_join off}
auto_via_ladder.default_width_ndr_promotable_on_nonreserved_tracks:	 true                
auto_via_ladder.enable_em_to_performance_via_ladder_update:	 false               
auto_via_ladder.generate_center_track_on_off_grid_pattern_must_join_pin_shapes:	 false               
auto_via_ladder.generate_track_width_by_layer_name      :	                     
auto_via_ladder.ignore_min_max_layer_constraints        :	 false               
auto_via_ladder.ignore_rippable_shapes                  :	 false               
auto_via_ladder.ignore_routing_shape_drcs               :	 false               
auto_via_ladder.ndr_mode                                :	 full                
auto_via_ladder.ndr_on_top_layer_only                   :	 false               
auto_via_ladder.pattern_must_join_max_number_stagger_tracks:	                     
auto_via_ladder.pattern_must_join_over_pin_layer        :	 1                   
auto_via_ladder.pin_access_aware                        :	 true                
auto_via_ladder.relax_line_end_via_enclosure_rule       :	 false               
auto_via_ladder.relax_pin_layer_metal_spacing_rules     :	 false               
auto_via_ladder.remove_routing_shapes_below_net_via_ladder_top_layer:	 false               
auto_via_ladder.report_all_via_ladders                  :	 true                
auto_via_ladder.shift_vias_on_transition_layers         :	 false               
auto_via_ladder.strictly_honor_cut_table                :	 false               
auto_via_ladder.top_layer_to_samenet_min_nonzero_distance:	 0                   
auto_via_ladder.update_during_route                     :	 false               
auto_via_ladder.update_on_route_group_nets_only         :	 false               
auto_via_ladder.update_pattern_must_join_during_route   :	 true                
auto_via_ladder.user_debug                              :	 false               
auto_via_ladder.verbose                                 :	 false               

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   24  Alloctr   24  Proc    0 
[Dr init] Total (MB): Used  390  Alloctr  399  Proc 8734 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12BAR_C    VIA12BAR_C(r)

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_C_2x1(r) VIA12SQ_C_1x2    VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12BAR_C    VIA12BAR_C(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_C_2x1(r) VIA12SQ_C_1x2    VIA12SQ_C_1x2(r)

     VIA12SQ    ->   VIA12BAR      VIA12BAR(r)

     VIA12SQ    -> VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_1x2    VIA12SQ_1x2(r)

     VIA12SQ(r) ->   VIA12BAR      VIA12BAR(r)

     VIA12SQ(r) -> VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_1x2    VIA12SQ_1x2(r)

   VIA23SQ_C    -> VIA23BAR_C(r) VIA23BAR_C   

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_C_1x2    VIA23SQ_C_2x1(r) VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23BAR_C(r) VIA23BAR_C   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_C_1x2    VIA23SQ_C_2x1(r) VIA23SQ_C_2x1   

     VIA23SQ    ->   VIA23BAR      VIA23BAR(r)

     VIA23SQ    -> VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_2x1(r) VIA23SQ_2x1   

     VIA23SQ(r) ->   VIA23BAR      VIA23BAR(r)

     VIA23SQ(r) -> VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_2x1(r) VIA23SQ_2x1   

   VIA34SQ_C    -> VIA34BAR_C    VIA34BAR_C(r)

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_C_2x1(r) VIA34SQ_C_1x2    VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34BAR_C    VIA34BAR_C(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_C_2x1(r) VIA34SQ_C_1x2    VIA34SQ_C_1x2(r)

     VIA34SQ    ->   VIA34BAR      VIA34BAR(r)

     VIA34SQ    -> VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_1x2    VIA34SQ_1x2(r)

     VIA34SQ(r) ->   VIA34BAR      VIA34BAR(r)

     VIA34SQ(r) -> VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_1x2    VIA34SQ_1x2(r)

   VIA45SQ_C    -> VIA45BAR_C(r) VIA45BAR_C   

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_C_1x2    VIA45SQ_C_2x1(r) VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45BAR_C(r) VIA45BAR_C   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_C_1x2    VIA45SQ_C_2x1(r) VIA45SQ_C_2x1   

     VIA45SQ    ->   VIA45BAR      VIA45BAR(r)

     VIA45SQ    -> VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_2x1(r) VIA45SQ_2x1   

     VIA45SQ(r) ->   VIA45BAR      VIA45BAR(r)

     VIA45SQ(r) -> VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_2x1(r) VIA45SQ_2x1   

   VIA56SQ_C    -> VIA56BAR_C    VIA56BAR_C(r)

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_C_2x1(r) VIA56SQ_C_1x2    VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56BAR_C    VIA56BAR_C(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_C_2x1(r) VIA56SQ_C_1x2    VIA56SQ_C_1x2(r)

     VIA56SQ    ->   VIA56BAR      VIA56BAR(r)

     VIA56SQ    -> VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_1x2    VIA56SQ_1x2(r)

     VIA56SQ(r) ->   VIA56BAR      VIA56BAR(r)

     VIA56SQ(r) -> VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_1x2    VIA56SQ_1x2(r)



	There were 0 out of 352489 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   34  Alloctr   34  Proc    0 
[Technology Processing] Total (MB): Used  401  Alloctr  410  Proc 8734 

Begin Redundant via insertion ...

Routed	1/5 Partitions, Violations =	2
Routed	2/5 Partitions, Violations =	2
Routed	3/5 Partitions, Violations =	2
Routed	4/5 Partitions, Violations =	2
Routed	5/5 Partitions, Violations =	1

RedundantVia finished with 7 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Secondary pg pin maximum connections : 7


Total Wire Length =                    3650440 micron
Total Number of Contacts =             915666
Total Number of Wires =                999447
Total Number of PtConns =              55347
Total Number of Routed Wires =       999447
Total Routed Wire Length =           3647664 micron
Total Number of Routed Contacts =       915666
	Layer                 M1 :      87211 micron
	Layer                 M2 :     933577 micron
	Layer                 M3 :    1203713 micron
	Layer                 M4 :     285003 micron
	Layer                 M5 :     674471 micron
	Layer                 M6 :     155015 micron
	Layer                 M7 :     289185 micron
	Layer                 M8 :      22264 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        191
	Via                VIA89 :         29
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1793
	Via           VIA78BAR_C :         11
	Via        VIA78SQ_C_2x1 :         37
	Via       VIA67SQ_C(rot) :       8564
	Via            VIA56SQ_C :         21
	Via           VIA56BAR_C :      15413
	Via      VIA56BAR_C(rot) :         41
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :         25
	Via           VIA45BAR_C :         34
	Via      VIA45BAR_C(rot) :      37624
	Via            VIA45LG_C :        137
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          6
	Via            VIA34SQ_C :         39
	Via           VIA34BAR_C :      72380
	Via      VIA34BAR_C(rot) :        465
	Via            VIA34LG_C :         34
	Via        VIA34SQ_C_2x1 :         10
	Via   VIA34SQ_C(rot)_1x2 :         92
	Via        VIA34SQ_C_1x2 :         42
	Via       VIA23SQ_C(rot) :        257
	Via           VIA23BAR_C :      10457
	Via      VIA23BAR_C(rot) :     386971
	Via       VIA23LG_C(rot) :         17
	Via   VIA23SQ_C(rot)_1x2 :       8094
	Via   VIA23SQ_C(rot)_2x1 :         14
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       1851
	Via       VIA12SQ_C(rot) :        140
	Via           VIA12BAR_C :     348927
	Via      VIA12BAR_C(rot) :      20591
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         22
	Via        VIA12BAR(rot) :         62
	Via        VIA12SQ_C_2x1 :       1087
	Via   VIA12SQ_C(rot)_1x2 :         80
	Via   VIA12SQ_C(rot)_2x1 :          6
	Via        VIA12SQ_C_1x2 :          6
	Via          VIA12SQ_2x1 :          1
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.57% (902551 / 915666 vias)
 
    Layer VIA1       = 99.47% (370783 / 372776  vias)
        Weight 2     = 99.15% (369602  vias)
        Weight 1     =  0.32% (1181    vias)
        Un-optimized =  0.53% (1991    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405537 / 405811  vias)
        Weight 2     = 97.93% (397428  vias)
        Weight 1     =  2.00% (8109    vias)
        Un-optimized =  0.06% (257     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.90% (72989  / 73062   vias)
        Weight 2     = 99.70% (72845   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.05% (39      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.57% (37664  / 37828   vias)
        Weight 2     = 99.55% (37658   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.07% (25      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.87% (15541  / 15562   vias)
        Weight 2     = 99.51% (15485   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.13% (21      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8564    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8564    vias)
    Layer VIA7       =  2.01% (37     / 1841    vias)
        Weight 1     =  2.01% (37      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.99% (1804    vias)
    Layer VIA8       =  0.00% (0      / 222     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (222     vias)
 
  Total double via conversion rate    =  1.04% (9533 / 915666 vias)
 
    Layer VIA1       =  0.32% (1181   / 372776  vias)
    Layer VIA2       =  2.00% (8109   / 405811  vias)
    Layer VIA3       =  0.20% (144    / 73062   vias)
    Layer VIA4       =  0.02% (6      / 37828   vias)
    Layer VIA5       =  0.36% (56     / 15562   vias)
    Layer VIA6       =  0.00% (0      / 8564    vias)
    Layer VIA7       =  2.01% (37     / 1841    vias)
    Layer VIA8       =  0.00% (0      / 222     vias)
 
  The optimized via conversion rate based on total routed via count = 98.57% (902551 / 915666 vias)
 
    Layer VIA1       = 99.47% (370783 / 372776  vias)
        Weight 2     = 99.15% (369602  vias)
        Weight 1     =  0.32% (1181    vias)
        Un-optimized =  0.53% (1991    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405537 / 405811  vias)
        Weight 2     = 97.93% (397428  vias)
        Weight 1     =  2.00% (8109    vias)
        Un-optimized =  0.06% (257     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.90% (72989  / 73062   vias)
        Weight 2     = 99.70% (72845   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.05% (39      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.57% (37664  / 37828   vias)
        Weight 2     = 99.55% (37658   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.07% (25      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.87% (15541  / 15562   vias)
        Weight 2     = 99.51% (15485   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.13% (21      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8564    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8564    vias)
    Layer VIA7       =  2.01% (37     / 1841    vias)
        Weight 1     =  2.01% (37      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.99% (1804    vias)
    Layer VIA8       =  0.00% (0      / 222     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (222     vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[RedundantVia] Stage (MB): Used   90  Alloctr   90  Proc    0 
[RedundantVia] Total (MB): Used  456  Alloctr  465  Proc 8734 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:06 
[Dr init] Elapsed cpu  time: sys=0:00:01 usr=0:00:23 total=0:00:24
[Dr init] Stage (MB): Used   90  Alloctr   91  Proc    0 
[Dr init] Total (MB): Used  456  Alloctr  465  Proc 8734 
Total number of nets = 103470, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net reset. The pin reset on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[2]. The pin pwr_ctrl[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[1]. The pin pwr_ctrl[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[0]. The pin pwr_ctrl[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net shutdown. The pin shutdown on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net isolate. The pin isolate on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[7]. The pin cmd[7] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[6]. The pin cmd[6] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[5]. The pin cmd[5] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[4]. The pin cmd[4] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[3]. The pin cmd[3] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[2]. The pin cmd[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[1]. The pin cmd[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[0]. The pin cmd[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[255]. The pin op1[255] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[254]. The pin op1[254] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[253]. The pin op1[253] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[252]. The pin op1[252] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[251]. The pin op1[251] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[250]. The pin op1[250] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[249]. The pin op1[249] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[248]. The pin op1[248] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[247]. The pin op1[247] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[246]. The pin op1[246] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[245]. The pin op1[245] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[244]. The pin op1[244] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[243]. The pin op1[243] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[242]. The pin op1[242] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[241]. The pin op1[241] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[240]. The pin op1[240] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[239]. The pin op1[239] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[238]. The pin op1[238] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[237]. The pin op1[237] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[236]. The pin op1[236] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[235]. The pin op1[235] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[234]. The pin op1[234] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[233]. The pin op1[233] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[232]. The pin op1[232] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[231]. The pin op1[231] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[230]. The pin op1[230] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[229]. The pin op1[229] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[228]. The pin op1[228] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[227]. The pin op1[227] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[226]. The pin op1[226] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[225]. The pin op1[225] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[224]. The pin op1[224] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[223]. The pin op1[223] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[222]. The pin op1[222] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[221]. The pin op1[221] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[220]. The pin op1[220] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[219]. The pin op1[219] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[218]. The pin op1[218] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[217]. The pin op1[217] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[216]. The pin op1[216] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[215]. The pin op1[215] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[214]. The pin op1[214] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[213]. The pin op1[213] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[212]. The pin op1[212] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[211]. The pin op1[211] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[210]. The pin op1[210] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[209]. The pin op1[209] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[208]. The pin op1[208] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[207]. The pin op1[207] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[206]. The pin op1[206] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[205]. The pin op1[205] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[204]. The pin op1[204] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[203]. The pin op1[203] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[202]. The pin op1[202] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[201]. The pin op1[201] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[200]. The pin op1[200] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[199]. The pin op1[199] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[198]. The pin op1[198] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[197]. The pin op1[197] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[196]. The pin op1[196] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[195]. The pin op1[195] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[194]. The pin op1[194] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[193]. The pin op1[193] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[192]. The pin op1[192] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[191]. The pin op1[191] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[190]. The pin op1[190] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[189]. The pin op1[189] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[188]. The pin op1[188] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[187]. The pin op1[187] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[186]. The pin op1[186] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[185]. The pin op1[185] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[184]. The pin op1[184] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[183]. The pin op1[183] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[182]. The pin op1[182] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[181]. The pin op1[181] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[180]. The pin op1[180] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[179]. The pin op1[179] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[178]. The pin op1[178] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[177]. The pin op1[177] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[176]. The pin op1[176] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[175]. The pin op1[175] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[174]. The pin op1[174] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[173]. The pin op1[173] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[172]. The pin op1[172] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[171]. The pin op1[171] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[170]. The pin op1[170] on cell bslice does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1072 nets as they don't have enough gate area info.
Start DR iteration 1: non-uniform partition
Routed	1/6 Partitions, Violations =	5
Routed	2/6 Partitions, Violations =	5
Routed	3/6 Partitions, Violations =	2
Routed	4/6 Partitions, Violations =	2
Routed	5/6 Partitions, Violations =	1
Routed	6/6 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	6
	@@@@ Total number of instance ports with antenna violations =	0

	Secondary pg pin maximum connections : 6

[Iter 1] Elapsed real time: 0:00:07 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:00:26 total=0:00:27
[Iter 1] Stage (MB): Used  146  Alloctr  146  Proc    0 
[Iter 1] Total (MB): Used  512  Alloctr  521  Proc 8734 

End DR iteration 1 with 6 parts

[DR] Elapsed real time: 0:00:07 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:26 total=0:00:27
[DR] Stage (MB): Used   66  Alloctr   67  Proc    0 
[DR] Total (MB): Used  432  Alloctr  441  Proc 8734 

Nets that have been changed:
Net 1 = cmd[4]
Net 2 = cmd[2]
Net 3 = op1[214]
Net 4 = op1[39]
Net 5 = op1[36]
Net 6 = op1[35]
Net 7 = op1[34]
Net 8 = op1[26]
Net 9 = op1[23]
Net 10 = op2[252]
Net 11 = op2[222]
Net 12 = op2[220]
Net 13 = op2[210]
Net 14 = op2[158]
Net 15 = op2[112]
Net 16 = op2[95]
Net 17 = op2[69]
Net 18 = op2[11]
Net 19 = op2[10]
Net 20 = op2[9]
Net 21 = op2[8]
Net 22 = op2[7]
Net 23 = op2[6]
Net 24 = result[506]
Net 25 = result[505]
Net 26 = result[504]
Net 27 = result[503]
Net 28 = result[502]
Net 29 = result[501]
Net 30 = result[498]
Net 31 = result[497]
Net 32 = result[496]
Net 33 = result[495]
Net 34 = result[494]
Net 35 = result[493]
Net 36 = result[492]
Net 37 = result[481]
Net 38 = result[480]
Net 39 = result[479]
Net 40 = result[478]
Net 41 = result[477]
Net 42 = result[475]
Net 43 = result[463]
Net 44 = result[458]
Net 45 = result[455]
Net 46 = result[454]
Net 47 = result[453]
Net 48 = result[452]
Net 49 = result[451]
Net 50 = result[450]
Net 51 = result[391]
Net 52 = result[387]
Net 53 = result[383]
Net 54 = result[367]
Net 55 = result[366]
Net 56 = result[357]
Net 57 = result[356]
Net 58 = result[355]
Net 59 = result[354]
Net 60 = result[353]
Net 61 = result[352]
Net 62 = result[351]
Net 63 = result[340]
Net 64 = result[339]
Net 65 = result[337]
Net 66 = result[334]
Net 67 = result[329]
Net 68 = result[328]
Net 69 = result[322]
Net 70 = result[309]
Net 71 = result[304]
Net 72 = result[302]
Net 73 = result[296]
Net 74 = result[263]
Net 75 = result[261]
Net 76 = result[256]
Net 77 = result[246]
Net 78 = result[242]
Net 79 = result[237]
Net 80 = result[236]
Net 81 = result[235]
Net 82 = result[234]
Net 83 = result[233]
Net 84 = result[221]
Net 85 = result[200]
Net 86 = result[199]
Net 87 = result[198]
Net 88 = result[178]
Net 89 = result[177]
Net 90 = result[175]
Net 91 = result[174]
Net 92 = result[173]
Net 93 = result[165]
Net 94 = result[164]
Net 95 = result[135]
Net 96 = result[134]
Net 97 = result[133]
Net 98 = result[131]
Net 99 = result[130]
Net 100 = result[128]
.... and 98 other nets
Total number of changed nets = 198 (out of 103470)

[DR: Done] Elapsed real time: 0:00:07 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:26 total=0:00:27
[DR: Done] Stage (MB): Used   10  Alloctr   10  Proc    0 
[DR: Done] Total (MB): Used  376  Alloctr  385  Proc 8734 
[PGCLK TPLG ECO: DR] Elapsed real time: 0:00:10 
[PGCLK TPLG ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:31 total=0:00:33
[PGCLK TPLG ECO: DR] Stage (MB): Used   10  Alloctr   10  Proc    0 
[PGCLK TPLG ECO: DR] Total (MB): Used  376  Alloctr  385  Proc 8734 

PGCLK TPLG ECO Route finished with 1 open nets, of which 0 are frozen

PGCLK TPLG ECO Route finished with 33 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	Secondary pg pin maximum connections : 33



Total Wire Length =                    3650442 micron
Total Number of Contacts =             915667
Total Number of Wires =                999432
Total Number of PtConns =              55362
Total Number of Routed Wires =       999432
Total Routed Wire Length =           3647663 micron
Total Number of Routed Contacts =       915667
	Layer                 M1 :      87211 micron
	Layer                 M2 :     933580 micron
	Layer                 M3 :    1203711 micron
	Layer                 M4 :     285003 micron
	Layer                 M5 :     674475 micron
	Layer                 M6 :     155015 micron
	Layer                 M7 :     289185 micron
	Layer                 M8 :      22262 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        192
	Via                VIA89 :         28
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1793
	Via           VIA78BAR_C :         11
	Via        VIA78SQ_C_2x1 :         37
	Via       VIA67SQ_C(rot) :       8564
	Via            VIA56SQ_C :         40
	Via           VIA56BAR_C :      15394
	Via      VIA56BAR_C(rot) :         41
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :         44
	Via           VIA45BAR_C :         34
	Via      VIA45BAR_C(rot) :      37605
	Via            VIA45LG_C :        137
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          6
	Via            VIA34SQ_C :         51
	Via           VIA34BAR_C :      72368
	Via      VIA34BAR_C(rot) :        465
	Via            VIA34LG_C :         34
	Via        VIA34SQ_C_2x1 :         10
	Via   VIA34SQ_C(rot)_1x2 :         92
	Via        VIA34SQ_C_1x2 :         42
	Via       VIA23SQ_C(rot) :        264
	Via           VIA23BAR_C :      10457
	Via      VIA23BAR_C(rot) :     386964
	Via       VIA23LG_C(rot) :         17
	Via   VIA23SQ_C(rot)_1x2 :       8094
	Via   VIA23SQ_C(rot)_2x1 :         14
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       1854
	Via       VIA12SQ_C(rot) :        140
	Via           VIA12BAR_C :     348925
	Via      VIA12BAR_C(rot) :      20591
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         22
	Via        VIA12BAR(rot) :         62
	Via        VIA12SQ_C_2x1 :       1087
	Via   VIA12SQ_C(rot)_1x2 :         80
	Via   VIA12SQ_C(rot)_2x1 :          6
	Via        VIA12SQ_C_1x2 :          6
	Via          VIA12SQ_2x1 :          1
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.56% (902492 / 915667 vias)
 
    Layer VIA1       = 99.46% (370781 / 372777  vias)
        Weight 2     = 99.15% (369600  vias)
        Weight 1     =  0.32% (1181    vias)
        Un-optimized =  0.53% (1994    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405530 / 405811  vias)
        Weight 2     = 97.93% (397421  vias)
        Weight 1     =  2.00% (8109    vias)
        Un-optimized =  0.07% (264     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.88% (72977  / 73062   vias)
        Weight 2     = 99.69% (72833   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.07% (51      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.52% (37645  / 37828   vias)
        Weight 2     = 99.50% (37639   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.12% (44      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.74% (15522  / 15562   vias)
        Weight 2     = 99.38% (15466   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.26% (40      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8564    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8564    vias)
    Layer VIA7       =  2.01% (37     / 1841    vias)
        Weight 1     =  2.01% (37      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.99% (1804    vias)
    Layer VIA8       =  0.00% (0      / 222     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (222     vias)
 
  Total double via conversion rate    =  1.04% (9533 / 915667 vias)
 
    Layer VIA1       =  0.32% (1181   / 372777  vias)
    Layer VIA2       =  2.00% (8109   / 405811  vias)
    Layer VIA3       =  0.20% (144    / 73062   vias)
    Layer VIA4       =  0.02% (6      / 37828   vias)
    Layer VIA5       =  0.36% (56     / 15562   vias)
    Layer VIA6       =  0.00% (0      / 8564    vias)
    Layer VIA7       =  2.01% (37     / 1841    vias)
    Layer VIA8       =  0.00% (0      / 222     vias)
 
  The optimized via conversion rate based on total routed via count = 98.56% (902492 / 915667 vias)
 
    Layer VIA1       = 99.46% (370781 / 372777  vias)
        Weight 2     = 99.15% (369600  vias)
        Weight 1     =  0.32% (1181    vias)
        Un-optimized =  0.53% (1994    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405530 / 405811  vias)
        Weight 2     = 97.93% (397421  vias)
        Weight 1     =  2.00% (8109    vias)
        Un-optimized =  0.07% (264     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.88% (72977  / 73062   vias)
        Weight 2     = 99.69% (72833   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.07% (51      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.52% (37645  / 37828   vias)
        Weight 2     = 99.50% (37639   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.12% (44      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.74% (15522  / 15562   vias)
        Weight 2     = 99.38% (15466   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.26% (40      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8564    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8564    vias)
    Layer VIA7       =  2.01% (37     / 1841    vias)
        Weight 1     =  2.01% (37      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.99% (1804    vias)
    Layer VIA8       =  0.00% (0      / 222     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (222     vias)
 

Total number of nets = 103470
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 33
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    3650442 micron
Total Number of Contacts =             915667
Total Number of Wires =                999432
Total Number of PtConns =              55362
Total Number of Routed Wires =       999432
Total Routed Wire Length =           3647663 micron
Total Number of Routed Contacts =       915667
	Layer                 M1 :      87211 micron
	Layer                 M2 :     933580 micron
	Layer                 M3 :    1203711 micron
	Layer                 M4 :     285003 micron
	Layer                 M5 :     674475 micron
	Layer                 M6 :     155015 micron
	Layer                 M7 :     289185 micron
	Layer                 M8 :      22262 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        192
	Via                VIA89 :         28
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1793
	Via           VIA78BAR_C :         11
	Via        VIA78SQ_C_2x1 :         37
	Via       VIA67SQ_C(rot) :       8564
	Via            VIA56SQ_C :         40
	Via           VIA56BAR_C :      15394
	Via      VIA56BAR_C(rot) :         41
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :         44
	Via           VIA45BAR_C :         34
	Via      VIA45BAR_C(rot) :      37605
	Via            VIA45LG_C :        137
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          6
	Via            VIA34SQ_C :         51
	Via           VIA34BAR_C :      72368
	Via      VIA34BAR_C(rot) :        465
	Via            VIA34LG_C :         34
	Via        VIA34SQ_C_2x1 :         10
	Via   VIA34SQ_C(rot)_1x2 :         92
	Via        VIA34SQ_C_1x2 :         42
	Via       VIA23SQ_C(rot) :        264
	Via           VIA23BAR_C :      10457
	Via      VIA23BAR_C(rot) :     386964
	Via       VIA23LG_C(rot) :         17
	Via   VIA23SQ_C(rot)_1x2 :       8094
	Via   VIA23SQ_C(rot)_2x1 :         14
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       1854
	Via       VIA12SQ_C(rot) :        140
	Via           VIA12BAR_C :     348925
	Via      VIA12BAR_C(rot) :      20591
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         22
	Via        VIA12BAR(rot) :         62
	Via        VIA12SQ_C_2x1 :       1087
	Via   VIA12SQ_C(rot)_1x2 :         80
	Via   VIA12SQ_C(rot)_2x1 :          6
	Via        VIA12SQ_C_1x2 :          6
	Via          VIA12SQ_2x1 :          1
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.56% (902492 / 915667 vias)
 
    Layer VIA1       = 99.46% (370781 / 372777  vias)
        Weight 2     = 99.15% (369600  vias)
        Weight 1     =  0.32% (1181    vias)
        Un-optimized =  0.53% (1994    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405530 / 405811  vias)
        Weight 2     = 97.93% (397421  vias)
        Weight 1     =  2.00% (8109    vias)
        Un-optimized =  0.07% (264     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.88% (72977  / 73062   vias)
        Weight 2     = 99.69% (72833   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.07% (51      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.52% (37645  / 37828   vias)
        Weight 2     = 99.50% (37639   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.12% (44      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.74% (15522  / 15562   vias)
        Weight 2     = 99.38% (15466   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.26% (40      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8564    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8564    vias)
    Layer VIA7       =  2.01% (37     / 1841    vias)
        Weight 1     =  2.01% (37      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.99% (1804    vias)
    Layer VIA8       =  0.00% (0      / 222     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (222     vias)
 
  Total double via conversion rate    =  1.04% (9533 / 915667 vias)
 
    Layer VIA1       =  0.32% (1181   / 372777  vias)
    Layer VIA2       =  2.00% (8109   / 405811  vias)
    Layer VIA3       =  0.20% (144    / 73062   vias)
    Layer VIA4       =  0.02% (6      / 37828   vias)
    Layer VIA5       =  0.36% (56     / 15562   vias)
    Layer VIA6       =  0.00% (0      / 8564    vias)
    Layer VIA7       =  2.01% (37     / 1841    vias)
    Layer VIA8       =  0.00% (0      / 222     vias)
 
  The optimized via conversion rate based on total routed via count = 98.56% (902492 / 915667 vias)
 
    Layer VIA1       = 99.46% (370781 / 372777  vias)
        Weight 2     = 99.15% (369600  vias)
        Weight 1     =  0.32% (1181    vias)
        Un-optimized =  0.53% (1994    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405530 / 405811  vias)
        Weight 2     = 97.93% (397421  vias)
        Weight 1     =  2.00% (8109    vias)
        Un-optimized =  0.07% (264     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.88% (72977  / 73062   vias)
        Weight 2     = 99.69% (72833   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.07% (51      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.52% (37645  / 37828   vias)
        Weight 2     = 99.50% (37639   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.12% (44      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.74% (15522  / 15562   vias)
        Weight 2     = 99.38% (15466   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.26% (40      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8564    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8564    vias)
    Layer VIA7       =  2.01% (37     / 1841    vias)
        Weight 1     =  2.01% (37      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.99% (1804    vias)
    Layer VIA8       =  0.00% (0      / 222     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (222     vias)
 
[PGCLK TPLG ECO: End] Elapsed real time: 0:00:10 
[PGCLK TPLG ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:32 total=0:00:34
[PGCLK TPLG ECO: End] Stage (MB): Used   10  Alloctr   10  Proc    0 
[PGCLK TPLG ECO: End] Total (MB): Used  376  Alloctr  385  Proc 8734 
Topology ECO iteration 3 ended with 33 qualifying violations.
PG/CLK Topology ECO: Found 33 DRCs across 1 nets that will be rerouted.
Total number of nets = 103470, of which 0 are not extracted
Total number of open nets = 2, of which 0 are frozen
[PGCLK TPLG ECO: Init] Elapsed real time: 0:00:00 
[PGCLK TPLG ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[PGCLK TPLG ECO: Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[PGCLK TPLG ECO: Init] Total (MB): Used  376  Alloctr  385  Proc 8734 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  380  Alloctr  389  Proc 8734 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.global.*'
global.coarse_grid_refinement                           :	 true                
global.connect_pins_outside_routing_corridor            :	 true                
global.crosstalk_driven                                 :	 false               
global.custom_track_modeling_enhancement                :	 false               
global.deterministic                                    :	 on                  
global.double_pattern_utilization_by_layer_name         :	                     
global.eco_honor_target_dly                             :	 false               
global.effort_level                                     :	 medium              
global.enable_gr_graph_lock                             :	 false               
global.enforce_macro_track_utilization                  :	 false               
global.exclude_blocked_gcells_from_congestion_report    :	 false               
global.export_soft_congestion_maps                      :	 false               
global.extra_blocked_layer_utilization_reduction        :	 0                   
global.force_full_effort                                :	 false               
global.force_rerun_after_global_route_opt               :	 false               
global.insert_gr_via_ladders                            :	 false               
global.interactive_multithread_mode                     :	 true                
global.macro_area_iterations                            :	 0                   
global.macro_boundary_track_utilization                 :	 100                 
global.macro_boundary_width                             :	 5                   
global.macro_corner_track_utilization                   :	 100                 
global.report_congestion_enable_cell_snapping           :	 false               
global.span_pg_blk_nbr                                  :	 true                
global.timing_driven                                    :	 false               
global.timing_driven_effort_level                       :	 high                
global.via_cut_modeling                                 :	 false               
global.voltage_area_corner_track_utilization            :	 100                 

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1744.29,628.76)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build Tech Data] Total (MB): Used  395  Alloctr  403  Proc 8734 
Net statistics:
Total number of nets     = 103470
Number of nets to route  = 1
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 902
Number of nets with min-layer-mode soft-cost-low = 818
Number of nets with min-layer-mode soft-cost-medium = 84
Number of nets with max-layer-mode hard = 84
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
103467 nets are fully connected,
 of which 103467 are detail routed and 0 are global routed.
59 nets have non-default rule cts_w1_s2
	 59 non-user-specified nets, 59 non-user-specified clock nets, 0 user-specified nets
25 nets have non-default rule cts_w2_s2_vlg
	 25 non-user-specified nets, 25 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   47  Alloctr   47  Proc    0 
[End of Build All Nets] Total (MB): Used  442  Alloctr  450  Proc 8734 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Average gCell capacity  4.83	 on layer (1)	 M1
Average gCell capacity  8.57	 on layer (2)	 M2
Average gCell capacity  4.24	 on layer (3)	 M3
Average gCell capacity  4.33	 on layer (4)	 M4
Average gCell capacity  2.12	 on layer (5)	 M5
Average gCell capacity  2.56	 on layer (6)	 M6
Average gCell capacity  1.21	 on layer (7)	 M7
Average gCell capacity  1.24	 on layer (8)	 M8
Average gCell capacity  0.57	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.00	 on layer (2)	 M2
Average number of tracks per gCell 5.51	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.76	 on layer (5)	 M5
Average number of tracks per gCell 2.75	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 3921680
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used   62  Alloctr   62  Proc    0 
[End of Build Congestion map] Total (MB): Used  505  Alloctr  513  Proc 8734 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Net Count 1, Total HPWL 2373 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        1	Total HPWL         2373 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used  124  Alloctr  125  Proc    0 
[End of Build Data] Total (MB): Used  508  Alloctr  518  Proc 8734 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  179  Alloctr  181  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  684  Alloctr  694  Proc 8734 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Warning: Routed net VDD_LOW through blockages. (ZRT-104)
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Initial Routing] Total (MB): Used  691  Alloctr  700  Proc 8734 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  = 21754 Max = 22 GRCs = 20136 (2.57%)
Initial. H routing: Dmd-Cap  = 20219 Max =  4 (GRCs =  4) GRCs = 19819 (5.05%)
Initial. V routing: Dmd-Cap  =  1535 Max = 22 (GRCs =  1) GRCs =   317 (0.08%)
Initial. Both Dirs: Overflow = 23238 Max = 15 GRCs = 36828 (4.70%)
Initial. H routing: Overflow = 17235 Max =  3 (GRCs = 80) GRCs = 34919 (8.90%)
Initial. V routing: Overflow =  6002 Max = 15 (GRCs =  2) GRCs =  1909 (0.49%)
Initial. M1         Overflow =     5 Max =  1 (GRCs =  8) GRCs =     8 (0.00%)
Initial. M2         Overflow =  3978 Max = 15 (GRCs =  2) GRCs =   906 (0.23%)
Initial. M3         Overflow = 13035 Max =  3 (GRCs = 79) GRCs = 13959 (3.56%)
Initial. M4         Overflow =  1923 Max =  9 (GRCs =  4) GRCs =   851 (0.22%)
Initial. M5         Overflow =  1930 Max =  3 (GRCs =  1) GRCs =  2104 (0.54%)
Initial. M6         Overflow =    96 Max =  4 (GRCs =  1) GRCs =   131 (0.03%)
Initial. M7         Overflow =  2264 Max =  2 (GRCs = 15) GRCs = 18848 (4.81%)
Initial. M8         Overflow =     5 Max =  1 (GRCs = 21) GRCs =    21 (0.01%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =  2215 Max =  3 GRCs = 18959 (16.85%)
Initial. H routing: Overflow =  2180 Max =  2 (GRCs = 31) GRCs = 18842 (33.50%)
Initial. V routing: Overflow =    34 Max =  3 (GRCs =  1) GRCs =   117 (0.21%)
Initial. M1         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M2         Overflow =     4 Max =  2 (GRCs =  2) GRCs =     7 (0.01%)
Initial. M3         Overflow =    28 Max =  2 (GRCs = 18) GRCs =   106 (0.19%)
Initial. M4         Overflow =    11 Max =  3 (GRCs =  1) GRCs =    29 (0.05%)
Initial. M5         Overflow =     2 Max =  2 (GRCs =  1) GRCs =    14 (0.02%)
Initial. M6         Overflow =    17 Max =  2 (GRCs =  3) GRCs =    64 (0.11%)
Initial. M7         Overflow =  2149 Max =  2 (GRCs = 12) GRCs = 18720 (33.28%)
Initial. M8         Overflow =     1 Max =  1 (GRCs = 17) GRCs =    17 (0.03%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 163.06
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 37.50
Initial. Layer M3 wire length = 4.53
Initial. Layer M4 wire length = 18.63
Initial. Layer M5 wire length = 36.07
Initial. Layer M6 wire length = 49.07
Initial. Layer M7 wire length = 5.55
Initial. Layer M8 wire length = 11.70
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 152
Initial. Via VIA12SQ_C count = 41
Initial. Via VIA23SQ_C count = 17
Initial. Via VIA34SQ_C count = 16
Initial. Via VIA45SQ_C count = 16
Initial. Via VIA56SQ_C count = 16
Initial. Via VIA67SQ_C count = 16
Initial. Via VIA78SQ_C count = 16
Initial. Via VIA89_C count = 14
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Jan  5 14:04:04 2024
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  691  Alloctr  700  Proc 8734 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  = 21754 Max = 22 GRCs = 20136 (2.57%)
phase1. H routing: Dmd-Cap  = 20219 Max =  4 (GRCs =  4) GRCs = 19819 (5.05%)
phase1. V routing: Dmd-Cap  =  1535 Max = 22 (GRCs =  1) GRCs =   317 (0.08%)
phase1. Both Dirs: Overflow = 23238 Max = 15 GRCs = 36828 (4.70%)
phase1. H routing: Overflow = 17235 Max =  3 (GRCs = 80) GRCs = 34919 (8.90%)
phase1. V routing: Overflow =  6002 Max = 15 (GRCs =  2) GRCs =  1909 (0.49%)
phase1. M1         Overflow =     5 Max =  1 (GRCs =  8) GRCs =     8 (0.00%)
phase1. M2         Overflow =  3978 Max = 15 (GRCs =  2) GRCs =   906 (0.23%)
phase1. M3         Overflow = 13035 Max =  3 (GRCs = 79) GRCs = 13959 (3.56%)
phase1. M4         Overflow =  1923 Max =  9 (GRCs =  4) GRCs =   851 (0.22%)
phase1. M5         Overflow =  1930 Max =  3 (GRCs =  1) GRCs =  2104 (0.54%)
phase1. M6         Overflow =    96 Max =  4 (GRCs =  1) GRCs =   131 (0.03%)
phase1. M7         Overflow =  2264 Max =  2 (GRCs = 15) GRCs = 18848 (4.81%)
phase1. M8         Overflow =     5 Max =  1 (GRCs = 21) GRCs =    21 (0.01%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =  2215 Max =  3 GRCs = 18959 (16.85%)
phase1. H routing: Overflow =  2180 Max =  2 (GRCs = 31) GRCs = 18842 (33.50%)
phase1. V routing: Overflow =    34 Max =  3 (GRCs =  1) GRCs =   117 (0.21%)
phase1. M1         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M2         Overflow =     4 Max =  2 (GRCs =  2) GRCs =     7 (0.01%)
phase1. M3         Overflow =    28 Max =  2 (GRCs = 18) GRCs =   106 (0.19%)
phase1. M4         Overflow =    11 Max =  3 (GRCs =  1) GRCs =    29 (0.05%)
phase1. M5         Overflow =     2 Max =  2 (GRCs =  1) GRCs =    14 (0.02%)
phase1. M6         Overflow =    17 Max =  2 (GRCs =  3) GRCs =    64 (0.11%)
phase1. M7         Overflow =  2149 Max =  2 (GRCs = 12) GRCs = 18720 (33.28%)
phase1. M8         Overflow =     1 Max =  1 (GRCs = 17) GRCs =    17 (0.03%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 163.06
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 37.50
phase1. Layer M3 wire length = 4.53
phase1. Layer M4 wire length = 18.63
phase1. Layer M5 wire length = 36.07
phase1. Layer M6 wire length = 49.07
phase1. Layer M7 wire length = 5.55
phase1. Layer M8 wire length = 11.70
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 152
phase1. Via VIA12SQ_C count = 41
phase1. Via VIA23SQ_C count = 17
phase1. Via VIA34SQ_C count = 16
phase1. Via VIA45SQ_C count = 16
phase1. Via VIA56SQ_C count = 16
phase1. Via VIA67SQ_C count = 16
phase1. Via VIA78SQ_C count = 16
phase1. Via VIA89_C count = 14
phase1. Via VIA9RDL count = 0
phase1. completed.
Number of multi gcell level routed nets = 0
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used  307  Alloctr  308  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  691  Alloctr  700  Proc 8734 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[GR: Done] Stage (MB): Used  231  Alloctr  231  Proc    0 
[GR: Done] Total (MB): Used  611  Alloctr  621  Proc 8734 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  412  Alloctr  421  Proc 8734 
[PGCLK TPLG SPCL ECO: GR] Elapsed real time: 0:00:02 
[PGCLK TPLG SPCL ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[PGCLK TPLG SPCL ECO: GR] Stage (MB): Used   36  Alloctr   36  Proc    0 
[PGCLK TPLG SPCL ECO: GR] Total (MB): Used  412  Alloctr  421  Proc 8734 

Start track assignment

Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.track.*'
track.allow_wire_outside_gcell                          :	 false               
track.crosstalk_driven                                  :	 false               
track.timing_driven                                     :	 false               

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   11  Alloctr   10  Proc    0 
[Track Assign: Read routes] Total (MB): Used  387  Alloctr  396  Proc 8734 

Start initial assignment
Routed partition 1/3        
Routed partition 2/3        
Routed partition 3/3        

Number of wires with overlap after iteration 0 = 95 of 217


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used   11  Alloctr   10  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  387  Alloctr  396  Proc 8734 

Reroute to fix overlaps (iter = 1)
Routed partition 1/3        
Routed partition 2/3        
Routed partition 3/3        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used   11  Alloctr   10  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  387  Alloctr  396  Proc 8734 

Number of wires with overlap after iteration 1 = 63 of 165


Wire length and via report:
---------------------------
Number of M1 wires: 35 		  : 0
Number of M2 wires: 39 		 VIA12SQ_C: 58
Number of M3 wires: 23 		 VIA23SQ_C: 25
Number of M4 wires: 13 		 VIA34SQ_C: 18
Number of M5 wires: 10 		 VIA45SQ_C: 16
Number of M6 wires: 16 		 VIA56SQ_C: 18
Number of M7 wires: 12 		 VIA67SQ_C: 20
Number of M8 wires: 17 		 VIA78SQ_C: 22
Number of M9 wires: 0 		 VIA89_C: 14
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 165 		 vias: 191

Total M1 wire length: 11.4
Total M2 wire length: 41.4
Total M3 wire length: 11.4
Total M4 wire length: 18.2
Total M5 wire length: 38.9
Total M6 wire length: 47.4
Total M7 wire length: 15.3
Total M8 wire length: 16.5
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 200.5

Longest M1 wire length: 1.5
Longest M2 wire length: 4.4
Longest M3 wire length: 3.8
Longest M4 wire length: 4.6
Longest M5 wire length: 12.8
Longest M6 wire length: 10.3
Longest M7 wire length: 3.0
Longest M8 wire length: 6.1
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 59 
net(clk) has floating ports (dbId = 1 idx_ = 1 numNodes = 2 numEdges = 0 numCmps = 2)
Total number of nets = 103470, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  376  Alloctr  385  Proc 8734 
[PGCLK TPLG ECO: CDR] Elapsed real time: 0:00:02 
[PGCLK TPLG ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[PGCLK TPLG ECO: CDR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[PGCLK TPLG ECO: CDR] Total (MB): Used  376  Alloctr  385  Proc 8734 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.detail.*'
detail.allow_default_rule_nets_via_ladder_lower_layer_connection:	 false               
detail.allow_ndr_nets_via_ladder_lower_layer_connection :	 false               
detail.antenna                                          :	 true                
detail.antenna_fixing_preference                        :	 hop_layers          
detail.antenna_on_iteration                             :	 1                   
detail.antenna_verbose_level                            :	 1                   
detail.check_antenna_for_open_nets                      :	 false               
detail.check_antenna_on_diode_pins                      :	 false               
detail.check_antenna_on_pg                              :	 false               
detail.check_patchable_drc_from_fixed_shapes            :	 false               
detail.check_pin_min_area_min_length                    :	 true                
detail.check_port_min_area_min_length                   :	 true                
detail.continue_after_large_design_rule_value_error     :	 false               
detail.debug_check_cellmap_query_for_diodes             :	 false               
detail.debug_determinism_level                          :	 0                   
detail.default_diode_protection                         :	 0                   
detail.default_gate_size                                :	 -1                  
detail.default_nwell_size                               :	 -1                  
detail.default_port_external_antenna_area               :	 0                   
detail.default_port_external_gate_size                  :	 -1                  
detail.default_port_external_nwell_size                 :	 -1                  
detail.delete_redundant_diodes_during_routing           :	 false               
detail.detail_route_special_design_rule_fixing_stage    :	 late_routing        
detail.diagonal_min_width                               :	 true                
detail.diode_insertion_mode                             :	 new_and_spare       
detail.diode_libcell_names                              :	                     
detail.diode_preference                                 :	 none                
detail.drc_convergence_effort_level                     :	 medium              
detail.eco_max_number_of_iterations                     :	 -1                  
detail.eco_route_special_design_rule_fixing_stage       :	 late_routing        
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.elapsed_time_limit                               :	 -1                  
detail.enable_fixing_selective_design_rule_violations_on_fixed_shapes:	 false               
detail.enable_ndr_tapering_on_voltage_rule              :	 true                
detail.enable_separate_pgate_ngate_antenna_ratio_check  :	 false               
detail.force_max_number_iterations                      :	 false               
detail.generate_extra_off_grid_pin_tracks               :	 false               
detail.generate_off_grid_feed_through_tracks            :	 low                 
detail.group_route_special_design_rule_fixing_stage     :	 late_routing        
detail.hop_layers_to_fix_antenna                        :	 true                
detail.ignore_drc                                       :	 {same_net_metal_space false} {same_net_enclosed_cut_space false} {all_same_net_drc_for_frozen_net false}
detail.incremental_detail_route_special_design_rule_fixing_stage:	 late_routing        
detail.insert_diodes_during_routing                     :	 false               
detail.insert_redundant_vias_layer_order_low_to_high    :	 false               
detail.macro_pin_antenna_mode                           :	 normal              
detail.max_antenna_pin_count                            :	 -1                  
detail.merge_gates_for_antenna                          :	 true                
detail.ndr_layer_based_taper_distance_threshold         :	 -1                  
detail.optimize_partition_size_for_drc                  :	 false               
detail.optimize_tie_off_effort_level                    :	 low                 
detail.optimize_wire_via_effort_level                   :	 low                 
detail.pin_taper_mode                                   :	 default_width       
detail.port_antenna_mode                                :	 float               
detail.post_process_special_design_rule_fixing_stage    :	 late_routing        
detail.repair_shorts_over_macros_effort_level           :	 off                 
detail.repair_shorts_over_macros_verbose                :	 false               
detail.report_antenna_for_must_join_port_root           :	 false               
detail.report_ignore_drc                                :	                     
detail.reuse_filler_locations_for_diodes                :	 true                
detail.save_after_iterations                            :	                     
detail.save_cell_prefix                                 :	 DR                  
detail.shift_diode_locations_for_port_protection        :	 false               
detail.skip_antenna_analysis_for_nets                   :	                     
detail.skip_antenna_fixing_for_nets                     :	                     
detail.timing_driven                                    :	 false               
detail.top_layer_antenna_fix_threshold                  :	 -1                  
detail.topology_eco_effort_level                        :	 medium              
detail.use_default_width_for_min_area_min_len_stub      :	 false               
detail.use_lower_hierarchy_for_port_diodes              :	 false               
detail.use_wide_wire_effort_level                       :	 off                 
detail.use_wide_wire_to_input_pin                       :	 false               
detail.use_wide_wire_to_macro_pin                       :	 false               
detail.use_wide_wire_to_output_pin                      :	 false               
detail.use_wide_wire_to_pad_pin                         :	 same_as_macro_pin   
detail.use_wide_wire_to_port                            :	 same_as_macro_pin   
detail.user_defined_partition                           :	                     
detail.var_spacing_to_same_net                          :	 false               
detail.via_ladder_upper_layer_via_connection_mode       :	 above               

Printing options for 'route.auto_via_ladder.*'
auto_via_ladder.allow_drcs                              :	 false               
auto_via_ladder.allow_patching                          :	 false               
auto_via_ladder.allow_samenet_intersection              :	 false               
auto_via_ladder.allow_via_array_as_single_cut           :	 false               
auto_via_ladder.apply_app_options_to_insert_via_ladders_command:	 false               
auto_via_ladder.auto_stagger                            :	 false               
auto_via_ladder.auto_stagger_for_em_via_ladder_max_number_stagger_tracks_per_level:	 15                  
auto_via_ladder.auto_stagger_max_number_stagger_tracks_per_level:	 9                   
auto_via_ladder.bias_top_layer_to_samenet_connection    :	 false               
auto_via_ladder.check_drcs_on_existing_via_ladders      :	 false               
auto_via_ladder.clean                                   :	 false               
auto_via_ladder.connect_within_metal                    :	 false               
auto_via_ladder.connect_within_metal_for_em_via_ladder  :	 same_as_global      
auto_via_ladder.connect_within_metal_for_via_ladder     :	 same_as_global      
auto_via_ladder.connect_within_pin_mode                 :	 {all off} {via_ladder off} {pattern_must_join off}
auto_via_ladder.default_width_ndr_promotable_on_nonreserved_tracks:	 true                
auto_via_ladder.enable_em_to_performance_via_ladder_update:	 false               
auto_via_ladder.generate_center_track_on_off_grid_pattern_must_join_pin_shapes:	 false               
auto_via_ladder.generate_track_width_by_layer_name      :	                     
auto_via_ladder.ignore_min_max_layer_constraints        :	 false               
auto_via_ladder.ignore_rippable_shapes                  :	 false               
auto_via_ladder.ignore_routing_shape_drcs               :	 false               
auto_via_ladder.ndr_mode                                :	 full                
auto_via_ladder.ndr_on_top_layer_only                   :	 false               
auto_via_ladder.pattern_must_join_max_number_stagger_tracks:	                     
auto_via_ladder.pattern_must_join_over_pin_layer        :	 1                   
auto_via_ladder.pin_access_aware                        :	 true                
auto_via_ladder.relax_line_end_via_enclosure_rule       :	 false               
auto_via_ladder.relax_pin_layer_metal_spacing_rules     :	 false               
auto_via_ladder.remove_routing_shapes_below_net_via_ladder_top_layer:	 false               
auto_via_ladder.report_all_via_ladders                  :	 true                
auto_via_ladder.shift_vias_on_transition_layers         :	 false               
auto_via_ladder.strictly_honor_cut_table                :	 false               
auto_via_ladder.top_layer_to_samenet_min_nonzero_distance:	 0                   
auto_via_ladder.update_during_route                     :	 false               
auto_via_ladder.update_on_route_group_nets_only         :	 false               
auto_via_ladder.update_pattern_must_join_during_route   :	 true                
auto_via_ladder.user_debug                              :	 false               
auto_via_ladder.verbose                                 :	 false               

Information: RC layer preference is turned on for this design. (ZRT-613)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net reset. The pin reset on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[2]. The pin pwr_ctrl[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[1]. The pin pwr_ctrl[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[0]. The pin pwr_ctrl[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net shutdown. The pin shutdown on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net isolate. The pin isolate on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[7]. The pin cmd[7] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[6]. The pin cmd[6] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[5]. The pin cmd[5] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[4]. The pin cmd[4] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[3]. The pin cmd[3] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[2]. The pin cmd[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[1]. The pin cmd[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[0]. The pin cmd[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[255]. The pin op1[255] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[254]. The pin op1[254] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[253]. The pin op1[253] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[252]. The pin op1[252] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[251]. The pin op1[251] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[250]. The pin op1[250] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[249]. The pin op1[249] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[248]. The pin op1[248] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[247]. The pin op1[247] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[246]. The pin op1[246] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[245]. The pin op1[245] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[244]. The pin op1[244] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[243]. The pin op1[243] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[242]. The pin op1[242] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[241]. The pin op1[241] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[240]. The pin op1[240] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[239]. The pin op1[239] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[238]. The pin op1[238] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[237]. The pin op1[237] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[236]. The pin op1[236] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[235]. The pin op1[235] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[234]. The pin op1[234] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[233]. The pin op1[233] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[232]. The pin op1[232] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[231]. The pin op1[231] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[230]. The pin op1[230] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[229]. The pin op1[229] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[228]. The pin op1[228] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[227]. The pin op1[227] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[226]. The pin op1[226] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[225]. The pin op1[225] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[224]. The pin op1[224] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[223]. The pin op1[223] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[222]. The pin op1[222] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[221]. The pin op1[221] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[220]. The pin op1[220] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[219]. The pin op1[219] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[218]. The pin op1[218] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[217]. The pin op1[217] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[216]. The pin op1[216] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[215]. The pin op1[215] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[214]. The pin op1[214] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[213]. The pin op1[213] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[212]. The pin op1[212] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[211]. The pin op1[211] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[210]. The pin op1[210] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[209]. The pin op1[209] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[208]. The pin op1[208] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[207]. The pin op1[207] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[206]. The pin op1[206] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[205]. The pin op1[205] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[204]. The pin op1[204] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[203]. The pin op1[203] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[202]. The pin op1[202] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[201]. The pin op1[201] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[200]. The pin op1[200] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[199]. The pin op1[199] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[198]. The pin op1[198] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[197]. The pin op1[197] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[196]. The pin op1[196] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[195]. The pin op1[195] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[194]. The pin op1[194] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[193]. The pin op1[193] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[192]. The pin op1[192] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[191]. The pin op1[191] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[190]. The pin op1[190] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[189]. The pin op1[189] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[188]. The pin op1[188] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[187]. The pin op1[187] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[186]. The pin op1[186] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[185]. The pin op1[185] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[184]. The pin op1[184] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[183]. The pin op1[183] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[182]. The pin op1[182] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[181]. The pin op1[181] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[180]. The pin op1[180] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[179]. The pin op1[179] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[178]. The pin op1[178] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[177]. The pin op1[177] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[176]. The pin op1[176] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[175]. The pin op1[175] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[174]. The pin op1[174] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[173]. The pin op1[173] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[172]. The pin op1[172] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[171]. The pin op1[171] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[170]. The pin op1[170] on cell bslice does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1072 nets as they don't have enough gate area info.

Begin ECO DRC check ...

Checked	2/270 Partitions, Violations =	33
Checked	10/270 Partitions, Violations =	33
Checked	20/270 Partitions, Violations =	33
Checked	30/270 Partitions, Violations =	33
Checked	40/270 Partitions, Violations =	33
Checked	50/270 Partitions, Violations =	33
Checked	60/270 Partitions, Violations =	33
Checked	70/270 Partitions, Violations =	33
Checked	80/270 Partitions, Violations =	33
Checked	90/270 Partitions, Violations =	33
Checked	100/270 Partitions, Violations =	33
Checked	110/270 Partitions, Violations =	33
Checked	120/270 Partitions, Violations =	33
Checked	130/270 Partitions, Violations =	33
Checked	140/270 Partitions, Violations =	33
Checked	150/270 Partitions, Violations =	33
Checked	160/270 Partitions, Violations =	33
Checked	170/270 Partitions, Violations =	33
Checked	181/270 Partitions, Violations =	33
Checked	191/270 Partitions, Violations =	33
Checked	200/270 Partitions, Violations =	33
Checked	210/270 Partitions, Violations =	33
Checked	220/270 Partitions, Violations =	33
Checked	230/270 Partitions, Violations =	33
Checked	240/270 Partitions, Violations =	33
Checked	250/270 Partitions, Violations =	33
Checked	260/270 Partitions, Violations =	48
Checked	270/270 Partitions, Violations =	149

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	149

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  456  Alloctr  465  Proc 8734 

Total Wire Length =                    3650484 micron
Total Number of Contacts =             915727
Total Number of Wires =                999461
Total Number of PtConns =              55344
Total Number of Routed Wires =       999461
Total Routed Wire Length =           3647708 micron
Total Number of Routed Contacts =       915727
	Layer                 M1 :      87220 micron
	Layer                 M2 :     933568 micron
	Layer                 M3 :    1203699 micron
	Layer                 M4 :     284978 micron
	Layer                 M5 :     674505 micron
	Layer                 M6 :     155054 micron
	Layer                 M7 :     289194 micron
	Layer                 M8 :      22267 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        203
	Via                VIA89 :         24
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1800
	Via           VIA78BAR_C :         11
	Via        VIA78SQ_C_2x1 :         37
	Via       VIA67SQ_C(rot) :       8572
	Via            VIA56SQ_C :         50
	Via           VIA56BAR_C :      15391
	Via      VIA56BAR_C(rot) :         41
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :         52
	Via           VIA45BAR_C :         34
	Via      VIA45BAR_C(rot) :      37602
	Via            VIA45LG_C :        137
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          6
	Via            VIA34SQ_C :         65
	Via           VIA34BAR_C :      72360
	Via      VIA34BAR_C(rot) :        465
	Via            VIA34LG_C :         34
	Via        VIA34SQ_C_2x1 :         10
	Via   VIA34SQ_C(rot)_1x2 :         92
	Via        VIA34SQ_C_1x2 :         42
	Via       VIA23SQ_C(rot) :        285
	Via           VIA23BAR_C :      10456
	Via      VIA23BAR_C(rot) :     386939
	Via       VIA23LG_C(rot) :         17
	Via   VIA23SQ_C(rot)_1x2 :       8094
	Via   VIA23SQ_C(rot)_2x1 :         14
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       1911
	Via       VIA12SQ_C(rot) :        140
	Via           VIA12BAR_C :     348896
	Via      VIA12BAR_C(rot) :      20588
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         22
	Via        VIA12BAR(rot) :         62
	Via        VIA12SQ_C_2x1 :       1087
	Via   VIA12SQ_C(rot)_1x2 :         80
	Via   VIA12SQ_C(rot)_2x1 :          6
	Via        VIA12SQ_C_1x2 :          6
	Via          VIA12SQ_2x1 :          1
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.55% (902420 / 915727 vias)
 
    Layer VIA1       = 99.45% (370749 / 372802  vias)
        Weight 2     = 99.13% (369568  vias)
        Weight 1     =  0.32% (1181    vias)
        Un-optimized =  0.55% (2051    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405504 / 405806  vias)
        Weight 2     = 97.93% (397395  vias)
        Weight 1     =  2.00% (8109    vias)
        Un-optimized =  0.07% (285     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.86% (72969  / 73068   vias)
        Weight 2     = 99.67% (72825   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.09% (65      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.50% (37642  / 37833   vias)
        Weight 2     = 99.48% (37636   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.14% (52      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.68% (15519  / 15569   vias)
        Weight 2     = 99.32% (15463   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.32% (50      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8572    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8572    vias)
    Layer VIA7       =  2.00% (37     / 1848    vias)
        Weight 1     =  2.00% (37      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.00% (1811    vias)
    Layer VIA8       =  0.00% (0      / 229     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (229     vias)
 
  Total double via conversion rate    =  1.04% (9533 / 915727 vias)
 
    Layer VIA1       =  0.32% (1181   / 372802  vias)
    Layer VIA2       =  2.00% (8109   / 405806  vias)
    Layer VIA3       =  0.20% (144    / 73068   vias)
    Layer VIA4       =  0.02% (6      / 37833   vias)
    Layer VIA5       =  0.36% (56     / 15569   vias)
    Layer VIA6       =  0.00% (0      / 8572    vias)
    Layer VIA7       =  2.00% (37     / 1848    vias)
    Layer VIA8       =  0.00% (0      / 229     vias)
 
  The optimized via conversion rate based on total routed via count = 98.55% (902420 / 915727 vias)
 
    Layer VIA1       = 99.45% (370749 / 372802  vias)
        Weight 2     = 99.13% (369568  vias)
        Weight 1     =  0.32% (1181    vias)
        Un-optimized =  0.55% (2051    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405504 / 405806  vias)
        Weight 2     = 97.93% (397395  vias)
        Weight 1     =  2.00% (8109    vias)
        Un-optimized =  0.07% (285     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.86% (72969  / 73068   vias)
        Weight 2     = 99.67% (72825   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.09% (65      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.50% (37642  / 37833   vias)
        Weight 2     = 99.48% (37636   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.14% (52      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.68% (15519  / 15569   vias)
        Weight 2     = 99.32% (15463   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.32% (50      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8572    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8572    vias)
    Layer VIA7       =  2.00% (37     / 1848    vias)
        Weight 1     =  2.00% (37      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.00% (1811    vias)
    Layer VIA8       =  0.00% (0      / 229     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (229     vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  457  Alloctr  466  Proc 8734 
Total number of nets = 103470, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net reset. The pin reset on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[2]. The pin pwr_ctrl[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[1]. The pin pwr_ctrl[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[0]. The pin pwr_ctrl[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net shutdown. The pin shutdown on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net isolate. The pin isolate on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[7]. The pin cmd[7] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[6]. The pin cmd[6] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[5]. The pin cmd[5] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[4]. The pin cmd[4] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[3]. The pin cmd[3] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[2]. The pin cmd[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[1]. The pin cmd[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[0]. The pin cmd[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[255]. The pin op1[255] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[254]. The pin op1[254] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[253]. The pin op1[253] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[252]. The pin op1[252] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[251]. The pin op1[251] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[250]. The pin op1[250] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[249]. The pin op1[249] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[248]. The pin op1[248] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[247]. The pin op1[247] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[246]. The pin op1[246] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[245]. The pin op1[245] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[244]. The pin op1[244] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[243]. The pin op1[243] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[242]. The pin op1[242] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[241]. The pin op1[241] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[240]. The pin op1[240] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[239]. The pin op1[239] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[238]. The pin op1[238] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[237]. The pin op1[237] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[236]. The pin op1[236] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[235]. The pin op1[235] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[234]. The pin op1[234] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[233]. The pin op1[233] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[232]. The pin op1[232] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[231]. The pin op1[231] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[230]. The pin op1[230] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[229]. The pin op1[229] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[228]. The pin op1[228] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[227]. The pin op1[227] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[226]. The pin op1[226] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[225]. The pin op1[225] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[224]. The pin op1[224] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[223]. The pin op1[223] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[222]. The pin op1[222] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[221]. The pin op1[221] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[220]. The pin op1[220] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[219]. The pin op1[219] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[218]. The pin op1[218] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[217]. The pin op1[217] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[216]. The pin op1[216] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[215]. The pin op1[215] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[214]. The pin op1[214] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[213]. The pin op1[213] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[212]. The pin op1[212] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[211]. The pin op1[211] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[210]. The pin op1[210] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[209]. The pin op1[209] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[208]. The pin op1[208] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[207]. The pin op1[207] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[206]. The pin op1[206] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[205]. The pin op1[205] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[204]. The pin op1[204] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[203]. The pin op1[203] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[202]. The pin op1[202] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[201]. The pin op1[201] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[200]. The pin op1[200] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[199]. The pin op1[199] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[198]. The pin op1[198] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[197]. The pin op1[197] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[196]. The pin op1[196] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[195]. The pin op1[195] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[194]. The pin op1[194] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[193]. The pin op1[193] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[192]. The pin op1[192] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[191]. The pin op1[191] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[190]. The pin op1[190] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[189]. The pin op1[189] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[188]. The pin op1[188] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[187]. The pin op1[187] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[186]. The pin op1[186] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[185]. The pin op1[185] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[184]. The pin op1[184] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[183]. The pin op1[183] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[182]. The pin op1[182] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[181]. The pin op1[181] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[180]. The pin op1[180] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[179]. The pin op1[179] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[178]. The pin op1[178] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[177]. The pin op1[177] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[176]. The pin op1[176] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[175]. The pin op1[175] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[174]. The pin op1[174] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[173]. The pin op1[173] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[172]. The pin op1[172] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[171]. The pin op1[171] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[170]. The pin op1[170] on cell bslice does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1072 nets as they don't have enough gate area info.
Start DR iteration 0: non-uniform partition
Routed	1/11 Partitions, Violations =	125
Routed	2/11 Partitions, Violations =	108
Routed	3/11 Partitions, Violations =	108
Routed	4/11 Partitions, Violations =	111
Routed	5/11 Partitions, Violations =	106
Routed	6/11 Partitions, Violations =	37
Routed	7/11 Partitions, Violations =	45
Routed	8/11 Partitions, Violations =	28
Routed	9/11 Partitions, Violations =	21
Routed	10/11 Partitions, Violations =	19
Routed	11/11 Partitions, Violations =	13

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 3
	Less than minimum area : 1
	Same net spacing : 3
	Secondary pg pin maximum connections : 3
	Short : 6

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 0] Stage (MB): Used   80  Alloctr   80  Proc    0 
[Iter 0] Total (MB): Used  456  Alloctr  465  Proc 8734 

End DR iteration 0 with 11 parts

Start DR iteration 1: non-uniform partition
Routed	1/4 Partitions, Violations =	14
Routed	2/4 Partitions, Violations =	10
Routed	3/4 Partitions, Violations =	10
Routed	4/4 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	6
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum area : 1
	Secondary pg pin maximum connections : 3
	Short : 2

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 1] Stage (MB): Used   80  Alloctr   80  Proc    0 
[Iter 1] Total (MB): Used  456  Alloctr  465  Proc 8734 

End DR iteration 1 with 4 parts

Start DR iteration 2: non-uniform partition
Routed	1/3 Partitions, Violations =	2
Routed	2/3 Partitions, Violations =	4
Routed	3/3 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	6
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum area : 2
	Secondary pg pin maximum connections : 4

[Iter 2] Elapsed real time: 0:00:03 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:12
[Iter 2] Stage (MB): Used   80  Alloctr   80  Proc    0 
[Iter 2] Total (MB): Used  456  Alloctr  465  Proc 8734 

End DR iteration 2 with 3 parts

Start DR iteration 3: non-uniform partition
Routed	1/2 Partitions, Violations =	0
Routed	2/2 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	6
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum area : 2
	Secondary pg pin maximum connections : 4

[Iter 3] Elapsed real time: 0:00:03 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[Iter 3] Stage (MB): Used   80  Alloctr   80  Proc    0 
[Iter 3] Total (MB): Used  456  Alloctr  465  Proc 8734 

End DR iteration 3 with 2 parts

Start DR iteration 4: non-uniform partition
Routed	1/2 Partitions, Violations =	0
Routed	2/2 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	6
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum area : 3
	Secondary pg pin maximum connections : 3

[Iter 4] Elapsed real time: 0:00:04 
[Iter 4] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:18
[Iter 4] Stage (MB): Used   80  Alloctr   80  Proc    0 
[Iter 4] Total (MB): Used  456  Alloctr  465  Proc 8734 

End DR iteration 4 with 2 parts

	@@@@ Total nets not meeting constraints =	0

Stop DR since reached max number of iterations


DR finished with 15 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Less than minimum area : 3
	Secondary pg pin maximum connections : 12


Total Wire Length =                    3650509 micron
Total Number of Contacts =             915716
Total Number of Wires =                999407
Total Number of PtConns =              55420
Total Number of Routed Wires =       999407
Total Routed Wire Length =           3647719 micron
Total Number of Routed Contacts =       915716
	Layer                 M1 :      87211 micron
	Layer                 M2 :     933586 micron
	Layer                 M3 :    1203744 micron
	Layer                 M4 :     285045 micron
	Layer                 M5 :     674497 micron
	Layer                 M6 :     154993 micron
	Layer                 M7 :     289173 micron
	Layer                 M8 :      22259 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        190
	Via                VIA89 :         35
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1795
	Via           VIA78BAR_C :         13
	Via        VIA78SQ_C_2x1 :         39
	Via       VIA67SQ_C(rot) :       8572
	Via            VIA56SQ_C :         98
	Via           VIA56BAR_C :      15352
	Via      VIA56BAR_C(rot) :         39
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :        100
	Via           VIA45BAR_C :         34
	Via      VIA45BAR_C(rot) :      37561
	Via            VIA45LG_C :        137
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          6
	Via            VIA34SQ_C :        105
	Via           VIA34BAR_C :      72320
	Via      VIA34BAR_C(rot) :        465
	Via            VIA34LG_C :         34
	Via        VIA34SQ_C_2x1 :         10
	Via   VIA34SQ_C(rot)_1x2 :         92
	Via        VIA34SQ_C_1x2 :         42
	Via       VIA23SQ_C(rot) :        320
	Via           VIA23BAR_C :      10453
	Via      VIA23BAR_C(rot) :     386910
	Via       VIA23LG_C(rot) :         17
	Via   VIA23SQ_C(rot)_1x2 :       8094
	Via   VIA23SQ_C(rot)_2x1 :         14
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       1908
	Via       VIA12SQ_C(rot) :        140
	Via           VIA12BAR_C :     348879
	Via      VIA12BAR_C(rot) :      20583
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         22
	Via        VIA12BAR(rot) :         62
	Via        VIA12SQ_C_2x1 :       1087
	Via   VIA12SQ_C(rot)_1x2 :         80
	Via   VIA12SQ_C(rot)_2x1 :          6
	Via        VIA12SQ_C_1x2 :          6
	Via          VIA12SQ_2x1 :          1
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.53% (902246 / 915716 vias)
 
    Layer VIA1       = 99.45% (370727 / 372777  vias)
        Weight 2     = 99.13% (369546  vias)
        Weight 1     =  0.32% (1181    vias)
        Un-optimized =  0.55% (2048    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.92% (405472 / 405809  vias)
        Weight 2     = 97.92% (397363  vias)
        Weight 1     =  2.00% (8109    vias)
        Un-optimized =  0.08% (320     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.81% (72929  / 73068   vias)
        Weight 2     = 99.61% (72785   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.14% (105     vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.37% (37601  / 37840   vias)
        Weight 2     = 99.35% (37595   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.26% (100     vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.37% (15478  / 15576   vias)
        Weight 2     = 99.01% (15422   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.63% (98      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8572    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8572    vias)
    Layer VIA7       =  2.11% (39     / 1847    vias)
        Weight 1     =  2.11% (39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.89% (1808    vias)
    Layer VIA8       =  0.00% (0      / 227     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (227     vias)
 
  Total double via conversion rate    =  1.04% (9535 / 915716 vias)
 
    Layer VIA1       =  0.32% (1181   / 372777  vias)
    Layer VIA2       =  2.00% (8109   / 405809  vias)
    Layer VIA3       =  0.20% (144    / 73068   vias)
    Layer VIA4       =  0.02% (6      / 37840   vias)
    Layer VIA5       =  0.36% (56     / 15576   vias)
    Layer VIA6       =  0.00% (0      / 8572    vias)
    Layer VIA7       =  2.11% (39     / 1847    vias)
    Layer VIA8       =  0.00% (0      / 227     vias)
 
  The optimized via conversion rate based on total routed via count = 98.53% (902246 / 915716 vias)
 
    Layer VIA1       = 99.45% (370727 / 372777  vias)
        Weight 2     = 99.13% (369546  vias)
        Weight 1     =  0.32% (1181    vias)
        Un-optimized =  0.55% (2048    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.92% (405472 / 405809  vias)
        Weight 2     = 97.92% (397363  vias)
        Weight 1     =  2.00% (8109    vias)
        Un-optimized =  0.08% (320     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.81% (72929  / 73068   vias)
        Weight 2     = 99.61% (72785   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.14% (105     vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.37% (37601  / 37840   vias)
        Weight 2     = 99.35% (37595   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.26% (100     vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.37% (15478  / 15576   vias)
        Weight 2     = 99.01% (15422   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.63% (98      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8572    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8572    vias)
    Layer VIA7       =  2.11% (39     / 1847    vias)
        Weight 1     =  2.11% (39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.89% (1808    vias)
    Layer VIA8       =  0.00% (0      / 227     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (227     vias)
 

Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 2                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 true                
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.25                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.detail.*'
detail.allow_default_rule_nets_via_ladder_lower_layer_connection:	 false               
detail.allow_ndr_nets_via_ladder_lower_layer_connection :	 false               
detail.antenna                                          :	 true                
detail.antenna_fixing_preference                        :	 hop_layers          
detail.antenna_on_iteration                             :	 1                   
detail.antenna_verbose_level                            :	 1                   
detail.check_antenna_for_open_nets                      :	 false               
detail.check_antenna_on_diode_pins                      :	 false               
detail.check_antenna_on_pg                              :	 false               
detail.check_patchable_drc_from_fixed_shapes            :	 false               
detail.check_pin_min_area_min_length                    :	 true                
detail.check_port_min_area_min_length                   :	 true                
detail.continue_after_large_design_rule_value_error     :	 false               
detail.debug_check_cellmap_query_for_diodes             :	 false               
detail.debug_determinism_level                          :	 0                   
detail.default_diode_protection                         :	 0                   
detail.default_gate_size                                :	 -1                  
detail.default_nwell_size                               :	 -1                  
detail.default_port_external_antenna_area               :	 0                   
detail.default_port_external_gate_size                  :	 -1                  
detail.default_port_external_nwell_size                 :	 -1                  
detail.delete_redundant_diodes_during_routing           :	 false               
detail.detail_route_special_design_rule_fixing_stage    :	 late_routing        
detail.diagonal_min_width                               :	 true                
detail.diode_insertion_mode                             :	 new_and_spare       
detail.diode_libcell_names                              :	                     
detail.diode_preference                                 :	 none                
detail.drc_convergence_effort_level                     :	 medium              
detail.eco_max_number_of_iterations                     :	 -1                  
detail.eco_route_special_design_rule_fixing_stage       :	 late_routing        
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.elapsed_time_limit                               :	 -1                  
detail.enable_fixing_selective_design_rule_violations_on_fixed_shapes:	 false               
detail.enable_ndr_tapering_on_voltage_rule              :	 true                
detail.enable_separate_pgate_ngate_antenna_ratio_check  :	 false               
detail.force_max_number_iterations                      :	 false               
detail.generate_extra_off_grid_pin_tracks               :	 false               
detail.generate_off_grid_feed_through_tracks            :	 low                 
detail.group_route_special_design_rule_fixing_stage     :	 late_routing        
detail.hop_layers_to_fix_antenna                        :	 true                
detail.ignore_drc                                       :	 {same_net_metal_space false} {same_net_enclosed_cut_space false} {all_same_net_drc_for_frozen_net false}
detail.incremental_detail_route_special_design_rule_fixing_stage:	 late_routing        
detail.insert_diodes_during_routing                     :	 false               
detail.insert_redundant_vias_layer_order_low_to_high    :	 false               
detail.macro_pin_antenna_mode                           :	 normal              
detail.max_antenna_pin_count                            :	 -1                  
detail.merge_gates_for_antenna                          :	 true                
detail.ndr_layer_based_taper_distance_threshold         :	 -1                  
detail.optimize_partition_size_for_drc                  :	 false               
detail.optimize_tie_off_effort_level                    :	 low                 
detail.optimize_wire_via_effort_level                   :	 low                 
detail.pin_taper_mode                                   :	 default_width       
detail.port_antenna_mode                                :	 float               
detail.post_process_special_design_rule_fixing_stage    :	 late_routing        
detail.repair_shorts_over_macros_effort_level           :	 off                 
detail.repair_shorts_over_macros_verbose                :	 false               
detail.report_antenna_for_must_join_port_root           :	 false               
detail.report_ignore_drc                                :	                     
detail.reuse_filler_locations_for_diodes                :	 true                
detail.save_after_iterations                            :	                     
detail.save_cell_prefix                                 :	 DR                  
detail.shift_diode_locations_for_port_protection        :	 false               
detail.skip_antenna_analysis_for_nets                   :	                     
detail.skip_antenna_fixing_for_nets                     :	                     
detail.timing_driven                                    :	 false               
detail.top_layer_antenna_fix_threshold                  :	 -1                  
detail.topology_eco_effort_level                        :	 medium              
detail.use_default_width_for_min_area_min_len_stub      :	 false               
detail.use_lower_hierarchy_for_port_diodes              :	 false               
detail.use_wide_wire_effort_level                       :	 off                 
detail.use_wide_wire_to_input_pin                       :	 false               
detail.use_wide_wire_to_macro_pin                       :	 false               
detail.use_wide_wire_to_output_pin                      :	 false               
detail.use_wide_wire_to_pad_pin                         :	 same_as_macro_pin   
detail.use_wide_wire_to_port                            :	 same_as_macro_pin   
detail.user_defined_partition                           :	                     
detail.var_spacing_to_same_net                          :	 false               
detail.via_ladder_upper_layer_via_connection_mode       :	 above               

Printing options for 'route.auto_via_ladder.*'
auto_via_ladder.allow_drcs                              :	 false               
auto_via_ladder.allow_patching                          :	 false               
auto_via_ladder.allow_samenet_intersection              :	 false               
auto_via_ladder.allow_via_array_as_single_cut           :	 false               
auto_via_ladder.apply_app_options_to_insert_via_ladders_command:	 false               
auto_via_ladder.auto_stagger                            :	 false               
auto_via_ladder.auto_stagger_for_em_via_ladder_max_number_stagger_tracks_per_level:	 15                  
auto_via_ladder.auto_stagger_max_number_stagger_tracks_per_level:	 9                   
auto_via_ladder.bias_top_layer_to_samenet_connection    :	 false               
auto_via_ladder.check_drcs_on_existing_via_ladders      :	 false               
auto_via_ladder.clean                                   :	 false               
auto_via_ladder.connect_within_metal                    :	 false               
auto_via_ladder.connect_within_metal_for_em_via_ladder  :	 same_as_global      
auto_via_ladder.connect_within_metal_for_via_ladder     :	 same_as_global      
auto_via_ladder.connect_within_pin_mode                 :	 {all off} {via_ladder off} {pattern_must_join off}
auto_via_ladder.default_width_ndr_promotable_on_nonreserved_tracks:	 true                
auto_via_ladder.enable_em_to_performance_via_ladder_update:	 false               
auto_via_ladder.generate_center_track_on_off_grid_pattern_must_join_pin_shapes:	 false               
auto_via_ladder.generate_track_width_by_layer_name      :	                     
auto_via_ladder.ignore_min_max_layer_constraints        :	 false               
auto_via_ladder.ignore_rippable_shapes                  :	 false               
auto_via_ladder.ignore_routing_shape_drcs               :	 false               
auto_via_ladder.ndr_mode                                :	 full                
auto_via_ladder.ndr_on_top_layer_only                   :	 false               
auto_via_ladder.pattern_must_join_max_number_stagger_tracks:	                     
auto_via_ladder.pattern_must_join_over_pin_layer        :	 1                   
auto_via_ladder.pin_access_aware                        :	 true                
auto_via_ladder.relax_line_end_via_enclosure_rule       :	 false               
auto_via_ladder.relax_pin_layer_metal_spacing_rules     :	 false               
auto_via_ladder.remove_routing_shapes_below_net_via_ladder_top_layer:	 false               
auto_via_ladder.report_all_via_ladders                  :	 true                
auto_via_ladder.shift_vias_on_transition_layers         :	 false               
auto_via_ladder.strictly_honor_cut_table                :	 false               
auto_via_ladder.top_layer_to_samenet_min_nonzero_distance:	 0                   
auto_via_ladder.update_during_route                     :	 false               
auto_via_ladder.update_on_route_group_nets_only         :	 false               
auto_via_ladder.update_pattern_must_join_during_route   :	 true                
auto_via_ladder.user_debug                              :	 false               
auto_via_ladder.verbose                                 :	 false               

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   24  Alloctr   24  Proc    0 
[Dr init] Total (MB): Used  401  Alloctr  409  Proc 8734 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12BAR_C    VIA12BAR_C(r)

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_C_2x1(r) VIA12SQ_C_1x2    VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12BAR_C    VIA12BAR_C(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_C_2x1(r) VIA12SQ_C_1x2    VIA12SQ_C_1x2(r)

     VIA12SQ    ->   VIA12BAR      VIA12BAR(r)

     VIA12SQ    -> VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_1x2    VIA12SQ_1x2(r)

     VIA12SQ(r) ->   VIA12BAR      VIA12BAR(r)

     VIA12SQ(r) -> VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_1x2    VIA12SQ_1x2(r)

   VIA23SQ_C    -> VIA23BAR_C(r) VIA23BAR_C   

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_C_1x2    VIA23SQ_C_2x1(r) VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23BAR_C(r) VIA23BAR_C   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_C_1x2    VIA23SQ_C_2x1(r) VIA23SQ_C_2x1   

     VIA23SQ    ->   VIA23BAR      VIA23BAR(r)

     VIA23SQ    -> VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_2x1(r) VIA23SQ_2x1   

     VIA23SQ(r) ->   VIA23BAR      VIA23BAR(r)

     VIA23SQ(r) -> VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_2x1(r) VIA23SQ_2x1   

   VIA34SQ_C    -> VIA34BAR_C    VIA34BAR_C(r)

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_C_2x1(r) VIA34SQ_C_1x2    VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34BAR_C    VIA34BAR_C(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_C_2x1(r) VIA34SQ_C_1x2    VIA34SQ_C_1x2(r)

     VIA34SQ    ->   VIA34BAR      VIA34BAR(r)

     VIA34SQ    -> VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_1x2    VIA34SQ_1x2(r)

     VIA34SQ(r) ->   VIA34BAR      VIA34BAR(r)

     VIA34SQ(r) -> VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_1x2    VIA34SQ_1x2(r)

   VIA45SQ_C    -> VIA45BAR_C(r) VIA45BAR_C   

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_C_1x2    VIA45SQ_C_2x1(r) VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45BAR_C(r) VIA45BAR_C   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_C_1x2    VIA45SQ_C_2x1(r) VIA45SQ_C_2x1   

     VIA45SQ    ->   VIA45BAR      VIA45BAR(r)

     VIA45SQ    -> VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_2x1(r) VIA45SQ_2x1   

     VIA45SQ(r) ->   VIA45BAR      VIA45BAR(r)

     VIA45SQ(r) -> VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_2x1(r) VIA45SQ_2x1   

   VIA56SQ_C    -> VIA56BAR_C    VIA56BAR_C(r)

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_C_2x1(r) VIA56SQ_C_1x2    VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56BAR_C    VIA56BAR_C(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_C_2x1(r) VIA56SQ_C_1x2    VIA56SQ_C_1x2(r)

     VIA56SQ    ->   VIA56BAR      VIA56BAR(r)

     VIA56SQ    -> VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_1x2    VIA56SQ_1x2(r)

     VIA56SQ(r) ->   VIA56BAR      VIA56BAR(r)

     VIA56SQ(r) -> VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_1x2    VIA56SQ_1x2(r)



	There were 0 out of 352489 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   35  Alloctr   35  Proc    0 
[Technology Processing] Total (MB): Used  412  Alloctr  421  Proc 8734 

Begin Redundant via insertion ...

Routed	1/4 Partitions, Violations =	1
Routed	2/4 Partitions, Violations =	1
Routed	3/4 Partitions, Violations =	1
Routed	4/4 Partitions, Violations =	1

RedundantVia finished with 4 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Secondary pg pin maximum connections : 4


Total Wire Length =                    3650500 micron
Total Number of Contacts =             915716
Total Number of Wires =                999456
Total Number of PtConns =              55370
Total Number of Routed Wires =       999456
Total Routed Wire Length =           3647721 micron
Total Number of Routed Contacts =       915716
	Layer                 M1 :      87212 micron
	Layer                 M2 :     933585 micron
	Layer                 M3 :    1203744 micron
	Layer                 M4 :     285042 micron
	Layer                 M5 :     674492 micron
	Layer                 M6 :     154993 micron
	Layer                 M7 :     289173 micron
	Layer                 M8 :      22259 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        190
	Via                VIA89 :         35
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1795
	Via           VIA78BAR_C :         13
	Via        VIA78SQ_C_2x1 :         39
	Via       VIA67SQ_C(rot) :       8572
	Via            VIA56SQ_C :         28
	Via           VIA56BAR_C :      15420
	Via      VIA56BAR_C(rot) :         41
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :         31
	Via           VIA45BAR_C :         34
	Via      VIA45BAR_C(rot) :      37630
	Via            VIA45LG_C :        137
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          6
	Via            VIA34SQ_C :         42
	Via           VIA34BAR_C :      72383
	Via      VIA34BAR_C(rot) :        465
	Via            VIA34LG_C :         34
	Via        VIA34SQ_C_2x1 :         10
	Via   VIA34SQ_C(rot)_1x2 :         92
	Via        VIA34SQ_C_1x2 :         42
	Via       VIA23SQ_C(rot) :        260
	Via           VIA23BAR_C :      10455
	Via      VIA23BAR_C(rot) :     386968
	Via       VIA23LG_C(rot) :         17
	Via   VIA23SQ_C(rot)_1x2 :       8094
	Via   VIA23SQ_C(rot)_2x1 :         14
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       1854
	Via       VIA12SQ_C(rot) :        140
	Via           VIA12BAR_C :     348919
	Via      VIA12BAR_C(rot) :      20597
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         22
	Via        VIA12BAR(rot) :         62
	Via        VIA12SQ_C_2x1 :       1087
	Via   VIA12SQ_C(rot)_1x2 :         80
	Via   VIA12SQ_C(rot)_2x1 :          6
	Via        VIA12SQ_C_1x2 :          6
	Via          VIA12SQ_2x1 :          1
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.56% (902562 / 915716 vias)
 
    Layer VIA1       = 99.46% (370781 / 372777  vias)
        Weight 2     = 99.15% (369600  vias)
        Weight 1     =  0.32% (1181    vias)
        Un-optimized =  0.53% (1994    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405532 / 405809  vias)
        Weight 2     = 97.93% (397423  vias)
        Weight 1     =  2.00% (8109    vias)
        Un-optimized =  0.06% (260     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.90% (72992  / 73068   vias)
        Weight 2     = 99.70% (72848   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.06% (42      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.55% (37670  / 37840   vias)
        Weight 2     = 99.53% (37664   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.08% (31      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.82% (15548  / 15576   vias)
        Weight 2     = 99.46% (15492   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.18% (28      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8572    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8572    vias)
    Layer VIA7       =  2.11% (39     / 1847    vias)
        Weight 1     =  2.11% (39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.89% (1808    vias)
    Layer VIA8       =  0.00% (0      / 227     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (227     vias)
 
  Total double via conversion rate    =  1.04% (9535 / 915716 vias)
 
    Layer VIA1       =  0.32% (1181   / 372777  vias)
    Layer VIA2       =  2.00% (8109   / 405809  vias)
    Layer VIA3       =  0.20% (144    / 73068   vias)
    Layer VIA4       =  0.02% (6      / 37840   vias)
    Layer VIA5       =  0.36% (56     / 15576   vias)
    Layer VIA6       =  0.00% (0      / 8572    vias)
    Layer VIA7       =  2.11% (39     / 1847    vias)
    Layer VIA8       =  0.00% (0      / 227     vias)
 
  The optimized via conversion rate based on total routed via count = 98.56% (902562 / 915716 vias)
 
    Layer VIA1       = 99.46% (370781 / 372777  vias)
        Weight 2     = 99.15% (369600  vias)
        Weight 1     =  0.32% (1181    vias)
        Un-optimized =  0.53% (1994    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405532 / 405809  vias)
        Weight 2     = 97.93% (397423  vias)
        Weight 1     =  2.00% (8109    vias)
        Un-optimized =  0.06% (260     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.90% (72992  / 73068   vias)
        Weight 2     = 99.70% (72848   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.06% (42      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.55% (37670  / 37840   vias)
        Weight 2     = 99.53% (37664   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.08% (31      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.82% (15548  / 15576   vias)
        Weight 2     = 99.46% (15492   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.18% (28      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8572    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8572    vias)
    Layer VIA7       =  2.11% (39     / 1847    vias)
        Weight 1     =  2.11% (39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.89% (1808    vias)
    Layer VIA8       =  0.00% (0      / 227     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (227     vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[RedundantVia] Stage (MB): Used   90  Alloctr   91  Proc    0 
[RedundantVia] Total (MB): Used  467  Alloctr  477  Proc 8734 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:05 
[Dr init] Elapsed cpu  time: sys=0:00:01 usr=0:00:21 total=0:00:22
[Dr init] Stage (MB): Used   91  Alloctr   91  Proc    0 
[Dr init] Total (MB): Used  467  Alloctr  477  Proc 8734 
Total number of nets = 103470, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net reset. The pin reset on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[2]. The pin pwr_ctrl[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[1]. The pin pwr_ctrl[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net pwr_ctrl[0]. The pin pwr_ctrl[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net shutdown. The pin shutdown on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net isolate. The pin isolate on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[7]. The pin cmd[7] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[6]. The pin cmd[6] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[5]. The pin cmd[5] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[4]. The pin cmd[4] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[3]. The pin cmd[3] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[2]. The pin cmd[2] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[1]. The pin cmd[1] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net cmd[0]. The pin cmd[0] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[255]. The pin op1[255] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[254]. The pin op1[254] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[253]. The pin op1[253] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[252]. The pin op1[252] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[251]. The pin op1[251] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[250]. The pin op1[250] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[249]. The pin op1[249] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[248]. The pin op1[248] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[247]. The pin op1[247] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[246]. The pin op1[246] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[245]. The pin op1[245] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[244]. The pin op1[244] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[243]. The pin op1[243] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[242]. The pin op1[242] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[241]. The pin op1[241] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[240]. The pin op1[240] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[239]. The pin op1[239] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[238]. The pin op1[238] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[237]. The pin op1[237] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[236]. The pin op1[236] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[235]. The pin op1[235] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[234]. The pin op1[234] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[233]. The pin op1[233] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[232]. The pin op1[232] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[231]. The pin op1[231] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[230]. The pin op1[230] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[229]. The pin op1[229] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[228]. The pin op1[228] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[227]. The pin op1[227] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[226]. The pin op1[226] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[225]. The pin op1[225] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[224]. The pin op1[224] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[223]. The pin op1[223] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[222]. The pin op1[222] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[221]. The pin op1[221] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[220]. The pin op1[220] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[219]. The pin op1[219] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[218]. The pin op1[218] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[217]. The pin op1[217] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[216]. The pin op1[216] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[215]. The pin op1[215] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[214]. The pin op1[214] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[213]. The pin op1[213] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[212]. The pin op1[212] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[211]. The pin op1[211] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[210]. The pin op1[210] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[209]. The pin op1[209] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[208]. The pin op1[208] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[207]. The pin op1[207] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[206]. The pin op1[206] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[205]. The pin op1[205] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[204]. The pin op1[204] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[203]. The pin op1[203] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[202]. The pin op1[202] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[201]. The pin op1[201] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[200]. The pin op1[200] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[199]. The pin op1[199] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[198]. The pin op1[198] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[197]. The pin op1[197] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[196]. The pin op1[196] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[195]. The pin op1[195] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[194]. The pin op1[194] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[193]. The pin op1[193] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[192]. The pin op1[192] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[191]. The pin op1[191] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[190]. The pin op1[190] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[189]. The pin op1[189] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[188]. The pin op1[188] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[187]. The pin op1[187] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[186]. The pin op1[186] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[185]. The pin op1[185] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[184]. The pin op1[184] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[183]. The pin op1[183] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[182]. The pin op1[182] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[181]. The pin op1[181] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[180]. The pin op1[180] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[179]. The pin op1[179] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[178]. The pin op1[178] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[177]. The pin op1[177] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[176]. The pin op1[176] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[175]. The pin op1[175] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[174]. The pin op1[174] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[173]. The pin op1[173] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[172]. The pin op1[172] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[171]. The pin op1[171] on cell bslice does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net op1[170]. The pin op1[170] on cell bslice does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 1072 nets as they don't have enough gate area info.
Start DR iteration 1: non-uniform partition
Routed	1/3 Partitions, Violations =	1
Routed	2/3 Partitions, Violations =	0
Routed	3/3 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	@@@@ Total number of instance ports with antenna violations =	0

	Secondary pg pin maximum connections : 3

[Iter 1] Elapsed real time: 0:00:06 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:00:23 total=0:00:25
[Iter 1] Stage (MB): Used  146  Alloctr  147  Proc    0 
[Iter 1] Total (MB): Used  523  Alloctr  532  Proc 8734 

End DR iteration 1 with 3 parts

[DR] Elapsed real time: 0:00:06 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:23 total=0:00:25
[DR] Stage (MB): Used   67  Alloctr   67  Proc    0 
[DR] Total (MB): Used  443  Alloctr  453  Proc 8734 

Nets that have been changed:
Net 1 = cmd[4]
Net 2 = cmd[3]
Net 3 = cmd[2]
Net 4 = op1[214]
Net 5 = op1[175]
Net 6 = op1[39]
Net 7 = op1[36]
Net 8 = op1[35]
Net 9 = op1[34]
Net 10 = op1[26]
Net 11 = op1[23]
Net 12 = op2[252]
Net 13 = op2[222]
Net 14 = op2[220]
Net 15 = op2[210]
Net 16 = op2[158]
Net 17 = op2[112]
Net 18 = op2[95]
Net 19 = op2[69]
Net 20 = op2[11]
Net 21 = op2[10]
Net 22 = op2[9]
Net 23 = op2[8]
Net 24 = op2[7]
Net 25 = op2[6]
Net 26 = result[506]
Net 27 = result[505]
Net 28 = result[504]
Net 29 = result[503]
Net 30 = result[502]
Net 31 = result[501]
Net 32 = result[498]
Net 33 = result[497]
Net 34 = result[496]
Net 35 = result[495]
Net 36 = result[494]
Net 37 = result[493]
Net 38 = result[492]
Net 39 = result[481]
Net 40 = result[480]
Net 41 = result[479]
Net 42 = result[478]
Net 43 = result[477]
Net 44 = result[475]
Net 45 = result[472]
Net 46 = result[471]
Net 47 = result[470]
Net 48 = result[469]
Net 49 = result[468]
Net 50 = result[467]
Net 51 = result[466]
Net 52 = result[463]
Net 53 = result[458]
Net 54 = result[455]
Net 55 = result[454]
Net 56 = result[453]
Net 57 = result[452]
Net 58 = result[451]
Net 59 = result[450]
Net 60 = result[391]
Net 61 = result[387]
Net 62 = result[383]
Net 63 = result[367]
Net 64 = result[366]
Net 65 = result[357]
Net 66 = result[356]
Net 67 = result[355]
Net 68 = result[354]
Net 69 = result[353]
Net 70 = result[352]
Net 71 = result[351]
Net 72 = result[340]
Net 73 = result[339]
Net 74 = result[337]
Net 75 = result[334]
Net 76 = result[329]
Net 77 = result[328]
Net 78 = result[322]
Net 79 = result[309]
Net 80 = result[305]
Net 81 = result[304]
Net 82 = result[303]
Net 83 = result[302]
Net 84 = result[301]
Net 85 = result[300]
Net 86 = result[296]
Net 87 = result[263]
Net 88 = result[261]
Net 89 = result[256]
Net 90 = result[246]
Net 91 = result[242]
Net 92 = result[237]
Net 93 = result[236]
Net 94 = result[235]
Net 95 = result[234]
Net 96 = result[233]
Net 97 = result[221]
Net 98 = result[200]
Net 99 = result[199]
Net 100 = result[198]
.... and 112 other nets
Total number of changed nets = 212 (out of 103470)

[DR: Done] Elapsed real time: 0:00:06 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:23 total=0:00:25
[DR: Done] Stage (MB): Used   11  Alloctr   11  Proc    0 
[DR: Done] Total (MB): Used  387  Alloctr  396  Proc 8734 
[PGCLK TPLG ECO: DR] Elapsed real time: 0:00:09 
[PGCLK TPLG ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:29 total=0:00:31
[PGCLK TPLG ECO: DR] Stage (MB): Used   11  Alloctr   11  Proc    0 
[PGCLK TPLG ECO: DR] Total (MB): Used  387  Alloctr  396  Proc 8734 

PGCLK TPLG ECO Route finished with 1 open nets, of which 0 are frozen

PGCLK TPLG ECO Route finished with 12 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	12
	Secondary pg pin maximum connections : 12



Total Wire Length =                    3650514 micron
Total Number of Contacts =             915716
Total Number of Wires =                999455
Total Number of PtConns =              55373
Total Number of Routed Wires =       999455
Total Routed Wire Length =           3647733 micron
Total Number of Routed Contacts =       915716
	Layer                 M1 :      87212 micron
	Layer                 M2 :     933584 micron
	Layer                 M3 :    1203749 micron
	Layer                 M4 :     285045 micron
	Layer                 M5 :     674495 micron
	Layer                 M6 :     154999 micron
	Layer                 M7 :     289172 micron
	Layer                 M8 :      22257 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        192
	Via                VIA89 :         33
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1795
	Via           VIA78BAR_C :         13
	Via        VIA78SQ_C_2x1 :         39
	Via       VIA67SQ_C(rot) :       8572
	Via            VIA56SQ_C :         39
	Via           VIA56BAR_C :      15409
	Via      VIA56BAR_C(rot) :         41
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :         42
	Via           VIA45BAR_C :         34
	Via      VIA45BAR_C(rot) :      37619
	Via            VIA45LG_C :        137
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          6
	Via            VIA34SQ_C :         50
	Via           VIA34BAR_C :      72375
	Via      VIA34BAR_C(rot) :        465
	Via            VIA34LG_C :         34
	Via        VIA34SQ_C_2x1 :         10
	Via   VIA34SQ_C(rot)_1x2 :         92
	Via        VIA34SQ_C_1x2 :         42
	Via       VIA23SQ_C(rot) :        264
	Via           VIA23BAR_C :      10455
	Via      VIA23BAR_C(rot) :     386964
	Via       VIA23LG_C(rot) :         17
	Via   VIA23SQ_C(rot)_1x2 :       8094
	Via   VIA23SQ_C(rot)_2x1 :         14
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       1855
	Via       VIA12SQ_C(rot) :        140
	Via           VIA12BAR_C :     348918
	Via      VIA12BAR_C(rot) :      20597
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         22
	Via        VIA12BAR(rot) :         62
	Via        VIA12SQ_C_2x1 :       1087
	Via   VIA12SQ_C(rot)_1x2 :         80
	Via   VIA12SQ_C(rot)_2x1 :          6
	Via        VIA12SQ_C_1x2 :          6
	Via          VIA12SQ_2x1 :          1
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.56% (902527 / 915716 vias)
 
    Layer VIA1       = 99.46% (370780 / 372777  vias)
        Weight 2     = 99.15% (369599  vias)
        Weight 1     =  0.32% (1181    vias)
        Un-optimized =  0.54% (1995    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405528 / 405809  vias)
        Weight 2     = 97.93% (397419  vias)
        Weight 1     =  2.00% (8109    vias)
        Un-optimized =  0.07% (264     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.89% (72984  / 73068   vias)
        Weight 2     = 99.69% (72840   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.07% (50      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.52% (37659  / 37840   vias)
        Weight 2     = 99.51% (37653   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.11% (42      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.75% (15537  / 15576   vias)
        Weight 2     = 99.39% (15481   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.25% (39      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8572    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8572    vias)
    Layer VIA7       =  2.11% (39     / 1847    vias)
        Weight 1     =  2.11% (39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.89% (1808    vias)
    Layer VIA8       =  0.00% (0      / 227     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (227     vias)
 
  Total double via conversion rate    =  1.04% (9535 / 915716 vias)
 
    Layer VIA1       =  0.32% (1181   / 372777  vias)
    Layer VIA2       =  2.00% (8109   / 405809  vias)
    Layer VIA3       =  0.20% (144    / 73068   vias)
    Layer VIA4       =  0.02% (6      / 37840   vias)
    Layer VIA5       =  0.36% (56     / 15576   vias)
    Layer VIA6       =  0.00% (0      / 8572    vias)
    Layer VIA7       =  2.11% (39     / 1847    vias)
    Layer VIA8       =  0.00% (0      / 227     vias)
 
  The optimized via conversion rate based on total routed via count = 98.56% (902527 / 915716 vias)
 
    Layer VIA1       = 99.46% (370780 / 372777  vias)
        Weight 2     = 99.15% (369599  vias)
        Weight 1     =  0.32% (1181    vias)
        Un-optimized =  0.54% (1995    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405528 / 405809  vias)
        Weight 2     = 97.93% (397419  vias)
        Weight 1     =  2.00% (8109    vias)
        Un-optimized =  0.07% (264     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.89% (72984  / 73068   vias)
        Weight 2     = 99.69% (72840   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.07% (50      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.52% (37659  / 37840   vias)
        Weight 2     = 99.51% (37653   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.11% (42      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.75% (15537  / 15576   vias)
        Weight 2     = 99.39% (15481   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.25% (39      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8572    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8572    vias)
    Layer VIA7       =  2.11% (39     / 1847    vias)
        Weight 1     =  2.11% (39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.89% (1808    vias)
    Layer VIA8       =  0.00% (0      / 227     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (227     vias)
 

Total number of nets = 103470
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 12
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    3650514 micron
Total Number of Contacts =             915716
Total Number of Wires =                999455
Total Number of PtConns =              55373
Total Number of Routed Wires =       999455
Total Routed Wire Length =           3647733 micron
Total Number of Routed Contacts =       915716
	Layer                 M1 :      87212 micron
	Layer                 M2 :     933584 micron
	Layer                 M3 :    1203749 micron
	Layer                 M4 :     285045 micron
	Layer                 M5 :     674495 micron
	Layer                 M6 :     154999 micron
	Layer                 M7 :     289172 micron
	Layer                 M8 :      22257 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA89_C(rot) :        192
	Via                VIA89 :         33
	Via           VIA89(rot) :          2
	Via            VIA78SQ_C :       1795
	Via           VIA78BAR_C :         13
	Via        VIA78SQ_C_2x1 :         39
	Via       VIA67SQ_C(rot) :       8572
	Via            VIA56SQ_C :         39
	Via           VIA56BAR_C :      15409
	Via      VIA56BAR_C(rot) :         41
	Via             VIA56BAR :         27
	Via        VIA56BAR(rot) :          4
	Via        VIA56SQ_C_2x1 :         25
	Via        VIA56SQ_C_1x2 :         26
	Via          VIA56SQ_2x1 :          5
	Via       VIA45SQ_C(rot) :         42
	Via           VIA45BAR_C :         34
	Via      VIA45BAR_C(rot) :      37619
	Via            VIA45LG_C :        137
	Via       VIA45LG_C(rot) :          2
	Via   VIA45SQ_C(rot)_1x2 :          6
	Via            VIA34SQ_C :         50
	Via           VIA34BAR_C :      72375
	Via      VIA34BAR_C(rot) :        465
	Via            VIA34LG_C :         34
	Via        VIA34SQ_C_2x1 :         10
	Via   VIA34SQ_C(rot)_1x2 :         92
	Via        VIA34SQ_C_1x2 :         42
	Via       VIA23SQ_C(rot) :        264
	Via           VIA23BAR_C :      10455
	Via      VIA23BAR_C(rot) :     386964
	Via       VIA23LG_C(rot) :         17
	Via   VIA23SQ_C(rot)_1x2 :       8094
	Via   VIA23SQ_C(rot)_2x1 :         14
	Via        VIA23SQ_C_1x2 :          1
	Via            VIA12SQ_C :       1855
	Via       VIA12SQ_C(rot) :        140
	Via           VIA12BAR_C :     348918
	Via      VIA12BAR_C(rot) :      20597
	Via       VIA12LG_C(rot) :          2
	Via             VIA12BAR :         22
	Via        VIA12BAR(rot) :         62
	Via        VIA12SQ_C_2x1 :       1087
	Via   VIA12SQ_C(rot)_1x2 :         80
	Via   VIA12SQ_C(rot)_2x1 :          6
	Via        VIA12SQ_C_1x2 :          6
	Via          VIA12SQ_2x1 :          1
	Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 98.56% (902527 / 915716 vias)
 
    Layer VIA1       = 99.46% (370780 / 372777  vias)
        Weight 2     = 99.15% (369599  vias)
        Weight 1     =  0.32% (1181    vias)
        Un-optimized =  0.54% (1995    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405528 / 405809  vias)
        Weight 2     = 97.93% (397419  vias)
        Weight 1     =  2.00% (8109    vias)
        Un-optimized =  0.07% (264     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.89% (72984  / 73068   vias)
        Weight 2     = 99.69% (72840   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.07% (50      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.52% (37659  / 37840   vias)
        Weight 2     = 99.51% (37653   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.11% (42      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.75% (15537  / 15576   vias)
        Weight 2     = 99.39% (15481   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.25% (39      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8572    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8572    vias)
    Layer VIA7       =  2.11% (39     / 1847    vias)
        Weight 1     =  2.11% (39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.89% (1808    vias)
    Layer VIA8       =  0.00% (0      / 227     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (227     vias)
 
  Total double via conversion rate    =  1.04% (9535 / 915716 vias)
 
    Layer VIA1       =  0.32% (1181   / 372777  vias)
    Layer VIA2       =  2.00% (8109   / 405809  vias)
    Layer VIA3       =  0.20% (144    / 73068   vias)
    Layer VIA4       =  0.02% (6      / 37840   vias)
    Layer VIA5       =  0.36% (56     / 15576   vias)
    Layer VIA6       =  0.00% (0      / 8572    vias)
    Layer VIA7       =  2.11% (39     / 1847    vias)
    Layer VIA8       =  0.00% (0      / 227     vias)
 
  The optimized via conversion rate based on total routed via count = 98.56% (902527 / 915716 vias)
 
    Layer VIA1       = 99.46% (370780 / 372777  vias)
        Weight 2     = 99.15% (369599  vias)
        Weight 1     =  0.32% (1181    vias)
        Un-optimized =  0.54% (1995    vias)
        Un-mapped    =  0.00% (2       vias)
    Layer VIA2       = 99.93% (405528 / 405809  vias)
        Weight 2     = 97.93% (397419  vias)
        Weight 1     =  2.00% (8109    vias)
        Un-optimized =  0.07% (264     vias)
        Un-mapped    =  0.00% (17      vias)
    Layer VIA3       = 99.89% (72984  / 73068   vias)
        Weight 2     = 99.69% (72840   vias)
        Weight 1     =  0.20% (144     vias)
        Un-optimized =  0.07% (50      vias)
        Un-mapped    =  0.05% (34      vias)
    Layer VIA4       = 99.52% (37659  / 37840   vias)
        Weight 2     = 99.51% (37653   vias)
        Weight 1     =  0.02% (6       vias)
        Un-optimized =  0.11% (42      vias)
        Un-mapped    =  0.37% (139     vias)
    Layer VIA5       = 99.75% (15537  / 15576   vias)
        Weight 2     = 99.39% (15481   vias)
        Weight 1     =  0.36% (56      vias)
        Un-optimized =  0.25% (39      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA6       =  0.00% (0      / 8572    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8572    vias)
    Layer VIA7       =  2.11% (39     / 1847    vias)
        Weight 1     =  2.11% (39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.89% (1808    vias)
    Layer VIA8       =  0.00% (0      / 227     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (227     vias)
 
[PGCLK TPLG ECO: End] Elapsed real time: 0:00:09 
[PGCLK TPLG ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:30 total=0:00:32
[PGCLK TPLG ECO: End] Stage (MB): Used   11  Alloctr   11  Proc    0 
[PGCLK TPLG ECO: End] Total (MB): Used  387  Alloctr  396  Proc 8734 
Topology ECO iteration 4 ended with 12 qualifying violations.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2024-01-05 14:04:16 / Session: 0.38 hr / Command: 0.06 hr / Memory: 3750 MB (FLW-8100)
set_app_options -list {time.si_enable_analysis true}
time.si_enable_analysis true
save_block
Information: Saving block 'bslice_route.nlib:bslice.design'
1
report_qor -summary > reports/${step}.qor.summary
report_timing -max_paths 10 -nosplit -derate -nets > reports/${step}.setup.rpt
report_timing -max_paths 10 -nosplit -derate -nets -delay_type min > reports/${step}.hold.rpt
###
create_abstract -read_only -timing_level full_interface
delete existing abstract view.
FP stats:  leaf inst=16  hier inst=0 boundary conns=1039 other conns=0 hier conns=0 hier ports=2
Computing longest and shortest clock paths
 scenario ss_Cmax_125c_func 
 scenario ss_Cmax_m40c_func 
Computing longest and shortest clock paths
 scenario ss_Cmax_m40c_test 
Information: Input port 'clk' has high fanout.  Some fanouts filtered from the abstract. (ABS-252)

Number of pins with exceptions found: 2585
Number of new cells kept: 1022
Number of hierarchical pins with exceptions found: 0
Number of new hierarchical exception pins kept: 0
Total new objects included because of exceptions: 1022


Constrained pins found in design bslice :
     User size only :  0
     Exception      :  0
     Clock          :  0
     Clock Gating   :  0
     Constraint     :  0
     Case analysis  :  0
     Cell mode      :  0
     Disable timing :  0
     CTS exception  :  0
     PVT            :  0
     Latency        :  0
     Clock sense    :  0

Number of cells Retained due to UTC: 0
global route congestion map copied to abstract view.
1 voltage area(s) copied to abstract view.
0 edit group(s) copied to abstract view.
Time taken for computing hidden area information for abstract 'bslice' :
 0.000000(User),0.000000(System), 0.000000(CPU), 0.000000(Elapsed)
0 nets and 0 cells are optimizable
0 clk nets and 0 clk cells are optimizable
Information: 7316 nets (100.00% of eligible nets) of bslice.abstract have parasitics. (ABS-409)
Saved coupling caps for 9755 net pairs in block 'bslice'.
Number of leaf cells in abstract view:   10981
Number of leaf cells in design view:   95139
Compression percentage:   88.46
abstract view for design bslice is created.
Information: Read-only abstract for block bslice_route.nlib:bslice has been saved to disk. (ABS-247)
1
save_lib -all
Saving all libraries...
Information: abstract view of block 'bslice' is not being saved because it is in read mode. (NDM-073)
1
close_lib
Closing library 'bslice_route.nlib'
Information: The net parasitics of block bslice are cleared. (TIM-123)
1
#exit
