WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000000 cycles: 251173 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 05 sec)
Warmup complete CPU 0 instructions: 1000000 cycles: 251173 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 05 sec)
Simulation finished CPU 0 instructions: 1000002 cycles: 16261889 cumulative IPC: 0.06149 (Simulation time: 00 hr 01 min 21 sec)
Simulation complete CPU 0 instructions: 1000002 cycles: 16261889 cumulative IPC: 0.06149 (Simulation time: 00 hr 01 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_158B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.06149 instructions: 1000002 cycles: 16261889
CPU 0 Branch Prediction Accuracy: 89.33% MPKI: 32.53 Average ROB Occupancy at Mispredict: 12.88
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.259
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 32.3
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     150903 HIT:      61426 MISS:      89477
LLC LOAD         ACCESS:     144450 HIT:      57057 MISS:      87393
LLC RFO          ACCESS:        133 HIT:         95 MISS:         38
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       1843 HIT:       1843 MISS:          0
LLC TRANSLATION  ACCESS:       4477 HIT:       2431 MISS:       2046
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 510.3 cycles
cpu0_DTLB TOTAL        ACCESS:     285303 HIT:      32512 MISS:     252791
cpu0_DTLB LOAD         ACCESS:     285303 HIT:      32512 MISS:     252791
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.65 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     317133 HIT:      32384 MISS:     284749
cpu0_L1D LOAD         ACCESS:     302647 HIT:      23499 MISS:     279148
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:       9128 HIT:       8733 MISS:        395
cpu0_L1D TRANSLATION  ACCESS:       5358 HIT:        152 MISS:       5206
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 178.2 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     191772 HIT:      42712 MISS:     149060
cpu0_L2C LOAD         ACCESS:     183843 HIT:      39393 MISS:     144450
cpu0_L2C RFO          ACCESS:        222 HIT:         89 MISS:        133
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       2510 HIT:       2510 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       5197 HIT:        720 MISS:       4477
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 326.9 cycles
cpu0_STLB TOTAL        ACCESS:     176873 HIT:     172712 MISS:       4161
cpu0_STLB LOAD         ACCESS:     176873 HIT:     172712 MISS:       4161
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 404.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        524
  ROW_BUFFER_MISS:      88944
 AVG DBUS CONGESTED CYCLE: 3.985
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        276
  FULL:        445
Heartbeat CPU 0 instructions: 170000002 cycles: 1080572571 heartbeat IPC: 0.06662 cumulative IPC: 0.06635 (Simulation time: 02 hr 18 min 33 sec)
Heartbeat CPU 0 instructions: 180000000 cycles: 1234835903 heartbeat IPC: 0.06482 cumulative IPC: 0.06616 (Simulation time: 02 hr 34 min 49 sec)
Heartbeat CPU 0 instructions: 190000000 cycles: 1388989989 heartbeat IPC: 0.06487 cumulative IPC: 0.06601 (Simulation time: 02 hr 48 min 21 sec)
Heartbeat CPU 0 instructions: 200000000 cycles: 1533732917 heartbeat IPC: 0.06909 cumulative IPC: 0.06631 (Simulation time: 03 hr 00 min 43 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 1508155140 cumulative IPC: 0.06631 (Simulation time: 03 hr 00 min 43 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 1508155140 cumulative IPC: 0.06631 (Simulation time: 03 hr 00 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_158B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.06631 instructions: 100000001 cycles: 1508155140
CPU 0 Branch Prediction Accuracy: 83.7% MPKI: 46.07 Average ROB Occupancy at Mispredict: 13.22
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.864
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 45.2
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:   14158319 HIT:    5322514 MISS:    8835805
LLC LOAD         ACCESS:   11374369 HIT:    3464348 MISS:    7910021
LLC RFO          ACCESS:     139004 HIT:      41359 MISS:      97645
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    1608575 HIT:    1608437 MISS:        138
LLC TRANSLATION  ACCESS:    1036371 HIT:     208370 MISS:     828001
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 461.3 cycles
cpu0_DTLB TOTAL        ACCESS:   30424639 HIT:   14019161 MISS:   16405478
cpu0_DTLB LOAD         ACCESS:   30424639 HIT:   14019161 MISS:   16405478
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 32.65 cycles
cpu0_ITLB TOTAL        ACCESS:          3 HIT:          3 MISS:          0
cpu0_ITLB LOAD         ACCESS:          3 HIT:          3 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:   35356262 HIT:   12879265 MISS:   22476997
cpu0_L1D LOAD         ACCESS:   29970644 HIT:    9062519 MISS:   20908125
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    3923042 HIT:    3677702 MISS:     245340
cpu0_L1D TRANSLATION  ACCESS:    1462576 HIT:     139044 MISS:    1323532
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 200.3 cycles
cpu0_L1I TOTAL        ACCESS:          4 HIT:          4 MISS:          0
cpu0_L1I LOAD         ACCESS:          4 HIT:          4 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:   18079759 HIT:    5529996 MISS:   12549763
cpu0_L2C LOAD         ACCESS:   14558384 HIT:    3184013 MISS:   11374371
cpu0_L2C RFO          ACCESS:     199070 HIT:      60066 MISS:     139004
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    1999702 HIT:    1999685 MISS:         17
cpu0_L2C TRANSLATION  ACCESS:    1322603 HIT:     286232 MISS:    1036371
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 345.5 cycles
cpu0_STLB TOTAL        ACCESS:   11734092 HIT:   10662676 MISS:    1071416
cpu0_STLB LOAD         ACCESS:   11734092 HIT:   10662676 MISS:    1071416
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 421.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     164740
  ROW_BUFFER_MISS:    8669341
 AVG DBUS CONGESTED CYCLE: 3.95
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      45782
  FULL:    1322589
