$date
	Sun Oct 23 05:40:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#352611
b1100 !
1"
#352614
b1100 &
b1100 %
1$
#352615
0"
#352618
b110 &
b110 %
#352622
b11 &
b11 %
#352626
b1010 &
b1010 %
#352630
b101 &
b101 %
#352634
b10000 &
b10000 %
#352638
b1000 &
b1000 %
#352642
b100 &
b100 %
#352646
b10 &
b10 %
#352650
b1 &
b1 %
1#
#352654
b0 &
0#
b0 %
0$
#1366975
b100 !
1"
#1366978
b100 &
b100 %
1$
#1366979
0"
#1366982
b10 &
b10 %
#1366986
b1 &
b1 %
1#
#1366990
b0 &
0#
b0 %
0$
#2434901
1"
#2434902
b100 &
b100 %
1$
#2434903
0"
#2434906
b10 &
b10 %
#2434910
b1 &
1#
b1 %
#2434914
b0 &
b0 %
0#
0$
#4500012
