

================================================================
== Vitis HLS Report for 'iclarke'
================================================================
* Date:           Tue Feb  1 00:04:12 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        iclarke
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    235|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     169|     52|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     58|    -|
|Register         |        -|    -|     168|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     337|    345|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |mul_32s_33ns_63_2_1_U1  |mul_32s_33ns_63_2_1  |        0|   3|  169|  52|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |Total                   |                     |        0|   3|  169|  52|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln27_1_fu_180_p2   |         +|   0|  0|  24|          17|          17|
    |add_ln27_fu_176_p2     |         +|   0|  0|  32|          32|          32|
    |sub_ln26_1_fu_150_p2   |         -|   0|  0|  24|           1|          17|
    |sub_ln26_2_fu_232_p2   |         -|   0|  0|  23|           1|          16|
    |sub_ln26_fu_134_p2     |         -|   0|  0|  39|          32|          32|
    |sub_ln27_1_fu_208_p2   |         -|   0|  0|  23|           1|          16|
    |sub_ln27_fu_184_p2     |         -|   0|  0|  32|           1|          32|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |ap_block_state4        |        or|   0|  0|   2|           1|           1|
    |ap_block_state5        |        or|   0|  0|   2|           1|           1|
    |phb_clamped_fu_237_p3  |    select|   0|  0|  16|           1|          16|
    |phc_clamped_fu_224_p3  |    select|   0|  0|  16|           1|          16|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 235|          90|         197|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  31|          6|    1|          6|
    |axis_debug_TDATA_blk_n   |   9|          2|    1|          2|
    |current_out_TDATA_blk_n  |   9|          2|    1|          2|
    |data_in_TDATA_blk_n      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  58|         12|    4|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   5|   0|    5|          0|
    |ia_reg_256            |  32|   0|   32|          0|
    |pha_clamped_reg_272   |  16|   0|   16|          0|
    |phc_clamped_reg_304   |  16|   0|   16|          0|
    |sqt_reg_277           |  32|   0|   32|          0|
    |tmp_reg_289           |   1|   0|    1|          0|
    |trunc_ln26_1_reg_294  |  16|   0|   16|          0|
    |trunc_ln26_2_reg_299  |  16|   0|   16|          0|
    |trunc_ln27_4_reg_284  |  17|   0|   17|          0|
    |trunc_ln27_reg_267    |  17|   0|   17|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 168|   0|  168|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_local_block      |  out|    1|  ap_ctrl_hs|       iclarke|  return value|
|ap_local_deadlock   |  out|    1|  ap_ctrl_hs|       iclarke|  return value|
|ap_clk              |   in|    1|  ap_ctrl_hs|       iclarke|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|       iclarke|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|       iclarke|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|       iclarke|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|       iclarke|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|       iclarke|  return value|
|data_in_TDATA       |   in|   64|        axis|       data_in|       pointer|
|data_in_TVALID      |   in|    1|        axis|       data_in|       pointer|
|data_in_TREADY      |  out|    1|        axis|       data_in|       pointer|
|current_out_TDATA   |  out|   64|        axis|   current_out|       pointer|
|current_out_TVALID  |  out|    1|        axis|   current_out|       pointer|
|current_out_TREADY  |   in|    1|        axis|   current_out|       pointer|
|axis_debug_TDATA    |  out|   32|        axis|    axis_debug|       pointer|
|axis_debug_TVALID   |  out|    1|        axis|    axis_debug|       pointer|
|axis_debug_TREADY   |   in|    1|        axis|    axis_debug|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_2 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %data_in" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 6 'read' 'tmp_2' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ia = trunc i64 %tmp_2" [iclarke.cpp:19]   --->   Operation 7 'trunc' 'ia' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ib = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_2, i32 32, i32 63" [iclarke.cpp:20]   --->   Operation 8 'partselect' 'ib' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i32 %ib" [iclarke.cpp:24]   --->   Operation 9 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (6.91ns)   --->   "%sqrt3Xib = mul i63 %sext_ln24, i63 3719550707" [iclarke.cpp:24]   --->   Operation 10 'mul' 'sqrt3Xib' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i64 %tmp_2" [iclarke.cpp:27]   --->   Operation 11 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pha_clamped = trunc i64 %tmp_2" [iclarke.cpp:28]   --->   Operation 12 'trunc' 'pha_clamped' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 13 [1/2] (6.91ns)   --->   "%sqrt3Xib = mul i63 %sext_ln24, i63 3719550707" [iclarke.cpp:24]   --->   Operation 13 'mul' 'sqrt3Xib' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%sqt = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %sqrt3Xib, i32 31, i32 62" [iclarke.cpp:25]   --->   Operation 14 'partselect' 'sqt' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln27_4 = partselect i17 @_ssdm_op_PartSelect.i17.i63.i32.i32, i63 %sqrt3Xib, i32 31, i32 47" [iclarke.cpp:27]   --->   Operation 15 'partselect' 'trunc_ln27_4' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.17>
ST_3 : Operation 16 [1/1] (2.55ns)   --->   "%sub_ln26 = sub i32 %sqt, i32 %ia" [iclarke.cpp:26]   --->   Operation 16 'sub' 'sub_ln26' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %sub_ln26" [iclarke.cpp:26]   --->   Operation 17 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln26, i32 31" [iclarke.cpp:26]   --->   Operation 18 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (2.10ns)   --->   "%sub_ln26_1 = sub i17 0, i17 %trunc_ln26" [iclarke.cpp:26]   --->   Operation 19 'sub' 'sub_ln26_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln26_1, i32 1, i32 16" [iclarke.cpp:26]   --->   Operation 20 'partselect' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln26, i32 1, i32 16" [iclarke.cpp:26]   --->   Operation 21 'partselect' 'trunc_ln26_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27 = add i32 %sqt, i32 %ia" [iclarke.cpp:27]   --->   Operation 22 'add' 'add_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 23 [1/1] (2.10ns)   --->   "%add_ln27_1 = add i17 %trunc_ln27_4, i17 %trunc_ln27" [iclarke.cpp:27]   --->   Operation 23 'add' 'add_ln27_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln27 = sub i32 0, i32 %add_ln27" [iclarke.cpp:27]   --->   Operation 24 'sub' 'sub_ln27' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln27, i32 31" [iclarke.cpp:27]   --->   Operation 25 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %add_ln27_1, i32 1, i32 16" [iclarke.cpp:27]   --->   Operation 26 'partselect' 'trunc_ln27_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.07ns)   --->   "%sub_ln27_1 = sub i16 0, i16 %trunc_ln27_1" [iclarke.cpp:27]   --->   Operation 27 'sub' 'sub_ln27_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln27_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln27, i32 1, i32 16" [iclarke.cpp:27]   --->   Operation 28 'partselect' 'trunc_ln27_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.80ns)   --->   "%phc_clamped = select i1 %tmp_1, i16 %sub_ln27_1, i16 %trunc_ln27_2" [iclarke.cpp:27]   --->   Operation 29 'select' 'phc_clamped' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.88>
ST_4 : Operation 30 [1/1] (2.07ns)   --->   "%sub_ln26_2 = sub i16 0, i16 %trunc_ln26_1" [iclarke.cpp:26]   --->   Operation 30 'sub' 'sub_ln26_2' <Predicate = (tmp)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.80ns)   --->   "%phb_clamped = select i1 %tmp, i16 %sub_ln26_2, i16 %trunc_ln26_2" [iclarke.cpp:26]   --->   Operation 31 'select' 'phb_clamped' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%data_o = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i16.i16, i16 %phc_clamped, i16 %phb_clamped, i16 %pha_clamped" [iclarke.cpp:33]   --->   Operation 32 'bitconcatenate' 'data_o' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i48 %data_o" [iclarke.cpp:33]   --->   Operation 33 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %current_out, i64 %zext_ln33" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 34 'write' 'write_ln173' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 35 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %axis_debug, i32 %sqt" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 35 'write' 'write_ln173' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 36 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %current_out, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %current_out"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axis_debug, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %axis_debug"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %current_out, i64 %zext_ln33" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 43 'write' 'write_ln173' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 44 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %axis_debug, i32 %sqt" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 44 'write' 'write_ln173' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln37 = ret" [iclarke.cpp:37]   --->   Operation 45 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ current_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axis_debug]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_2             (read          ) [ 000000]
ia                (trunc         ) [ 001100]
ib                (partselect    ) [ 000000]
sext_ln24         (sext          ) [ 001000]
trunc_ln27        (trunc         ) [ 001100]
pha_clamped       (trunc         ) [ 001110]
sqrt3Xib          (mul           ) [ 000000]
sqt               (partselect    ) [ 000111]
trunc_ln27_4      (partselect    ) [ 000100]
sub_ln26          (sub           ) [ 000000]
trunc_ln26        (trunc         ) [ 000000]
tmp               (bitselect     ) [ 000010]
sub_ln26_1        (sub           ) [ 000000]
trunc_ln26_1      (partselect    ) [ 000010]
trunc_ln26_2      (partselect    ) [ 000010]
add_ln27          (add           ) [ 000000]
add_ln27_1        (add           ) [ 000000]
sub_ln27          (sub           ) [ 000000]
tmp_1             (bitselect     ) [ 000000]
trunc_ln27_1      (partselect    ) [ 000000]
sub_ln27_1        (sub           ) [ 000000]
trunc_ln27_2      (partselect    ) [ 000000]
phc_clamped       (select        ) [ 000010]
sub_ln26_2        (sub           ) [ 000000]
phb_clamped       (select        ) [ 000000]
data_o            (bitconcatenate) [ 000000]
zext_ln33         (zext          ) [ 000001]
spectopmodule_ln0 (spectopmodule ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
write_ln173       (write         ) [ 000000]
write_ln173       (write         ) [ 000000]
ret_ln37          (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="current_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="axis_debug">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis_debug"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_2_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="0" index="2" bw="48" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_write_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="0" index="2" bw="32" slack="2"/>
<pin id="79" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="ia_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ia/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="ib_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="0" index="2" bw="7" slack="0"/>
<pin id="90" dir="0" index="3" bw="7" slack="0"/>
<pin id="91" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ib/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln24_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="33" slack="0"/>
<pin id="103" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="sqrt3Xib/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="trunc_ln27_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="pha_clamped_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pha_clamped/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sqt_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="63" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="0" index="3" bw="7" slack="0"/>
<pin id="119" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sqt/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln27_4_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="17" slack="0"/>
<pin id="126" dir="0" index="1" bw="63" slack="0"/>
<pin id="127" dir="0" index="2" bw="6" slack="0"/>
<pin id="128" dir="0" index="3" bw="7" slack="0"/>
<pin id="129" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_4/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sub_ln26_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="0" index="1" bw="32" slack="2"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="trunc_ln26_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="6" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sub_ln26_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="17" slack="0"/>
<pin id="153" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln26_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="17" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="0" index="3" bw="6" slack="0"/>
<pin id="161" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_1/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="trunc_ln26_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="0" index="3" bw="6" slack="0"/>
<pin id="171" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_2/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln27_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="0" index="1" bw="32" slack="2"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln27_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="17" slack="1"/>
<pin id="182" dir="0" index="1" bw="17" slack="2"/>
<pin id="183" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sub_ln27_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln27/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln27_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="17" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="0" index="3" bw="6" slack="0"/>
<pin id="203" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_1/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sub_ln27_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln27_1/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln27_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="0" index="3" bw="6" slack="0"/>
<pin id="219" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_2/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="phc_clamped_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="0" index="2" bw="16" slack="0"/>
<pin id="228" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phc_clamped/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="sub_ln26_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="1"/>
<pin id="235" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="phb_clamped_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="16" slack="0"/>
<pin id="240" dir="0" index="2" bw="16" slack="1"/>
<pin id="241" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phb_clamped/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="data_o_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="48" slack="0"/>
<pin id="245" dir="0" index="1" bw="16" slack="1"/>
<pin id="246" dir="0" index="2" bw="16" slack="0"/>
<pin id="247" dir="0" index="3" bw="16" slack="3"/>
<pin id="248" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="data_o/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln33_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="48" slack="0"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/4 "/>
</bind>
</comp>

<comp id="256" class="1005" name="ia_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="2"/>
<pin id="258" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ia "/>
</bind>
</comp>

<comp id="262" class="1005" name="sext_ln24_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="63" slack="1"/>
<pin id="264" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24 "/>
</bind>
</comp>

<comp id="267" class="1005" name="trunc_ln27_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="17" slack="2"/>
<pin id="269" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="272" class="1005" name="pha_clamped_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="3"/>
<pin id="274" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="pha_clamped "/>
</bind>
</comp>

<comp id="277" class="1005" name="sqt_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sqt "/>
</bind>
</comp>

<comp id="284" class="1005" name="trunc_ln27_4_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="17" slack="1"/>
<pin id="286" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27_4 "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="294" class="1005" name="trunc_ln26_1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="1"/>
<pin id="296" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26_1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="trunc_ln26_2_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="1"/>
<pin id="301" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26_2 "/>
</bind>
</comp>

<comp id="304" class="1005" name="phc_clamped_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="1"/>
<pin id="306" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="phc_clamped "/>
</bind>
</comp>

<comp id="309" class="1005" name="zext_ln33_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="1"/>
<pin id="311" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln33 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="44" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="46" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="62" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="62" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="99"><net_src comp="86" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="62" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="62" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="100" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="100" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="141"><net_src comp="134" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="134" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="138" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="150" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="134" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="176" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="184" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="180" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="198" pin="4"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="184" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="229"><net_src comp="190" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="208" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="214" pin="4"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="40" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="237" pin="3"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="243" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="259"><net_src comp="82" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="265"><net_src comp="96" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="270"><net_src comp="106" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="275"><net_src comp="110" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="243" pin=3"/></net>

<net id="280"><net_src comp="114" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="283"><net_src comp="277" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="287"><net_src comp="124" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="292"><net_src comp="142" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="297"><net_src comp="156" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="302"><net_src comp="166" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="307"><net_src comp="224" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="312"><net_src comp="251" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="68" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: current_out | {5 }
	Port: axis_debug | {5 }
 - Input state : 
	Port: iclarke : data_in | {1 }
  - Chain level:
	State 1
		sext_ln24 : 1
		sqrt3Xib : 2
	State 2
		sqt : 1
		trunc_ln27_4 : 1
	State 3
		trunc_ln26 : 1
		tmp : 1
		sub_ln26_1 : 2
		trunc_ln26_1 : 3
		trunc_ln26_2 : 1
		sub_ln27 : 1
		tmp_1 : 2
		trunc_ln27_1 : 1
		sub_ln27_1 : 2
		trunc_ln27_2 : 2
		phc_clamped : 3
	State 4
		phb_clamped : 1
		data_o : 2
		zext_ln33 : 3
		write_ln173 : 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|    mul   |      grp_fu_100     |    3    |   169   |    52   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln26_fu_134   |    0    |    0    |    39   |
|          |  sub_ln26_1_fu_150  |    0    |    0    |    24   |
|    sub   |   sub_ln27_fu_184   |    0    |    0    |    32   |
|          |  sub_ln27_1_fu_208  |    0    |    0    |    23   |
|          |  sub_ln26_2_fu_232  |    0    |    0    |    23   |
|----------|---------------------|---------|---------|---------|
|    add   |   add_ln27_fu_176   |    0    |    0    |    32   |
|          |  add_ln27_1_fu_180  |    0    |    0    |    24   |
|----------|---------------------|---------|---------|---------|
|  select  |  phc_clamped_fu_224 |    0    |    0    |    16   |
|          |  phb_clamped_fu_237 |    0    |    0    |    16   |
|----------|---------------------|---------|---------|---------|
|   read   |   tmp_2_read_fu_62  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   write  |   grp_write_fu_68   |    0    |    0    |    0    |
|          |   grp_write_fu_75   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |       ia_fu_82      |    0    |    0    |    0    |
|   trunc  |  trunc_ln27_fu_106  |    0    |    0    |    0    |
|          |  pha_clamped_fu_110 |    0    |    0    |    0    |
|          |  trunc_ln26_fu_138  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |       ib_fu_86      |    0    |    0    |    0    |
|          |      sqt_fu_114     |    0    |    0    |    0    |
|          | trunc_ln27_4_fu_124 |    0    |    0    |    0    |
|partselect| trunc_ln26_1_fu_156 |    0    |    0    |    0    |
|          | trunc_ln26_2_fu_166 |    0    |    0    |    0    |
|          | trunc_ln27_1_fu_198 |    0    |    0    |    0    |
|          | trunc_ln27_2_fu_214 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |   sext_ln24_fu_96   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|      tmp_fu_142     |    0    |    0    |    0    |
|          |     tmp_1_fu_190    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|    data_o_fu_243    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   zext   |   zext_ln33_fu_251  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    3    |   169   |   281   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     ia_reg_256     |   32   |
| pha_clamped_reg_272|   16   |
| phc_clamped_reg_304|   16   |
|  sext_ln24_reg_262 |   63   |
|     sqt_reg_277    |   32   |
|     tmp_reg_289    |    1   |
|trunc_ln26_1_reg_294|   16   |
|trunc_ln26_2_reg_299|   16   |
|trunc_ln27_4_reg_284|   17   |
| trunc_ln27_reg_267 |   17   |
|  zext_ln33_reg_309 |   64   |
+--------------------+--------+
|        Total       |   290  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_68 |  p2  |   2  |  48  |   96   ||    9    |
|    grp_fu_100   |  p0  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   160  ||  3.176  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   169  |   281  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   290  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   459  |   299  |
+-----------+--------+--------+--------+--------+
