# //  ModelSim SE-64 10.1c Jul 27 2012 Linux 3.10.0-327.28.2.el7.x86_64
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
cd /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC
vlog -work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work -refresh -force_refresh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping entity alu_32_bit
# -- Skipping entity alu_controller
# -- Skipping entity alu_mult_shift
# -- Skipping entity and2
# -- Skipping package array2d
# -- Skipping package array_of_vectors_32_type
# -- Skipping entity barrel_shifter_32
# -- Skipping entity bit_reversal
# -- Skipping entity branch_detection_unit
# -- Skipping entity branch_logic
# -- Skipping entity controller
# -- Skipping entity decoder_5_32
# -- Skipping entity dff
# -- Skipping entity eightto1mux
# -- Skipping entity ex_mem_register
# -- Skipping entity extender_16
# -- Skipping entity extender_8
# -- Skipping entity fulladderstructural
# -- Skipping entity id_ex_register
# -- Skipping entity if_id_register
# -- Skipping entity immediate
# -- Skipping entity instruction_mem
# -- Skipping entity inv
# -- Skipping entity load
# -- Skipping entity mem
# -- Skipping entity mem_wb_register
# -- Skipping entity mips_processor_project_c
# -- Skipping entity mult_tb
# -- Skipping entity multiplier
# -- Skipping entity mux_21
# -- Skipping entity mux_21_16_bit
# -- Skipping entity mux_21_5_bit
# -- Skipping entity mux_21_n
# -- Skipping entity mux_32_1
# -- Skipping entity mux_4_1
# -- Skipping entity mux_4_1_4
# -- Skipping entity mux_4_1_8
# -- Skipping entity n_bit_fulladderstructural
# -- Skipping entity n_bit_reg
# -- Skipping entity n_bitregister
# -- Skipping entity onebitalu
# -- Skipping entity ones_complement_data
# -- Skipping entity or2
# -- Skipping entity overflow_detection
# -- Skipping entity pc_plus_4
# -- Skipping entity pc_register
# -- Skipping entity register_11_bit
# -- Skipping entity register_13_bit
# -- Skipping entity register_5_bit
# -- Skipping entity register_file
# -- Skipping entity sixteento32extender
# -- Skipping entity store
# -- Skipping entity tb_alu_32
# -- Skipping entity tb_barrel_shift_32
# -- Skipping entity xor2
vcom -work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work -refresh -force_refresh
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU_32_bit
# -- Compiling architecture structure of ALU_32_bit
# -- Compiling entity alu_controller
# -- Compiling architecture structure of alu_controller
# -- Compiling entity alu_mult_shift
# -- Compiling architecture structure of alu_mult_shift
# -- Compiling entity and2
# -- Compiling architecture dataflow of and2
# -- Compiling package array2d
# -- Compiling package array_of_vectors_32_type
# -- Compiling entity barrel_shifter_32
# -- Compiling architecture structure of barrel_shifter_32
# -- Compiling entity bit_reversal
# -- Compiling architecture structure of bit_reversal
# -- Loading package NUMERIC_STD
# -- Compiling entity branch_detection_Unit
# -- Compiling architecture behavior of branch_detection_Unit
# -- Compiling entity branch_logic
# -- Compiling architecture structure of branch_logic
# -- Compiling entity controller
# -- Compiling architecture structure of controller
# -- Compiling entity decoder_5_32
# -- Compiling architecture Joe of decoder_5_32
# -- Compiling entity dff
# -- Compiling architecture mixed of dff
# -- Compiling entity Eightto1Mux
# -- Compiling architecture structure of Eightto1Mux
# -- Compiling entity EX_MEM_register
# -- Compiling architecture structure of EX_MEM_register
# -- Compiling entity extender_16
# -- Compiling architecture dataflow of extender_16
# -- Compiling entity extender_8
# -- Compiling architecture dataflow of extender_8
# -- Compiling entity FullAdderStructural
# -- Compiling architecture structure of FullAdderStructural
# -- Compiling entity ID_EX_register
# -- Compiling architecture structure of ID_EX_register
# -- Compiling entity IF_ID_register
# -- Compiling architecture structure of IF_ID_register
# -- Compiling entity immediate
# -- Compiling architecture structure of immediate
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity instruction_mem
# -- Compiling architecture behavioral of instruction_mem
# -- Compiling entity inv
# -- Compiling architecture dataflow of inv
# -- Compiling entity load
# -- Compiling architecture structure of load
# -- Compiling entity mem
# -- Compiling architecture behavioral of mem
# -- Compiling entity MEM_WB_register
# -- Compiling architecture structure of MEM_WB_register
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
# -- Loading package array2d
# -- Compiling entity Mult_TB
# -- Compiling architecture behavior of Mult_TB
# -- Compiling entity Multiplier
# -- Compiling architecture structure of Multiplier
# -- Compiling entity mux_21
# -- Compiling architecture structure of mux_21
# -- Compiling entity mux_21_16_bit
# -- Compiling architecture structure of mux_21_16_bit
# -- Compiling entity mux_21_5_bit
# -- Compiling architecture structure of mux_21_5_bit
# -- Compiling entity mux_21_n
# -- Compiling architecture structure of mux_21_n
# -- Loading package array_of_vectors_32_type
# -- Compiling entity mux_32_1
# -- Compiling architecture dataflow of mux_32_1
# -- Compiling entity mux_4_1
# -- Compiling architecture structure of mux_4_1
# -- Compiling entity mux_4_1_4
# -- Compiling architecture behavioral of mux_4_1_4
# -- Compiling entity mux_4_1_8
# -- Compiling architecture behavioral of mux_4_1_8
# -- Compiling entity N_Bit_FullAdderStructural
# -- Compiling architecture structure of N_Bit_FullAdderStructural
# -- Compiling entity n_bit_reg
# -- Compiling architecture structure of n_bit_reg
# -- Compiling entity N_BitRegister
# -- Compiling architecture structure of N_BitRegister
# -- Compiling entity OneBitALU
# -- Compiling architecture structure of OneBitALU
# -- Compiling entity ones_complement_data
# -- Compiling architecture dataflow of ones_complement_data
# -- Compiling entity or2
# -- Compiling architecture dataflow of or2
# -- Compiling entity overflow_detection
# -- Compiling architecture structure of overflow_detection
# -- Compiling entity pc_plus_4
# -- Compiling architecture structure of pc_plus_4
# -- Compiling entity PC_Register
# -- Compiling architecture structure of PC_Register
# -- Compiling entity register_11_bit
# -- Compiling architecture structure of register_11_bit
# -- Compiling entity register_13_bit
# -- Compiling architecture structure of register_13_bit
# -- Compiling entity register_5_bit
# -- Compiling architecture structure of register_5_bit
# -- Compiling entity register_file
# -- Compiling architecture structural of register_file
# -- Compiling entity SixteenTo32Extender
# -- Compiling architecture structure of SixteenTo32Extender
# -- Compiling entity store
# -- Compiling architecture structure of store
# -- Compiling entity tb_alu_32
# -- Compiling architecture behavior of tb_alu_32
# -- Compiling entity tb_barrel_shift_32
# -- Compiling architecture behavior of tb_barrel_shift_32
# -- Compiling entity xor2
# -- Compiling architecture dataflow of xor2
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding
# -- Compiling architecture behavior of forwarding
vsim work.mips_processor_project_c
# vsim work.mips_processor_project_c 
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/alu_mult_shift.vhd(134): (vopt-3473) Component instance "mux_4_1_32_i : mux_4_1_32" is not bound.
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/store.vhd(65): (vopt-3473) Component instance "mux_41_mem_data : mux_4_1_32" is not bound.
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Load.vhd(143): (vopt-3473) Component instance "mux_41 : mux_4_1_32" is not bound.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mips_processor_project_c(structure)#1
# Loading work.mux_21_n(structure)#1
# Loading work.n_bitregister(structure)#1
# Loading work.alu_32_bit(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_mem(behavioral)#1
# Loading work.array_of_vectors_32_type
# Loading work.register_file(structural)#1
# Loading work.n_bit_reg(structure)#1
# Loading work.n_bit_fulladderstructural(structure)#1
# Loading work.id_ex_register(structure)#1
# Loading work.alu_mult_shift(structure)#1
# Loading work.alu_32_bit(structure)#2
# Loading work.barrel_shifter_32(structure)#1
# Loading work.array2d
# Loading work.multiplier(structure)#1
# Loading work.fulladderstructural(structure)#1
# ** Warning: (vsim-3473) Component instance "mux_4_1_32_i : mux_4_1_32" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/alu_mult_shifter File: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/alu_mult_shift.vhd
# Loading work.ex_mem_register(structure)#1
# Loading work.store(structure)#1
# ** Warning: (vsim-3473) Component instance "mux_41_mem_data : mux_4_1_32" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/store_data File: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/store.vhd
# Loading work.mem(behavioral)#1
# Loading work.mem_wb_register(structure)#1
# Loading work.load(structure)#1
# ** Warning: (vsim-3473) Component instance "mux_41 : mux_4_1_32" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/load_data File: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Load.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(31).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(30).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(29).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(28).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(27).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(26).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(25).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(24).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(23).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(22).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(21).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(20).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(19).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(18).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(17).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(16).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(15).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(14).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(13).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(12).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(11).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(10).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(9).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(8).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(7).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(6).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(5).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(4).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(3).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/alu_mult_shifter/result_out(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/EX_alu_out(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(31).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(30).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(29).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(28).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(27).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(26).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(25).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(24).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(23).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(22).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(21).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(20).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(19).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(18).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(17).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(16).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(15).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(14).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(13).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(12).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(11).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(10).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(9).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(8).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(7).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(6).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(5).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(4).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(3).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/store_data/store_data(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_store_data(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(31).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(30).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(29).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(28).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(27).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(26).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(25).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(24).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(23).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(22).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(21).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(20).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(19).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(18).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(17).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(16).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(15).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(14).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(13).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(12).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(11).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(10).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(9).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(8).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(7).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(6).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(5).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(4).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(3).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mips_processor_project_c/load_data/out_load(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mips_processor_project_c/s_which_load(0).
quit -sim
vcom -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
vsim -voptargs=+acc work.mips_processor_project_c
# vsim -voptargs=+acc work.mips_processor_project_c 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(374): (vopt-1270) Bad default binding for component instance "IF_ID_Reg : IF_ID_register".
#  (Component port "wr_en" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(374): (vopt-3473) Component instance "IF_ID_Reg : IF_ID_register" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/alu_controller.vhd(13): Vopt Compiler exiting
# Error loading design
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/IF_ID_register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IF_ID_register
# -- Compiling architecture structure of IF_ID_register
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
vsim -voptargs=+acc work.mips_processor_project_c
# vsim -voptargs=+acc work.mips_processor_project_c 
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(497): (vopt-3473) Component instance "ALU_in_A : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(511): (vopt-1270) Bad default binding for component instance "ALU_in_A : Eightto1Mux".
#  (Component port "input_7" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(511): (vopt-3473) Component instance "ALU_in_B : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/alu_mult_shift.vhd(25): Vopt Compiler exiting
# Error loading design
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/5_BitRegister.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_5_bit
# -- Compiling architecture structure of register_5_bit
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/10_BitRegister.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_11_bit
# -- Compiling architecture structure of register_11_bit
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/12_BitRegister.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_13_bit
# -- Compiling architecture structure of register_13_bit
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/EX_MEM_register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity EX_MEM_register
# -- Compiling architecture structure of EX_MEM_register
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/ID_EX_register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ID_EX_register
# -- Compiling architecture structure of ID_EX_register
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/IF_ID_register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IF_ID_register
# -- Compiling architecture structure of IF_ID_register
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/MEM_WB_register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MEM_WB_register
# -- Compiling architecture structure of MEM_WB_register
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/instruction_mem.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity instruction_mem
# -- Compiling architecture behavioral of instruction_mem
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/mem.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mem
# -- Compiling architecture behavioral of mem
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/alu_controller.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_controller
# -- Compiling architecture structure of alu_controller
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/alu_mult_shift.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_mult_shift
# -- Compiling architecture structure of alu_mult_shift
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/controller.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture structure of controller
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding
# -- Compiling architecture behavior of forwarding
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/hazard_detection.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hazard_detection
# -- Compiling architecture behavior of hazard_detection
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/hazard_detection.vhd(25): near "=": expecting <= or :=
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/hazard_detection.vhd(32): (vcom-1136) Unknown identifier "id_ex_MemRead".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/hazard_detection.vhd(32): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/hazard_detection.vhd(33): (vcom-1136) Unknown identifier "id_ex_RegRt".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/hazard_detection.vhd(33): (vcom-1136) Unknown identifier "if_id_RegRs".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/hazard_detection.vhd(33): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/hazard_detection.vhd(34): (vcom-1136) Unknown identifier "id_ex_RegRt".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/hazard_detection.vhd(34): (vcom-1136) Unknown identifier "if_id_RegRt".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/hazard_detection.vhd(34): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/hazard_detection.vhd(35): near "=": expecting <= or :=
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/hazard_detection.vhd(41): near "=": expecting <= or :=
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/hazard_detection.vhd(46): near "process": expecting IF
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/hazard_detection.vhd(48): Illegal target for signal assignment.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/hazard_detection.vhd(48): (vcom-1136) Unknown identifier "load_stall_haz".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/hazard_detection.vhd(49): Illegal target for signal assignment.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/hazard_detection.vhd(49): (vcom-1136) Unknown identifier "branch_flush_haz".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/hazard_detection.vhd(50): near "behavior": expecting PROCESS
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Immediate.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity immediate
# -- Compiling architecture structure of immediate
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/instruction_mem.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity instruction_mem
# -- Compiling architecture behavioral of instruction_mem
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/instruction_mem.vhdl
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity instruction_mem
# -- Compiling architecture behavioral of instruction_mem
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Load.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity load
# -- Compiling architecture structure of load
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/mem.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mem
# -- Compiling architecture behavioral of mem
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/pc_plus_4.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc_plus_4
# -- Compiling architecture structure of pc_plus_4
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/store.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity store
# -- Compiling architecture structure of store
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux81_32_bit.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Eightto1Mux
# -- Compiling architecture structure of Eightto1Mux
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_21.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_21
# -- Compiling architecture structure of mux_21
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_21_5_bit.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_21_5_bit
# -- Compiling architecture structure of mux_21_5_bit
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_21_16_bit.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_21_16_bit
# -- Compiling architecture structure of mux_21_16_bit
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_21_N_bit.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_21_n
# -- Compiling architecture structure of mux_21_n
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/8_extender.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender_8
# -- Compiling architecture dataflow of extender_8
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/16_extender.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender_16
# -- Compiling architecture dataflow of extender_16
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_41.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_4_1
# -- Compiling architecture structure of mux_4_1
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_41_4.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_4_1_4
# -- Compiling architecture behavioral of mux_4_1_4
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_41_8.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_4_1_8
# -- Compiling architecture behavioral of mux_4_1_8
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_41_32.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_4_1_32
# -- Compiling architecture behavioral of mux_4_1_32
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/1_bit_alu/Eightto1Mux.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Eightto1Mux
# -- Compiling architecture structure of Eightto1Mux
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/1_bit_alu/Eightto1Mux.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Eightto1Mux
# -- Compiling architecture structure of Eightto1Mux
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/1_bit_alu/OneBitALU.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OneBitALU
# -- Compiling architecture structure of OneBitALU
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/32_bit_ALU.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU_32_bit
# -- Compiling architecture structure of ALU_32_bit
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/and2.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and2
# -- Compiling architecture dataflow of and2
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/dataflow_ones.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ones_complement_data
# -- Compiling architecture dataflow of ones_complement_data
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/Eightto1Mux.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Eightto1Mux
# -- Compiling architecture structure of Eightto1Mux
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/inv.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity inv
# -- Compiling architecture dataflow of inv
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OneBitALU
# -- Compiling architecture structure of OneBitALU
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/or2.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or2
# -- Compiling architecture dataflow of or2
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/overflow_detection.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity overflow_detection
# -- Compiling architecture structure of overflow_detection
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/tb_alu_32.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu_32
# -- Compiling architecture behavior of tb_alu_32
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/xor2.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor2
# -- Compiling architecture dataflow of xor2
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Barrell_Shifter/2darray.vhd
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Barrell_Shifter/2darray.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# ** Warning: (vcom-6) -- Waiting for lock by "jlt94@co1313-05.ece.iastate.edu, pid = 15184". Lockfile is "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work/_lock".
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array2d
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array2d
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Barrell_Shifter/and2.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and2
# -- Compiling architecture dataflow of and2
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Barrell_Shifter/barrel_shift.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity barrel_shifter_32
# -- Compiling architecture structure of barrel_shifter_32
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Barrell_Shifter/bit_reversal.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bit_reversal
# -- Compiling architecture structure of bit_reversal
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Barrell_Shifter/struct_mux21_N.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_21_n
# -- Compiling architecture structure of mux_21_n
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Barrell_Shifter/struct_mux_21.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_21
# -- Compiling architecture structure of mux_21
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Barrell_Shifter/tb_barrel_shifter_32.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_barrel_shift_32
# -- Compiling architecture behavior of tb_barrel_shift_32
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Barrell_Shifter/and2.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and2
# -- Compiling architecture dataflow of and2
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Barrell_Shifter/barrel_shift.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity barrel_shifter_32
# -- Compiling architecture structure of barrel_shifter_32
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Barrell_Shifter/bit_reversal.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bit_reversal
# -- Compiling architecture structure of bit_reversal
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Barrell_Shifter/struct_mux21_N.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_21_n
# -- Compiling architecture structure of mux_21_n
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Barrell_Shifter/struct_mux_21.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_21
# -- Compiling architecture structure of mux_21
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Barrell_Shifter/tb_barrel_shifter_32.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_barrel_shift_32
# -- Compiling architecture behavior of tb_barrel_shift_32
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Branch Dectection/Branch_Detect_Unit.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity branch_detection_Unit
# -- Compiling architecture behavior of branch_detection_Unit
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Branch Dectection/branch_logic.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity branch_logic
# -- Compiling architecture structure of branch_logic
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Branch Dectection/N_Bit_FullAdderStructural.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity N_Bit_FullAdderStructural
# -- Compiling architecture structure of N_Bit_FullAdderStructural
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Branch Dectection/N_BitRegister.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity N_BitRegister
# -- Compiling architecture structure of N_BitRegister
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Branch Dectection/PC_Register.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture structure of PC_Register
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Branch Dectection/SixteenTo32Extender.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SixteenTo32Extender
# -- Compiling architecture structure of SixteenTo32Extender
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/and2.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and2
# -- Compiling architecture dataflow of and2
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/array2d.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array2d
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/FullAdderStructural.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdderStructural
# -- Compiling architecture structure of FullAdderStructural
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/Mult_TB.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array2d
# -- Compiling entity Mult_TB
# -- Compiling architecture behavior of Mult_TB
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/Multiplier.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array2d
# -- Compiling entity Multiplier
# -- Compiling architecture structure of Multiplier
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/or2.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or2
# -- Compiling architecture dataflow of or2
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/xor2.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor2
# -- Compiling architecture dataflow of xor2
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/register file/array_of_vectors_32_type.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array_of_vectors_32_type
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/register file/decoder_5_32.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_5_32
# -- Compiling architecture Joe of decoder_5_32
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/register file/dff.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff
# -- Compiling architecture mixed of dff
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/register file/mux_32_1.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array_of_vectors_32_type
# -- Compiling entity mux_32_1
# -- Compiling architecture dataflow of mux_32_1
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/register file/n_bit_reg.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity n_bit_reg
# -- Compiling architecture structure of n_bit_reg
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/register file/register_file.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array_of_vectors_32_type
# -- Compiling entity register_file
# -- Compiling architecture structural of register_file
vlog -work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work -refresh -force_refresh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping entity alu_32_bit
# -- Skipping entity alu_controller
# -- Skipping entity alu_mult_shift
# -- Skipping entity and2
# -- Skipping package array2d
# -- Skipping package array_of_vectors_32_type
# -- Skipping entity barrel_shifter_32
# -- Skipping entity bit_reversal
# -- Skipping entity branch_detection_unit
# -- Skipping entity branch_logic
# -- Skipping entity controller
# -- Skipping entity decoder_5_32
# -- Skipping entity dff
# -- Skipping entity eightto1mux
# -- Skipping entity ex_mem_register
# -- Skipping entity extender_16
# -- Skipping entity extender_8
# -- Skipping entity forwarding
# -- Skipping entity fulladderstructural
# -- Skipping entity hazard_detection
# -- Skipping entity id_ex_register
# -- Skipping entity if_id_register
# -- Skipping entity immediate
# -- Skipping entity instruction_mem
# -- Skipping entity inv
# -- Skipping entity load
# -- Skipping entity mem
# -- Skipping entity mem_wb_register
# -- Skipping entity mips_processor_project_c
# -- Skipping entity mult_tb
# -- Skipping entity multiplier
# -- Skipping entity mux_21
# -- Skipping entity mux_21_16_bit
# -- Skipping entity mux_21_5_bit
# -- Skipping entity mux_21_n
# -- Skipping entity mux_32_1
# -- Skipping entity mux_4_1
# -- Skipping entity mux_4_1_32
# -- Skipping entity mux_4_1_4
# -- Skipping entity mux_4_1_8
# -- Skipping entity n_bit_fulladderstructural
# -- Skipping entity n_bit_reg
# -- Skipping entity n_bitregister
# -- Skipping entity onebitalu
# -- Skipping entity ones_complement_data
# -- Skipping entity or2
# -- Skipping entity overflow_detection
# -- Skipping entity pc_plus_4
# -- Skipping entity pc_register
# -- Skipping entity register_11_bit
# -- Skipping entity register_13_bit
# -- Skipping entity register_5_bit
# -- Skipping entity register_file
# -- Skipping entity sixteento32extender
# -- Skipping entity store
# -- Skipping entity tb_alu_32
# -- Skipping entity tb_barrel_shift_32
# -- Skipping entity xor2
vcom -work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work -refresh -force_refresh
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU_32_bit
# -- Compiling architecture structure of ALU_32_bit
# -- Compiling entity alu_controller
# -- Compiling architecture structure of alu_controller
# -- Compiling entity alu_mult_shift
# -- Compiling architecture structure of alu_mult_shift
# -- Compiling entity and2
# -- Compiling architecture dataflow of and2
# -- Compiling package array2d
# -- Compiling package array_of_vectors_32_type
# -- Compiling entity barrel_shifter_32
# -- Compiling architecture structure of barrel_shifter_32
# -- Compiling entity bit_reversal
# -- Compiling architecture structure of bit_reversal
# -- Loading package NUMERIC_STD
# -- Compiling entity branch_detection_Unit
# -- Compiling architecture behavior of branch_detection_Unit
# -- Compiling entity branch_logic
# -- Compiling architecture structure of branch_logic
# -- Compiling entity controller
# -- Compiling architecture structure of controller
# -- Compiling entity decoder_5_32
# -- Compiling architecture Joe of decoder_5_32
# -- Compiling entity dff
# -- Compiling architecture mixed of dff
# -- Compiling entity Eightto1Mux
# -- Compiling architecture structure of Eightto1Mux
# -- Compiling entity EX_MEM_register
# -- Compiling architecture structure of EX_MEM_register
# -- Compiling entity extender_16
# -- Compiling architecture dataflow of extender_16
# -- Compiling entity extender_8
# -- Compiling architecture dataflow of extender_8
# -- Compiling entity forwarding
# -- Compiling architecture behavior of forwarding
# -- Compiling entity FullAdderStructural
# -- Compiling architecture structure of FullAdderStructural
# -- Compiling entity hazard_detection
# -- Compiling entity ID_EX_register
# -- Compiling architecture structure of ID_EX_register
# -- Compiling entity IF_ID_register
# -- Compiling architecture structure of IF_ID_register
# -- Compiling entity immediate
# -- Compiling architecture structure of immediate
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity instruction_mem
# -- Compiling architecture behavioral of instruction_mem
# -- Compiling entity inv
# -- Compiling architecture dataflow of inv
# -- Compiling entity load
# -- Compiling architecture structure of load
# -- Compiling entity mem
# -- Compiling architecture behavioral of mem
# -- Compiling entity MEM_WB_register
# -- Compiling architecture structure of MEM_WB_register
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
# -- Loading package array2d
# -- Compiling entity Mult_TB
# -- Compiling architecture behavior of Mult_TB
# -- Compiling entity Multiplier
# -- Compiling architecture structure of Multiplier
# -- Compiling entity mux_21
# -- Compiling architecture structure of mux_21
# -- Compiling entity mux_21_16_bit
# -- Compiling architecture structure of mux_21_16_bit
# -- Compiling entity mux_21_5_bit
# -- Compiling architecture structure of mux_21_5_bit
# -- Compiling entity mux_21_n
# -- Compiling architecture structure of mux_21_n
# -- Loading package array_of_vectors_32_type
# -- Compiling entity mux_32_1
# -- Compiling architecture dataflow of mux_32_1
# -- Compiling entity mux_4_1
# -- Compiling architecture structure of mux_4_1
# -- Compiling entity mux_4_1_32
# -- Compiling architecture behavioral of mux_4_1_32
# -- Compiling entity mux_4_1_4
# -- Compiling architecture behavioral of mux_4_1_4
# -- Compiling entity mux_4_1_8
# -- Compiling architecture behavioral of mux_4_1_8
# -- Compiling entity N_Bit_FullAdderStructural
# -- Compiling architecture structure of N_Bit_FullAdderStructural
# -- Compiling entity n_bit_reg
# -- Compiling architecture structure of n_bit_reg
# -- Compiling entity N_BitRegister
# -- Compiling architecture structure of N_BitRegister
# -- Compiling entity OneBitALU
# -- Compiling architecture structure of OneBitALU
# -- Compiling entity ones_complement_data
# -- Compiling architecture dataflow of ones_complement_data
# -- Compiling entity or2
# -- Compiling architecture dataflow of or2
# -- Compiling entity overflow_detection
# -- Compiling architecture structure of overflow_detection
# -- Compiling entity pc_plus_4
# -- Compiling architecture structure of pc_plus_4
# -- Compiling entity PC_Register
# -- Compiling architecture structure of PC_Register
# -- Compiling entity register_11_bit
# -- Compiling architecture structure of register_11_bit
# -- Compiling entity register_13_bit
# -- Compiling architecture structure of register_13_bit
# -- Compiling entity register_5_bit
# -- Compiling architecture structure of register_5_bit
# -- Compiling entity register_file
# -- Compiling architecture structural of register_file
# -- Compiling entity SixteenTo32Extender
# -- Compiling architecture structure of SixteenTo32Extender
# -- Compiling entity store
# -- Compiling architecture structure of store
# -- Compiling entity tb_alu_32
# -- Compiling architecture behavior of tb_alu_32
# -- Compiling entity tb_barrel_shift_32
# -- Compiling architecture behavior of tb_barrel_shift_32
# -- Compiling entity xor2
# -- Compiling architecture dataflow of xor2
vsim -voptargs=+acc work.mips_processor_project_c
# vsim -voptargs=+acc work.mips_processor_project_c 
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(497): (vopt-3473) Component instance "ALU_in_A : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(511): (vopt-1270) Bad default binding for component instance "ALU_in_A : Eightto1Mux".
#  (Component port "input_7" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(511): (vopt-3473) Component instance "ALU_in_B : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/alu_mult_shift.vhd(25): Vopt Compiler exiting
# Error loading design
vcom -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/Eightto1Mux.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Eightto1Mux
# -- Compiling architecture structure of Eightto1Mux
vcom -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
vsim -voptargs=+acc work.mips_processor_project_c
# vsim -voptargs=+acc work.mips_processor_project_c 
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(497): (vopt-3473) Component instance "ALU_in_A : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(511): (vopt-1270) Bad default binding for component instance "ALU_in_A : Eightto1Mux".
#  (Component port "input_7" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(511): (vopt-3473) Component instance "ALU_in_B : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/alu_mult_shift.vhd(25): Vopt Compiler exiting
# Error loading design
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux81_32_bit.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Eightto1Mux
# -- Compiling architecture structure of Eightto1Mux
vcom -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
vsim -voptargs=+acc work.mips_processor_project_c
# vsim -voptargs=+acc work.mips_processor_project_c 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/overflow_detection.vhd(15): Vopt Compiler exiting
# Error loading design
vcom -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
vsim -voptargs=+acc work.mips_processor_project_c
# vsim -voptargs=+acc work.mips_processor_project_c 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/overflow_detection.vhd(15): Vopt Compiler exiting
# Error loading design
vcom -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux81_32_bit.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightto1mux
# -- Compiling architecture structure of eightto1mux
vcom -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
vsim -voptargs=+acc work.mips_processor_project_c
# vsim -voptargs=+acc work.mips_processor_project_c 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/overflow_detection.vhd(15): Vopt Compiler exiting
# Error loading design
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux81_32_bit.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightto1mux
# -- Compiling architecture structure of eightto1mux
vcom -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux81_32_bit.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightto1mux
# -- Compiling architecture structure of eightto1mux
vcom -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
vsim -voptargs=+acc work.mips_processor_project_c
# vsim -voptargs=+acc work.mips_processor_project_c 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-1270) Bad default binding for component instance "mux : Eightto1Mux".
#  (Component port "input" is not on the entity.)
# ** Warning: [1] /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd(39): (vopt-3473) Component instance "mux : Eightto1Mux" is not bound.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/overflow_detection.vhd(15): Vopt Compiler exiting
# Error loading design
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux81_32_bit.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightto1mux_32
# -- Compiling architecture structure of eightto1mux_32
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/1_bit_alu/Eightto1Mux.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Eightto1Mux
# -- Compiling architecture structure of Eightto1Mux
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
vsim -voptargs=+acc work.mips_processor_project_c
# vsim -voptargs=+acc work.mips_processor_project_c 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mips_processor_project_c(structure)#1
# Loading work.mux_21_n(structure)#1
# Loading work.mux_21(structure)#1
# Loading work.inv(dataflow)#1
# Loading work.and2(dataflow)#1
# Loading work.or2(dataflow)#1
# Loading work.pc_register(structure)#1
# Loading work.n_bitregister(structure)#1
# Loading work.dff(mixed)#1
# Loading work.pc_plus_4(structure)#1
# Loading work.alu_32_bit(structure)#1
# Loading work.ones_complement_data(dataflow)#1
# Loading work.onebitalu(structure)#1
# Loading work.eightto1mux(structure)#1
# Loading work.overflow_detection(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_mem(behavioral)#1
# Loading work.if_id_register(structure)#1
# Loading work.alu_controller(structure)#1
# Loading work.controller(structure)#1
# Loading work.array_of_vectors_32_type
# Loading work.register_file(structural)#1
# Loading work.decoder_5_32(joe)#1
# Loading work.n_bit_reg(structure)#1
# Loading work.mux_32_1(dataflow)#1
# Loading work.immediate(structure)#1
# Loading work.extender_16(dataflow)#1
# Loading work.branch_logic(structure)#1
# Loading work.sixteento32extender(structure)#1
# Loading work.n_bit_fulladderstructural(structure)#1
# Loading work.fulladderstructural(structure)#1
# Loading work.xor2(dataflow)#1
# Loading work.branch_detection_unit(behavior)#1
# Loading work.id_ex_register(structure)#1
# Loading work.register_13_bit(structure)#1
# Loading work.register_11_bit(structure)#1
# Loading work.forwarding(behavior)#1
# Loading work.eightto1mux_32(structure)#1
# Loading work.alu_mult_shift(structure)#1
# Loading work.mux_21_5_bit(structure)#1
# Loading work.barrel_shifter_32(structure)#1
# Loading work.bit_reversal(structure)#1
# Loading work.array2d
# Loading work.multiplier(structure)#1
# Loading work.mux_4_1_32(behavioral)#1
# Loading work.ex_mem_register(structure)#1
# Loading work.register_5_bit(structure)#1
# Loading work.store(structure)#1
# Loading work.mux_4_1_4(behavioral)#1
# Loading work.mux_21_n(structure)#2
# Loading work.mem(behavioral)#1
# Loading work.mem_wb_register(structure)#1
# Loading work.load(structure)#1
# Loading work.mux_21_16_bit(structure)#1
# Loading work.mux_4_1_8(behavioral)#1
# Loading work.extender_8(dataflow)#1
add wave -position insertpoint  \
sim:/mips_processor_project_c/N \
sim:/mips_processor_project_c/clk \
sim:/mips_processor_project_c/s_reset \
sim:/mips_processor_project_c/s_write_data \
sim:/mips_processor_project_c/ID_reg_out_1 \
sim:/mips_processor_project_c/ID_reg_out_2 \
sim:/mips_processor_project_c/ID_EX_reg_out_1 \
sim:/mips_processor_project_c/ID_EX_reg_out_2 \
sim:/mips_processor_project_c/EX_MEM_reg_out_2 \
sim:/mips_processor_project_c/EX_MEM_reg_out_1 \
sim:/mips_processor_project_c/MEM_WB_reg_out_2 \
sim:/mips_processor_project_c/s_write_address \
sim:/mips_processor_project_c/s_write_address_final \
sim:/mips_processor_project_c/MEM_data_mem_out \
sim:/mips_processor_project_c/s_store_data \
sim:/mips_processor_project_c/MEM_WB_data_mem_out \
sim:/mips_processor_project_c/s_store_byteena \
sim:/mips_processor_project_c/s_which_load \
sim:/mips_processor_project_c/IF_instruction \
sim:/mips_processor_project_c/IF_ID_instruction \
sim:/mips_processor_project_c/ID_EX_instruction \
sim:/mips_processor_project_c/EX_MEM_instruction \
sim:/mips_processor_project_c/MEM_WB_instruction \
sim:/mips_processor_project_c/EX_MEM_reg_write \
sim:/mips_processor_project_c/MEM_WB_reg_write \
sim:/mips_processor_project_c/ID_immediate \
sim:/mips_processor_project_c/ID_EX_immediate \
sim:/mips_processor_project_c/EX_alu_out \
sim:/mips_processor_project_c/EX_MEM_alu_out \
sim:/mips_processor_project_c/MEM_WB_alu_out \
sim:/mips_processor_project_c/s_write_data_final \
sim:/mips_processor_project_c/s_input_2_alu \
sim:/mips_processor_project_c/s_ForwardA_out \
sim:/mips_processor_project_c/s_ForwardB_out \
sim:/mips_processor_project_c/s_alu_zero_out \
sim:/mips_processor_project_c/s_alu_c_out \
sim:/mips_processor_project_c/s_alu_overflow \
sim:/mips_processor_project_c/s_take_branch \
sim:/mips_processor_project_c/if_id_write \
sim:/mips_processor_project_c/IF_ID_PC \
sim:/mips_processor_project_c/IF_PC \
sim:/mips_processor_project_c/s_new_PC_current \
sim:/mips_processor_project_c/s_PC_value \
sim:/mips_processor_project_c/s_current_PC_value \
sim:/mips_processor_project_c/ID_branch_logic \
sim:/mips_processor_project_c/ID_EX_branch_logic \
sim:/mips_processor_project_c/EX_MEM_branch_logic \
sim:/mips_processor_project_c/MEM_WB_branch_logic \
sim:/mips_processor_project_c/s_forwardA \
sim:/mips_processor_project_c/s_forwardB \
sim:/mips_processor_project_c/ID_controller \
sim:/mips_processor_project_c/ID_EX_controller \
sim:/mips_processor_project_c/EX_MEM_controller \
sim:/mips_processor_project_c/MEM_WB_controller \
sim:/mips_processor_project_c/ID_alu_controller \
sim:/mips_processor_project_c/ID_EX_alu_controller \
sim:/mips_processor_project_c/EX_MEM_alu_controller \
sim:/mips_processor_project_c/MEM_WB_alu_controller
force -freeze sim:/mips_processor_project_c/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/mips_processor_project_c/s_reset 1 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/instuction_mem_i
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/instuction_mem_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/instuction_mem_i
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/instuction_mem_i
force -freeze sim:/mips_processor_project_c/s_reset 0 0
run
run
run
run
run
run
run
run
run
quit -sim
vcom -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
vsim -voptargs=+acc work.mips_processor_project_c
# vsim -voptargs=+acc work.mips_processor_project_c 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mips_processor_project_c(structure)#1
# Loading work.mux_21_n(structure)#1
# Loading work.mux_21(structure)#1
# Loading work.inv(dataflow)#1
# Loading work.and2(dataflow)#1
# Loading work.or2(dataflow)#1
# Loading work.pc_register(structure)#1
# Loading work.n_bitregister(structure)#1
# Loading work.dff(mixed)#1
# Loading work.pc_plus_4(structure)#1
# Loading work.alu_32_bit(structure)#1
# Loading work.ones_complement_data(dataflow)#1
# Loading work.onebitalu(structure)#1
# Loading work.eightto1mux(structure)#1
# Loading work.overflow_detection(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_mem(behavioral)#1
# Loading work.if_id_register(structure)#1
# Loading work.alu_controller(structure)#1
# Loading work.controller(structure)#1
# Loading work.array_of_vectors_32_type
# Loading work.register_file(structural)#1
# Loading work.decoder_5_32(joe)#1
# Loading work.n_bit_reg(structure)#1
# Loading work.mux_32_1(dataflow)#1
# Loading work.immediate(structure)#1
# Loading work.extender_16(dataflow)#1
# Loading work.branch_logic(structure)#1
# Loading work.sixteento32extender(structure)#1
# Loading work.n_bit_fulladderstructural(structure)#1
# Loading work.fulladderstructural(structure)#1
# Loading work.xor2(dataflow)#1
# Loading work.branch_detection_unit(behavior)#1
# Loading work.id_ex_register(structure)#1
# Loading work.register_13_bit(structure)#1
# Loading work.register_11_bit(structure)#1
# Loading work.forwarding(behavior)#1
# Loading work.eightto1mux_32(structure)#1
# Loading work.alu_mult_shift(structure)#1
# Loading work.mux_21_5_bit(structure)#1
# Loading work.barrel_shifter_32(structure)#1
# Loading work.bit_reversal(structure)#1
# Loading work.array2d
# Loading work.multiplier(structure)#1
# Loading work.mux_4_1_32(behavioral)#1
# Loading work.ex_mem_register(structure)#1
# Loading work.register_5_bit(structure)#1
# Loading work.store(structure)#1
# Loading work.mux_4_1_4(behavioral)#1
# Loading work.mux_21_n(structure)#2
# Loading work.mem(behavioral)#1
# Loading work.mem_wb_register(structure)#1
# Loading work.load(structure)#1
# Loading work.mux_21_16_bit(structure)#1
# Loading work.mux_4_1_8(behavioral)#1
# Loading work.extender_8(dataflow)#1
add wave -position insertpoint sim:/mips_processor_project_c/*
force -freeze sim:/mips_processor_project_c/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/mips_processor_project_c/s_reset 1 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/instuction_mem_i
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/instuction_mem_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/instuction_mem_i
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/instuction_mem_i
force -freeze sim:/mips_processor_project_c/s_reset 0 0
run
run
run
run
run
run
add wave -position insertpoint sim:/mips_processor_project_c/reg_file/*
restart -f
force -freeze sim:/mips_processor_project_c/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/mips_processor_project_c/s_reset 1 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/instuction_mem_i
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/instuction_mem_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/instuction_mem_i
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/instuction_mem_i
force -freeze sim:/mips_processor_project_c/s_reset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
vsim -voptargs=+acc work.forwarding
# vsim -voptargs=+acc work.forwarding 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.forwarding(behavior)#1
add wave -position insertpoint  \
sim:/forwarding/ex_mem_RegWen \
sim:/forwarding/mem_wb_RegWen \
sim:/forwarding/id_ex_RegRs \
sim:/forwarding/id_ex_RegRt \
sim:/forwarding/ex_mem_RegRd \
sim:/forwarding/mem_wb_RegRd \
sim:/forwarding/ex_mem_RegRt \
sim:/forwarding/ex_mem_RegRs \
sim:/forwarding/mem_wb_RegRt \
sim:/forwarding/is_Link \
sim:/forwarding/forwardA \
sim:/forwarding/forwardB \
sim:/forwarding/memHazA \
sim:/forwarding/memHazB \
sim:/forwarding/forA \
sim:/forwarding/forB
force -freeze sim:/forwarding/ex_mem_RegWen 1 0
force -freeze sim:/forwarding/mem_wb_RegWen 1 0
force -freeze sim:/forwarding/ex_mem_RegWen 1 0
force -freeze sim:/forwarding/mem_wb_RegWen 1 0
force -freeze sim:/forwarding/id_ex_RegRs 00000 0
force -freeze sim:/forwarding/id_ex_RegRt 00000 0
force -freeze sim:/forwarding/ex_mem_RegRd 00000 0
force -freeze sim:/forwarding/mem_wb_RegRd 00000 0
force -freeze sim:/forwarding/ex_mem_RegRt 00000 0
force -freeze sim:/forwarding/ex_mem_RegRs 00000 0
force -freeze sim:/forwarding/mem_wb_RegRt 00000 0
force -freeze sim:/forwarding/is_Link 00000 0
# ** Error: (vsim-4026) Value "00000" does not represent a literal of the enumeration type.
# ** Error: (vsim-4011) Invalid force value: 00000 0.
# 
force -freeze sim:/forwarding/forwardA 000 0
force -freeze sim:/forwarding/forwardB 000 0
force -freeze sim:/forwarding/memHazA 0 0
noforce sim:/forwarding/forwardA
noforce sim:/forwarding/forwardB
noforce sim:/forwarding/memHazA
force -freeze sim:/forwarding/is_Link 0 0
run
run
run
restart -f
force -freeze sim:/forwarding/ex_mem_RegWen 0 0
force -freeze sim:/forwarding/mem_wb_RegWen 0 0
force -freeze sim:/forwarding/id_ex_RegRs 00000 0
force -freeze sim:/forwarding/id_ex_RegRt 00000 0
force -freeze sim:/forwarding/ex_mem_RegRd 00000 0
force -freeze sim:/forwarding/mem_wb_RegRd 00000 0
force -freeze sim:/forwarding/ex_mem_RegRt 00000 0
force -freeze sim:/forwarding/ex_mem_RegRs 00000 0
force -freeze sim:/forwarding/mem_wb_RegRt 00000 0
force -freeze sim:/forwarding/is_Link 0 0
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding
# -- Compiling architecture behavior of forwarding
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(49): (vcom-1226) A wait statement is illegal for a process with a sensitivity list.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(177): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding
# -- Compiling architecture behavior of forwarding
# Load canceled
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.forwarding(behavior)#1
force -freeze sim:/forwarding/ex_mem_RegWen 0 0
force -freeze sim:/forwarding/mem_wb_RegWen 0 0
force -freeze sim:/forwarding/id_ex_RegRs 00000 0
force -freeze sim:/forwarding/id_ex_RegRt 00000 0
force -freeze sim:/forwarding/ex_mem_RegRd 00000 0
force -freeze sim:/forwarding/mem_wb_RegRd 00000 0
force -freeze sim:/forwarding/ex_mem_RegRt 00000 0
force -freeze sim:/forwarding/ex_mem_RegRs 00000 0
force -freeze sim:/forwarding/mem_wb_RegRt 00000 0
force -freeze sim:/forwarding/is_Link 0 0
run
run
run
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding
# -- Compiling architecture behavior of forwarding
quit -sim
vsim -voptargs=+acc work.forwarding
# vsim -voptargs=+acc work.forwarding 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.forwarding(behavior)#1
add wave -position insertpoint  \
sim:/forwarding/ex_mem_RegWen \
sim:/forwarding/mem_wb_RegWen \
sim:/forwarding/id_ex_RegRs \
sim:/forwarding/id_ex_RegRt \
sim:/forwarding/ex_mem_RegRd \
sim:/forwarding/mem_wb_RegRd \
sim:/forwarding/ex_mem_RegRt \
sim:/forwarding/ex_mem_RegRs \
sim:/forwarding/mem_wb_RegRt \
sim:/forwarding/is_Link \
sim:/forwarding/forwardA \
sim:/forwarding/forwardB \
sim:/forwarding/memHazA \
sim:/forwarding/memHazB \
sim:/forwarding/forA \
sim:/forwarding/forB
force -freeze sim:/forwarding/ex_mem_RegWen 0 0
force -freeze sim:/forwarding/mem_wb_RegWen 0 0
force -freeze sim:/forwarding/id_ex_RegRs 00000 0
force -freeze sim:/forwarding/id_ex_RegRt 00000 0
force -freeze sim:/forwarding/ex_mem_RegRd 00000 0
force -freeze sim:/forwarding/mem_wb_RegRd 00000 0
force -freeze sim:/forwarding/ex_mem_RegRt 00000 0
force -freeze sim:/forwarding/ex_mem_RegRs 00000 0
force -freeze sim:/forwarding/mem_wb_RegRt 00000 0
force -freeze sim:/forwarding/is_Link 0 0
run
run
run
run
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding
# -- Compiling architecture behavior of forwarding
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.forwarding(behavior)#1
force -freeze sim:/forwarding/ex_mem_RegWen 0 0
force -freeze sim:/forwarding/mem_wb_RegWen 0 0
force -freeze sim:/forwarding/id_ex_RegRs 00000 0
force -freeze sim:/forwarding/id_ex_RegRt 00000 0
force -freeze sim:/forwarding/ex_mem_RegRd 00000 0
force -freeze sim:/forwarding/mem_wb_RegRd 00000 0
force -freeze sim:/forwarding/ex_mem_RegRt 00000 0
force -freeze sim:/forwarding/ex_mem_RegRs 00000 0
force -freeze sim:/forwarding/mem_wb_RegRt 00000 0
force -freeze sim:/forwarding/is_Link 0 0
run
run
run
run
run
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding
# -- Compiling architecture behavior of forwarding
quit -sim
vsim -voptargs=+acc work.forwarding
# vsim -voptargs=+acc work.forwarding 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.forwarding(behavior)#1
add wave -position insertpoint  \
sim:/forwarding/ex_mem_RegWen \
sim:/forwarding/mem_wb_RegWen \
sim:/forwarding/id_ex_RegRs \
sim:/forwarding/id_ex_RegRt \
sim:/forwarding/ex_mem_RegRd \
sim:/forwarding/mem_wb_RegRd \
sim:/forwarding/ex_mem_RegRt \
sim:/forwarding/ex_mem_RegRs \
sim:/forwarding/mem_wb_RegRt \
sim:/forwarding/is_Link \
sim:/forwarding/forwardA \
sim:/forwarding/forwardB \
sim:/forwarding/memHazA \
sim:/forwarding/memHazB \
sim:/forwarding/forA \
sim:/forwarding/forB
force -freeze sim:/forwarding/ex_mem_RegWen 0 0
force -freeze sim:/forwarding/mem_wb_RegWen 0 0
force -freeze sim:/forwarding/id_ex_RegRs 00000 0
force -freeze sim:/forwarding/id_ex_RegRt 00000 0
force -freeze sim:/forwarding/ex_mem_RegRd 00000 0
force -freeze sim:/forwarding/mem_wb_RegRd 00000 0
force -freeze sim:/forwarding/ex_mem_RegRt 00000 0
force -freeze sim:/forwarding/ex_mem_RegRs 00000 0
force -freeze sim:/forwarding/mem_wb_RegRt 00000 0
force -freeze sim:/forwarding/is_Link 0 0
run
run
run
run
run
run
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding
# -- Compiling architecture behavior of forwarding
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.forwarding(behavior)#1
force -freeze sim:/forwarding/ex_mem_RegWen 0 0
force -freeze sim:/forwarding/mem_wb_RegWen 0 0
force -freeze sim:/forwarding/id_ex_RegRs {forA       <=     "000";
forB       <=     "000";} 0
# Value length (49) does not equal array index length (5).
# 
# ** Error: (vsim-4011) Invalid force value: {forA       <=     "000";
# forB       <=     "000";} 0.
# 
force -freeze sim:/forwarding/id_ex_RegRt 00000 0
force -freeze sim:/forwarding/ex_mem_RegRd 00000 0
force -freeze sim:/forwarding/mem_wb_RegRd 00000 0
force -freeze sim:/forwarding/ex_mem_RegRt 00000 0
force -freeze sim:/forwarding/ex_mem_RegRs 00000 0
force -freeze sim:/forwarding/mem_wb_RegRt 00000 0
force -freeze sim:/forwarding/is_Link 0 0
force -freeze sim:/forwarding/id_ex_RegRs 00000 0
run
run
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding
# -- Compiling architecture behavior of forwarding
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.forwarding(behavior)#1
force -freeze sim:/forwarding/ex_mem_RegWen 0 0
force -freeze sim:/forwarding/mem_wb_RegWen {} 0
# ** Error: (vsim-4026) Value "" does not represent a literal of the enumeration type.
# ** Error: (vsim-4011) Invalid force value: {} 0.
# 
force -freeze sim:/forwarding/id_ex_RegRs 00000 0
force -freeze sim:/forwarding/id_ex_RegRt 00000 0
force -freeze sim:/forwarding/ex_mem_RegRd 00000 0
force -freeze sim:/forwarding/mem_wb_RegRd 00000 0
force -freeze sim:/forwarding/ex_mem_RegRt 00000 0
force -freeze sim:/forwarding/ex_mem_RegRs 00000 0
force -freeze sim:/forwarding/mem_wb_RegRt 00000 0
force -freeze sim:/forwarding/is_Link 0 0
force -freeze sim:/forwarding/mem_wb_RegWen 0 0
run
run
run
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding
# -- Compiling architecture behavior of forwarding
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.forwarding(behavior)#1
force -freeze sim:/forwarding/ex_mem_RegWen 0 0
force -freeze sim:/forwarding/mem_wb_RegWen 0 0
force -freeze sim:/forwarding/id_ex_RegRs 00000 0
force -freeze sim:/forwarding/id_ex_RegRt 00000 0
force -freeze sim:/forwarding/ex_mem_RegRd 00000 0
force -freeze sim:/forwarding/mem_wb_RegRd 00000 0
force -freeze sim:/forwarding/ex_mem_RegRt 00000 0
force -freeze sim:/forwarding/ex_mem_RegRs 00000 0
force -freeze sim:/forwarding/mem_wb_RegRt 00000 0
force -freeze sim:/forwarding/is_Link 0 0
run
run
run
run
quit -sim
vlog -work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work -refresh -force_refresh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping entity alu_32_bit
# -- Skipping entity alu_controller
# -- Skipping entity alu_mult_shift
# -- Skipping entity and2
# -- Skipping package array2d
# -- Skipping package array_of_vectors_32_type
# -- Skipping entity barrel_shifter_32
# -- Skipping entity bit_reversal
# -- Skipping entity branch_detection_unit
# -- Skipping entity branch_logic
# -- Skipping entity controller
# -- Skipping entity decoder_5_32
# -- Skipping entity dff
# -- Skipping entity eightto1mux
# -- Skipping entity eightto1mux_32
# -- Skipping entity ex_mem_register
# -- Skipping entity extender_16
# -- Skipping entity extender_8
# -- Skipping entity forwarding
# -- Skipping entity fulladderstructural
# -- Skipping entity hazard_detection
# -- Skipping entity id_ex_register
# -- Skipping entity if_id_register
# -- Skipping entity immediate
# -- Skipping entity instruction_mem
# -- Skipping entity inv
# -- Skipping entity load
# -- Skipping entity mem
# -- Skipping entity mem_wb_register
# -- Skipping entity mips_processor_project_c
# -- Skipping entity mult_tb
# -- Skipping entity multiplier
# -- Skipping entity mux_21
# -- Skipping entity mux_21_16_bit
# -- Skipping entity mux_21_5_bit
# -- Skipping entity mux_21_n
# -- Skipping entity mux_32_1
# -- Skipping entity mux_4_1
# -- Skipping entity mux_4_1_32
# -- Skipping entity mux_4_1_4
# -- Skipping entity mux_4_1_8
# -- Skipping entity n_bit_fulladderstructural
# -- Skipping entity n_bit_reg
# -- Skipping entity n_bitregister
# -- Skipping entity onebitalu
# -- Skipping entity ones_complement_data
# -- Skipping entity or2
# -- Skipping entity overflow_detection
# -- Skipping entity pc_plus_4
# -- Skipping entity pc_register
# -- Skipping entity register_11_bit
# -- Skipping entity register_13_bit
# -- Skipping entity register_5_bit
# -- Skipping entity register_file
# -- Skipping entity sixteento32extender
# -- Skipping entity store
# -- Skipping entity tb_alu_32
# -- Skipping entity tb_barrel_shift_32
# -- Skipping entity xor2
vcom -work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work -refresh -force_refresh
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU_32_bit
# -- Compiling architecture structure of ALU_32_bit
# -- Compiling entity alu_controller
# -- Compiling architecture structure of alu_controller
# -- Compiling entity alu_mult_shift
# -- Compiling architecture structure of alu_mult_shift
# -- Compiling entity and2
# -- Compiling architecture dataflow of and2
# -- Compiling package array2d
# -- Compiling package array_of_vectors_32_type
# -- Compiling entity barrel_shifter_32
# -- Compiling architecture structure of barrel_shifter_32
# -- Compiling entity bit_reversal
# -- Compiling architecture structure of bit_reversal
# -- Loading package NUMERIC_STD
# -- Compiling entity branch_detection_Unit
# -- Compiling architecture behavior of branch_detection_Unit
# -- Compiling entity branch_logic
# -- Compiling architecture structure of branch_logic
# -- Compiling entity controller
# -- Compiling architecture structure of controller
# -- Compiling entity decoder_5_32
# -- Compiling architecture Joe of decoder_5_32
# -- Compiling entity dff
# -- Compiling architecture mixed of dff
# -- Compiling entity Eightto1Mux
# -- Compiling architecture structure of Eightto1Mux
# -- Compiling entity eightto1mux_32
# -- Compiling architecture structure of eightto1mux_32
# -- Compiling entity EX_MEM_register
# -- Compiling architecture structure of EX_MEM_register
# -- Compiling entity extender_16
# -- Compiling architecture dataflow of extender_16
# -- Compiling entity extender_8
# -- Compiling architecture dataflow of extender_8
# -- Compiling entity forwarding
# -- Compiling architecture behavior of forwarding
# -- Compiling entity FullAdderStructural
# -- Compiling architecture structure of FullAdderStructural
# -- Compiling entity hazard_detection
# -- Compiling entity ID_EX_register
# -- Compiling architecture structure of ID_EX_register
# -- Compiling entity IF_ID_register
# -- Compiling architecture structure of IF_ID_register
# -- Compiling entity immediate
# -- Compiling architecture structure of immediate
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity instruction_mem
# -- Compiling architecture behavioral of instruction_mem
# -- Compiling entity inv
# -- Compiling architecture dataflow of inv
# -- Compiling entity load
# -- Compiling architecture structure of load
# -- Compiling entity mem
# -- Compiling architecture behavioral of mem
# -- Compiling entity MEM_WB_register
# -- Compiling architecture structure of MEM_WB_register
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
# -- Loading package array2d
# -- Compiling entity Mult_TB
# -- Compiling architecture behavior of Mult_TB
# -- Compiling entity Multiplier
# -- Compiling architecture structure of Multiplier
# -- Compiling entity mux_21
# -- Compiling architecture structure of mux_21
# -- Compiling entity mux_21_16_bit
# -- Compiling architecture structure of mux_21_16_bit
# -- Compiling entity mux_21_5_bit
# -- Compiling architecture structure of mux_21_5_bit
# -- Compiling entity mux_21_n
# -- Compiling architecture structure of mux_21_n
# -- Loading package array_of_vectors_32_type
# -- Compiling entity mux_32_1
# -- Compiling architecture dataflow of mux_32_1
# -- Compiling entity mux_4_1
# -- Compiling architecture structure of mux_4_1
# -- Compiling entity mux_4_1_32
# -- Compiling architecture behavioral of mux_4_1_32
# -- Compiling entity mux_4_1_4
# -- Compiling architecture behavioral of mux_4_1_4
# -- Compiling entity mux_4_1_8
# -- Compiling architecture behavioral of mux_4_1_8
# -- Compiling entity N_Bit_FullAdderStructural
# -- Compiling architecture structure of N_Bit_FullAdderStructural
# -- Compiling entity n_bit_reg
# -- Compiling architecture structure of n_bit_reg
# -- Compiling entity N_BitRegister
# -- Compiling architecture structure of N_BitRegister
# -- Compiling entity OneBitALU
# -- Compiling architecture structure of OneBitALU
# -- Compiling entity ones_complement_data
# -- Compiling architecture dataflow of ones_complement_data
# -- Compiling entity or2
# -- Compiling architecture dataflow of or2
# -- Compiling entity overflow_detection
# -- Compiling architecture structure of overflow_detection
# -- Compiling entity pc_plus_4
# -- Compiling architecture structure of pc_plus_4
# -- Compiling entity PC_Register
# -- Compiling architecture structure of PC_Register
# -- Compiling entity register_11_bit
# -- Compiling architecture structure of register_11_bit
# -- Compiling entity register_13_bit
# -- Compiling architecture structure of register_13_bit
# -- Compiling entity register_5_bit
# -- Compiling architecture structure of register_5_bit
# -- Compiling entity register_file
# -- Compiling architecture structural of register_file
# -- Compiling entity SixteenTo32Extender
# -- Compiling architecture structure of SixteenTo32Extender
# -- Compiling entity store
# -- Compiling architecture structure of store
# -- Compiling entity tb_alu_32
# -- Compiling architecture behavior of tb_alu_32
# -- Compiling entity tb_barrel_shift_32
# -- Compiling architecture behavior of tb_barrel_shift_32
# -- Compiling entity xor2
# -- Compiling architecture dataflow of xor2
vsim -voptargs=+acc work.mips_processor_project_c
# vsim -voptargs=+acc work.mips_processor_project_c 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mips_processor_project_c(structure)#1
# Loading work.mux_21_n(structure)#1
# Loading work.mux_21(structure)#1
# Loading work.inv(dataflow)#1
# Loading work.and2(dataflow)#1
# Loading work.or2(dataflow)#1
# Loading work.pc_register(structure)#1
# Loading work.n_bitregister(structure)#1
# Loading work.dff(mixed)#1
# Loading work.pc_plus_4(structure)#1
# Loading work.alu_32_bit(structure)#1
# Loading work.ones_complement_data(dataflow)#1
# Loading work.onebitalu(structure)#1
# Loading work.eightto1mux(structure)#1
# Loading work.overflow_detection(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_mem(behavioral)#1
# Loading work.if_id_register(structure)#1
# Loading work.alu_controller(structure)#1
# Loading work.controller(structure)#1
# Loading work.array_of_vectors_32_type
# Loading work.register_file(structural)#1
# Loading work.decoder_5_32(joe)#1
# Loading work.n_bit_reg(structure)#1
# Loading work.mux_32_1(dataflow)#1
# Loading work.immediate(structure)#1
# Loading work.extender_16(dataflow)#1
# Loading work.branch_logic(structure)#1
# Loading work.sixteento32extender(structure)#1
# Loading work.n_bit_fulladderstructural(structure)#1
# Loading work.fulladderstructural(structure)#1
# Loading work.xor2(dataflow)#1
# Loading work.branch_detection_unit(behavior)#1
# Loading work.id_ex_register(structure)#1
# Loading work.register_13_bit(structure)#1
# Loading work.register_11_bit(structure)#1
# Loading work.forwarding(behavior)#1
# Loading work.eightto1mux_32(structure)#1
# Loading work.alu_mult_shift(structure)#1
# Loading work.mux_21_5_bit(structure)#1
# Loading work.barrel_shifter_32(structure)#1
# Loading work.bit_reversal(structure)#1
# Loading work.array2d
# Loading work.multiplier(structure)#1
# Loading work.mux_4_1_32(behavioral)#1
# Loading work.ex_mem_register(structure)#1
# Loading work.register_5_bit(structure)#1
# Loading work.store(structure)#1
# Loading work.mux_4_1_4(behavioral)#1
# Loading work.mux_21_n(structure)#2
# Loading work.mem(behavioral)#1
# Loading work.mem_wb_register(structure)#1
# Loading work.load(structure)#1
# Loading work.mux_21_16_bit(structure)#1
# Loading work.mux_4_1_8(behavioral)#1
# Loading work.extender_8(dataflow)#1
add wave -position insertpoint  \
sim:/mips_processor_project_c/N \
sim:/mips_processor_project_c/clk \
sim:/mips_processor_project_c/s_reset \
sim:/mips_processor_project_c/s_write_data \
sim:/mips_processor_project_c/ID_reg_out_1 \
sim:/mips_processor_project_c/ID_reg_out_2 \
sim:/mips_processor_project_c/ID_EX_reg_out_1 \
sim:/mips_processor_project_c/ID_EX_reg_out_2 \
sim:/mips_processor_project_c/EX_MEM_reg_out_2 \
sim:/mips_processor_project_c/EX_MEM_reg_out_1 \
sim:/mips_processor_project_c/MEM_WB_reg_out_2 \
sim:/mips_processor_project_c/s_write_address \
sim:/mips_processor_project_c/s_write_address_final \
sim:/mips_processor_project_c/MEM_data_mem_out \
sim:/mips_processor_project_c/s_store_data \
sim:/mips_processor_project_c/MEM_WB_data_mem_out \
sim:/mips_processor_project_c/s_store_byteena \
sim:/mips_processor_project_c/s_which_load \
sim:/mips_processor_project_c/IF_instruction \
sim:/mips_processor_project_c/IF_ID_instruction \
sim:/mips_processor_project_c/ID_EX_instruction \
sim:/mips_processor_project_c/EX_MEM_instruction \
sim:/mips_processor_project_c/MEM_WB_instruction \
sim:/mips_processor_project_c/EX_MEM_reg_write \
sim:/mips_processor_project_c/MEM_WB_reg_write \
sim:/mips_processor_project_c/ID_immediate \
sim:/mips_processor_project_c/ID_EX_immediate \
sim:/mips_processor_project_c/EX_alu_out \
sim:/mips_processor_project_c/EX_MEM_alu_out \
sim:/mips_processor_project_c/MEM_WB_alu_out \
sim:/mips_processor_project_c/s_write_data_final \
sim:/mips_processor_project_c/s_input_2_alu \
sim:/mips_processor_project_c/s_ForwardA_out \
sim:/mips_processor_project_c/s_ForwardB_out \
sim:/mips_processor_project_c/s_alu_zero_out \
sim:/mips_processor_project_c/s_alu_c_out \
sim:/mips_processor_project_c/s_alu_overflow \
sim:/mips_processor_project_c/s_take_branch \
sim:/mips_processor_project_c/if_id_write \
sim:/mips_processor_project_c/IF_ID_PC \
sim:/mips_processor_project_c/IF_PC \
sim:/mips_processor_project_c/s_new_PC_current \
sim:/mips_processor_project_c/s_PC_value \
sim:/mips_processor_project_c/s_current_PC_value \
sim:/mips_processor_project_c/ID_branch_logic \
sim:/mips_processor_project_c/ID_EX_branch_logic \
sim:/mips_processor_project_c/EX_MEM_branch_logic \
sim:/mips_processor_project_c/MEM_WB_branch_logic \
sim:/mips_processor_project_c/s_forwardA \
sim:/mips_processor_project_c/s_forwardB \
sim:/mips_processor_project_c/ID_controller \
sim:/mips_processor_project_c/ID_EX_controller \
sim:/mips_processor_project_c/EX_MEM_controller \
sim:/mips_processor_project_c/MEM_WB_controller \
sim:/mips_processor_project_c/ID_alu_controller \
sim:/mips_processor_project_c/ID_EX_alu_controller \
sim:/mips_processor_project_c/EX_MEM_alu_controller \
sim:/mips_processor_project_c/MEM_WB_alu_controller
add wave -position insertpoint sim:/mips_processor_project_c/reg_file/*
force -freeze sim:/mips_processor_project_c/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/mips_processor_project_c/s_reset 1 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/instuction_mem_i
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/instuction_mem_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/instuction_mem_i
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/instuction_mem_i
force -freeze sim:/mips_processor_project_c/s_reset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# ** Error: (vsim-3601) Iteration limit reached at time 2100 ns.
run
# ** Error: (vsim-3601) Iteration limit reached at time 2100 ns.
run
# ** Error: (vsim-3601) Iteration limit reached at time 2100 ns.
run
# ** Error: (vsim-3601) Iteration limit reached at time 2100 ns.
run
# ** Error: (vsim-3601) Iteration limit reached at time 2100 ns.
run
# ** Error: (vsim-3601) Iteration limit reached at time 2100 ns.
run
# ** Error: (vsim-3601) Iteration limit reached at time 2100 ns.
run
# ** Error: (vsim-3601) Iteration limit reached at time 2100 ns.
run
# ** Error: (vsim-3601) Iteration limit reached at time 2100 ns.
run
# ** Error: (vsim-3601) Iteration limit reached at time 2100 ns.
run
# ** Error: (vsim-3601) Iteration limit reached at time 2100 ns.
quit -sim
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding
# -- Compiling architecture behavior of forwarding
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(50): (vcom-1136) Unknown identifier "instruction".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(50): (vcom-1136) Unknown identifier "instruction".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(50): Bad expression in left operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(50): Bad expression in right operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(50): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(51): (vcom-1136) Unknown identifier "instruction".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(51): (vcom-1136) Unknown identifier "instruction".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(51): Bad expression in left operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(51): Bad expression in right operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(51): (vcom-1136) Unknown identifier "instruction".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(51): Bad expression in left operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(51): Bad expression in right operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(52): (vcom-1136) Unknown identifier "instruction".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(51): Bad expression in left operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(52): Bad expression in right operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(52): (vcom-1136) Unknown identifier "instruction".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(52): Bad expression in left operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(52): Bad expression in right operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(52): (vcom-1136) Unknown identifier "instruction".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(52): Bad expression in left operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(52): Bad expression in right operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(53): (vcom-1136) Unknown identifier "instruction".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(52): Bad expression in left operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(53): Bad expression in right operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(53): (vcom-1136) Unknown identifier "instruction".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(53): Bad expression in left operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(53): Bad expression in right operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(53): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(54): (vcom-1136) Unknown identifier "instruction".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(54): (vcom-1136) Unknown identifier "instruction".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(54): Bad expression in left operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(54): Bad expression in right operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(54): (vcom-1136) Unknown identifier "instruction".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(54): Bad expression in left operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(54): Bad expression in right operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(55): (vcom-1136) Unknown identifier "instruction".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(54): Bad expression in left operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(55): Bad expression in right operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(55): (vcom-1136) Unknown identifier "instruction".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(55): Bad expression in left operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(55): Bad expression in right operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(55): (vcom-1136) Unknown identifier "instruction".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(55): Bad expression in left operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(55): Bad expression in right operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(56): (vcom-1136) Unknown identifier "instruction".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(55): Bad expression in left operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(56): Bad expression in right operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(56): (vcom-1136) Unknown identifier "instruction".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(56): Bad expression in left operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(56): Bad expression in right operand of infix expression "or".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(56): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(196): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding
# -- Compiling architecture behavior of forwarding
vsim -voptargs=+acc work.mips_processor_project_c
# vsim -voptargs=+acc work.mips_processor_project_c 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(473): (vopt-1130) Port "id_ex_instruction" of entity "forwarding" is not in the component being instantiated.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(36): Vopt Compiler exiting
# Error loading design
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
vsim -voptargs=+acc work.mips_processor_project_c
# vsim -voptargs=+acc work.mips_processor_project_c 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mips_processor_project_c(structure)#1
# Loading work.mux_21_n(structure)#1
# Loading work.mux_21(structure)#1
# Loading work.inv(dataflow)#1
# Loading work.and2(dataflow)#1
# Loading work.or2(dataflow)#1
# Loading work.pc_register(structure)#1
# Loading work.n_bitregister(structure)#1
# Loading work.dff(mixed)#1
# Loading work.pc_plus_4(structure)#1
# Loading work.alu_32_bit(structure)#1
# Loading work.ones_complement_data(dataflow)#1
# Loading work.onebitalu(structure)#1
# Loading work.eightto1mux(structure)#1
# Loading work.overflow_detection(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_mem(behavioral)#1
# Loading work.if_id_register(structure)#1
# Loading work.alu_controller(structure)#1
# Loading work.controller(structure)#1
# Loading work.array_of_vectors_32_type
# Loading work.register_file(structural)#1
# Loading work.decoder_5_32(joe)#1
# Loading work.n_bit_reg(structure)#1
# Loading work.mux_32_1(dataflow)#1
# Loading work.immediate(structure)#1
# Loading work.extender_16(dataflow)#1
# Loading work.branch_logic(structure)#1
# Loading work.sixteento32extender(structure)#1
# Loading work.n_bit_fulladderstructural(structure)#1
# Loading work.fulladderstructural(structure)#1
# Loading work.xor2(dataflow)#1
# Loading work.branch_detection_unit(behavior)#1
# Loading work.id_ex_register(structure)#1
# Loading work.register_13_bit(structure)#1
# Loading work.register_11_bit(structure)#1
# Loading work.forwarding(behavior)#1
# Loading work.eightto1mux_32(structure)#1
# Loading work.alu_mult_shift(structure)#1
# Loading work.mux_21_5_bit(structure)#1
# Loading work.barrel_shifter_32(structure)#1
# Loading work.bit_reversal(structure)#1
# Loading work.array2d
# Loading work.multiplier(structure)#1
# Loading work.mux_4_1_32(behavioral)#1
# Loading work.ex_mem_register(structure)#1
# Loading work.register_5_bit(structure)#1
# Loading work.store(structure)#1
# Loading work.mux_4_1_4(behavioral)#1
# Loading work.mux_21_n(structure)#2
# Loading work.mem(behavioral)#1
# Loading work.mem_wb_register(structure)#1
# Loading work.load(structure)#1
# Loading work.mux_21_16_bit(structure)#1
# Loading work.mux_4_1_8(behavioral)#1
# Loading work.extender_8(dataflow)#1
add wave -position insertpoint  \
sim:/mips_processor_project_c/N \
sim:/mips_processor_project_c/clk \
sim:/mips_processor_project_c/s_reset \
sim:/mips_processor_project_c/s_write_data \
sim:/mips_processor_project_c/ID_reg_out_1 \
sim:/mips_processor_project_c/ID_reg_out_2 \
sim:/mips_processor_project_c/ID_EX_reg_out_1 \
sim:/mips_processor_project_c/ID_EX_reg_out_2 \
sim:/mips_processor_project_c/EX_MEM_reg_out_2 \
sim:/mips_processor_project_c/EX_MEM_reg_out_1 \
sim:/mips_processor_project_c/MEM_WB_reg_out_2 \
sim:/mips_processor_project_c/s_write_address \
sim:/mips_processor_project_c/s_write_address_final \
sim:/mips_processor_project_c/MEM_data_mem_out \
sim:/mips_processor_project_c/s_store_data \
sim:/mips_processor_project_c/MEM_WB_data_mem_out \
sim:/mips_processor_project_c/s_store_byteena \
sim:/mips_processor_project_c/s_which_load \
sim:/mips_processor_project_c/IF_instruction \
sim:/mips_processor_project_c/IF_ID_instruction \
sim:/mips_processor_project_c/ID_EX_instruction \
sim:/mips_processor_project_c/EX_MEM_instruction \
sim:/mips_processor_project_c/MEM_WB_instruction \
sim:/mips_processor_project_c/EX_MEM_reg_write \
sim:/mips_processor_project_c/MEM_WB_reg_write \
sim:/mips_processor_project_c/ID_immediate \
sim:/mips_processor_project_c/ID_EX_immediate \
sim:/mips_processor_project_c/EX_alu_out \
sim:/mips_processor_project_c/EX_MEM_alu_out \
sim:/mips_processor_project_c/MEM_WB_alu_out \
sim:/mips_processor_project_c/s_write_data_final \
sim:/mips_processor_project_c/s_input_2_alu \
sim:/mips_processor_project_c/s_ForwardA_out \
sim:/mips_processor_project_c/s_ForwardB_out \
sim:/mips_processor_project_c/s_alu_zero_out \
sim:/mips_processor_project_c/s_alu_c_out \
sim:/mips_processor_project_c/s_alu_overflow \
sim:/mips_processor_project_c/s_take_branch \
sim:/mips_processor_project_c/if_id_write \
sim:/mips_processor_project_c/IF_ID_PC \
sim:/mips_processor_project_c/IF_PC \
sim:/mips_processor_project_c/s_new_PC_current \
sim:/mips_processor_project_c/s_PC_value \
sim:/mips_processor_project_c/s_current_PC_value \
sim:/mips_processor_project_c/ID_branch_logic \
sim:/mips_processor_project_c/ID_EX_branch_logic \
sim:/mips_processor_project_c/EX_MEM_branch_logic \
sim:/mips_processor_project_c/MEM_WB_branch_logic \
sim:/mips_processor_project_c/s_forwardA \
sim:/mips_processor_project_c/s_forwardB \
sim:/mips_processor_project_c/ID_controller \
sim:/mips_processor_project_c/ID_EX_controller \
sim:/mips_processor_project_c/EX_MEM_controller \
sim:/mips_processor_project_c/MEM_WB_controller \
sim:/mips_processor_project_c/ID_alu_controller \
sim:/mips_processor_project_c/ID_EX_alu_controller \
sim:/mips_processor_project_c/EX_MEM_alu_controller \
sim:/mips_processor_project_c/MEM_WB_alu_controller
force -freeze sim:/mips_processor_project_c/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/mips_processor_project_c/s_reset 1 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/instuction_mem_i
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/instuction_mem_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/instuction_mem_i
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/instuction_mem_i
force -freeze sim:/mips_processor_project_c/s_reset 0 0
add wave -position insertpoint sim:/mips_processor_project_c/reg_file/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# ** Error: (vsim-3601) Iteration limit reached at time 2100 ns.
run
# ** Error: (vsim-3601) Iteration limit reached at time 2100 ns.
run
# ** Error: (vsim-3601) Iteration limit reached at time 2100 ns.
run
# ** Error: (vsim-3601) Iteration limit reached at time 2100 ns.
run
# ** Error: (vsim-3601) Iteration limit reached at time 2100 ns.
quit -sim
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding
# -- Compiling architecture behavior of forwarding
# Load canceled
vsim -voptargs=+acc work.mips_processor_project_c
# vsim -voptargs=+acc work.mips_processor_project_c 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mips_processor_project_c(structure)#1
# Loading work.mux_21_n(structure)#1
# Loading work.mux_21(structure)#1
# Loading work.inv(dataflow)#1
# Loading work.and2(dataflow)#1
# Loading work.or2(dataflow)#1
# Loading work.pc_register(structure)#1
# Loading work.n_bitregister(structure)#1
# Loading work.dff(mixed)#1
# Loading work.pc_plus_4(structure)#1
# Loading work.alu_32_bit(structure)#1
# Loading work.ones_complement_data(dataflow)#1
# Loading work.onebitalu(structure)#1
# Loading work.eightto1mux(structure)#1
# Loading work.overflow_detection(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_mem(behavioral)#1
# Loading work.if_id_register(structure)#1
# Loading work.alu_controller(structure)#1
# Loading work.controller(structure)#1
# Loading work.array_of_vectors_32_type
# Loading work.register_file(structural)#1
# Loading work.decoder_5_32(joe)#1
# Loading work.n_bit_reg(structure)#1
# Loading work.mux_32_1(dataflow)#1
# Loading work.immediate(structure)#1
# Loading work.extender_16(dataflow)#1
# Loading work.branch_logic(structure)#1
# Loading work.sixteento32extender(structure)#1
# Loading work.n_bit_fulladderstructural(structure)#1
# Loading work.fulladderstructural(structure)#1
# Loading work.xor2(dataflow)#1
# Loading work.branch_detection_unit(behavior)#1
# Loading work.id_ex_register(structure)#1
# Loading work.register_13_bit(structure)#1
# Loading work.register_11_bit(structure)#1
# Loading work.forwarding(behavior)#1
# Loading work.eightto1mux_32(structure)#1
# Loading work.alu_mult_shift(structure)#1
# Loading work.mux_21_5_bit(structure)#1
# Loading work.barrel_shifter_32(structure)#1
# Loading work.bit_reversal(structure)#1
# Loading work.array2d
# Loading work.multiplier(structure)#1
# Loading work.mux_4_1_32(behavioral)#1
# Loading work.ex_mem_register(structure)#1
# Loading work.register_5_bit(structure)#1
# Loading work.store(structure)#1
# Loading work.mux_4_1_4(behavioral)#1
# Loading work.mux_21_n(structure)#2
# Loading work.mem(behavioral)#1
# Loading work.mem_wb_register(structure)#1
# Loading work.load(structure)#1
# Loading work.mux_21_16_bit(structure)#1
# Loading work.mux_4_1_8(behavioral)#1
# Loading work.extender_8(dataflow)#1
add wave -position insertpoint sim:/mips_processor_project_c/*
add wave -position insertpoint sim:/mips_processor_project_c/reg_file/*
force -freeze sim:/mips_processor_project_c/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/mips_processor_project_c/s_reset 1 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/instuction_mem_i
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_c/instuction_mem_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/instuction_mem_i
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_c/instuction_mem_i
force -freeze sim:/mips_processor_project_c/s_reset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
vsim -voptargs=+acc work.forwarding
# vsim -voptargs=+acc work.forwarding 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.forwarding(behavior)#1
add wave -position insertpoint  \
sim:/forwarding/ex_mem_RegWen \
sim:/forwarding/mem_wb_RegWen \
sim:/forwarding/id_ex_instruction \
sim:/forwarding/id_ex_RegRs \
sim:/forwarding/id_ex_RegRt \
sim:/forwarding/ex_mem_RegRd \
sim:/forwarding/mem_wb_RegRd \
sim:/forwarding/ex_mem_RegRt \
sim:/forwarding/ex_mem_RegRs \
sim:/forwarding/mem_wb_RegRt \
sim:/forwarding/is_Link \
sim:/forwarding/forwardA \
sim:/forwarding/forwardB \
sim:/forwarding/memHazA \
sim:/forwarding/memHazB \
sim:/forwarding/is_mult_Rtype \
sim:/forwarding/isLoad \
sim:/forwarding/isImmediate \
sim:/forwarding/forA \
sim:/forwarding/forB
force -freeze sim:/forwarding/ex_mem_RegWen 1 0
force -freeze sim:/forwarding/mem_wb_RegWen 1 0
force -freeze sim:/forwarding/id_ex_instruction x\"24650000\" 0
force -freeze sim:/forwarding/id_ex_RegRs b\"00011\" 0
force -freeze sim:/forwarding/id_ex_RegRt b\"00101\" 0
force -freeze sim:/forwarding/ex_mem_RegRd b\"00100\" 0
force -freeze sim:/forwarding/mem_wb_RegRd b\"10000\" 0
force -freeze sim:/forwarding/ex_mem_RegRt b\"00001\" 0
force -freeze sim:/forwarding/ex_mem_RegRs b\"00000\" 0
force -freeze sim:/forwarding/mem_wb_RegRt b\"00001\" 0
force -freeze sim:/forwarding/is_Link 0 0
run
run
run
run
force -freeze sim:/forwarding/id_ex_instruction 00000000011001010000000000000000 0
run
run
run
run
force -freeze sim:/forwarding/id_ex_RegRs 10000 0
force -freeze sim:/forwarding/id_ex_RegRt 00100 0
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
vcom -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding
# -- Compiling architecture behavior of forwarding
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(51): Illegal sequential statement.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(52): Illegal sequential statement.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(53): Illegal sequential statement.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(56): Illegal sequential statement.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(59): Illegal sequential statement.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(194): VHDL Compiler exiting
# /remote/Modelsim/10.1c/modeltech/linux_x86_64/vcom failed.
vcom -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding
# -- Compiling architecture behavior of forwarding
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(59): Illegal sequential statement.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(60): Illegal sequential statement.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(196): VHDL Compiler exiting
# /remote/Modelsim/10.1c/modeltech/linux_x86_64/vcom failed.
vsim -voptargs=+acc work.forwarding
# vsim -voptargs=+acc work.forwarding 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.forwarding(behavior)#1
quit -sim
vcom -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding
# -- Compiling architecture behavior of forwarding
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(59): Illegal sequential statement.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(60): Illegal sequential statement.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd(196): VHDL Compiler exiting
# /remote/Modelsim/10.1c/modeltech/linux_x86_64/vcom failed.
vcom -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding
# -- Compiling architecture behavior of forwarding
vsim -voptargs=+acc work.forwarding
# can't read "VoptStartup(VoptOptimize:method)": no such element in array
vsim -voptargs=+acc work.forwarding
# can't read "VoptStartup(VoptOptimize:method)": no such element in array
vcom -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding
# -- Compiling architecture behavior of forwarding
vsim -voptargs=+acc work.forwarding
# can't read "VoptStartup(VoptOptimize:method)": no such element in array
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/forwarding.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding
# -- Compiling architecture behavior of forwarding
vsim -voptargs=+acc work.forwarding
# can't read "VoptStartup(VoptOptimize:method)": no such element in array
vlog -work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work -refresh -force_refresh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping entity alu_32_bit
# -- Skipping entity alu_controller
# -- Skipping entity alu_mult_shift
# -- Skipping entity and2
# -- Skipping package array2d
# -- Skipping package array_of_vectors_32_type
# -- Skipping entity barrel_shifter_32
# -- Skipping entity bit_reversal
# -- Skipping entity branch_detection_unit
# -- Skipping entity branch_logic
# -- Skipping entity controller
# -- Skipping entity decoder_5_32
# -- Skipping entity dff
# -- Skipping entity eightto1mux
# -- Skipping entity eightto1mux_32
# -- Skipping entity ex_mem_register
# -- Skipping entity extender_16
# -- Skipping entity extender_8
# -- Skipping entity forwarding
# -- Skipping entity fulladderstructural
# -- Skipping entity hazard_detection
# -- Skipping entity id_ex_register
# -- Skipping entity if_id_register
# -- Skipping entity immediate
# -- Skipping entity instruction_mem
# -- Skipping entity inv
# -- Skipping entity load
# -- Skipping entity mem
# -- Skipping entity mem_wb_register
# -- Skipping entity mips_processor_project_c
# -- Skipping entity mult_tb
# -- Skipping entity multiplier
# -- Skipping entity mux_21
# -- Skipping entity mux_21_16_bit
# -- Skipping entity mux_21_5_bit
# -- Skipping entity mux_21_n
# -- Skipping entity mux_32_1
# -- Skipping entity mux_4_1
# -- Skipping entity mux_4_1_32
# -- Skipping entity mux_4_1_4
# -- Skipping entity mux_4_1_8
# -- Skipping entity n_bit_fulladderstructural
# -- Skipping entity n_bit_reg
# -- Skipping entity n_bitregister
# -- Skipping entity onebitalu
# -- Skipping entity ones_complement_data
# -- Skipping entity or2
# -- Skipping entity overflow_detection
# -- Skipping entity pc_plus_4
# -- Skipping entity pc_register
# -- Skipping entity register_11_bit
# -- Skipping entity register_13_bit
# -- Skipping entity register_5_bit
# -- Skipping entity register_file
# -- Skipping entity sixteento32extender
# -- Skipping entity store
# -- Skipping entity tb_alu_32
# -- Skipping entity tb_barrel_shift_32
# -- Skipping entity xor2
vcom -work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work -refresh -force_refresh
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU_32_bit
# -- Compiling architecture structure of ALU_32_bit
# -- Compiling entity alu_controller
# -- Compiling architecture structure of alu_controller
# -- Compiling entity alu_mult_shift
# -- Compiling architecture structure of alu_mult_shift
# -- Compiling entity and2
# -- Compiling architecture dataflow of and2
# -- Compiling package array2d
# -- Compiling package array_of_vectors_32_type
# -- Compiling entity barrel_shifter_32
# -- Compiling architecture structure of barrel_shifter_32
# -- Compiling entity bit_reversal
# -- Compiling architecture structure of bit_reversal
# -- Loading package NUMERIC_STD
# -- Compiling entity branch_detection_Unit
# -- Compiling architecture behavior of branch_detection_Unit
# -- Compiling entity branch_logic
# -- Compiling architecture structure of branch_logic
# -- Compiling entity controller
# -- Compiling architecture structure of controller
# -- Compiling entity decoder_5_32
# -- Compiling architecture Joe of decoder_5_32
# -- Compiling entity dff
# -- Compiling architecture mixed of dff
# -- Compiling entity Eightto1Mux
# -- Compiling architecture structure of Eightto1Mux
# -- Compiling entity eightto1mux_32
# -- Compiling architecture structure of eightto1mux_32
# -- Compiling entity EX_MEM_register
# -- Compiling architecture structure of EX_MEM_register
# -- Compiling entity extender_16
# -- Compiling architecture dataflow of extender_16
# -- Compiling entity extender_8
# -- Compiling architecture dataflow of extender_8
# -- Compiling entity forwarding
# -- Compiling architecture behavior of forwarding
# -- Compiling entity FullAdderStructural
# -- Compiling architecture structure of FullAdderStructural
# -- Compiling entity hazard_detection
# -- Compiling entity ID_EX_register
# -- Compiling architecture structure of ID_EX_register
# -- Compiling entity IF_ID_register
# -- Compiling architecture structure of IF_ID_register
# -- Compiling entity immediate
# -- Compiling architecture structure of immediate
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity instruction_mem
# -- Compiling architecture behavioral of instruction_mem
# -- Compiling entity inv
# -- Compiling architecture dataflow of inv
# -- Compiling entity load
# -- Compiling architecture structure of load
# -- Compiling entity mem
# -- Compiling architecture behavioral of mem
# -- Compiling entity MEM_WB_register
# -- Compiling architecture structure of MEM_WB_register
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
# -- Loading package array2d
# -- Compiling entity Mult_TB
# -- Compiling architecture behavior of Mult_TB
# -- Compiling entity Multiplier
# -- Compiling architecture structure of Multiplier
# -- Compiling entity mux_21
# -- Compiling architecture structure of mux_21
# -- Compiling entity mux_21_16_bit
# -- Compiling architecture structure of mux_21_16_bit
# -- Compiling entity mux_21_5_bit
# -- Compiling architecture structure of mux_21_5_bit
# -- Compiling entity mux_21_n
# -- Compiling architecture structure of mux_21_n
# -- Loading package array_of_vectors_32_type
# -- Compiling entity mux_32_1
# -- Compiling architecture dataflow of mux_32_1
# -- Compiling entity mux_4_1
# -- Compiling architecture structure of mux_4_1
# -- Compiling entity mux_4_1_32
# -- Compiling architecture behavioral of mux_4_1_32
# -- Compiling entity mux_4_1_4
# -- Compiling architecture behavioral of mux_4_1_4
# -- Compiling entity mux_4_1_8
# -- Compiling architecture behavioral of mux_4_1_8
# -- Compiling entity N_Bit_FullAdderStructural
# -- Compiling architecture structure of N_Bit_FullAdderStructural
# -- Compiling entity n_bit_reg
# -- Compiling architecture structure of n_bit_reg
# -- Compiling entity N_BitRegister
# -- Compiling architecture structure of N_BitRegister
# -- Compiling entity OneBitALU
# -- Compiling architecture structure of OneBitALU
# -- Compiling entity ones_complement_data
# -- Compiling architecture dataflow of ones_complement_data
# -- Compiling entity or2
# -- Compiling architecture dataflow of or2
# -- Compiling entity overflow_detection
# -- Compiling architecture structure of overflow_detection
# -- Compiling entity pc_plus_4
# -- Compiling architecture structure of pc_plus_4
# -- Compiling entity PC_Register
# -- Compiling architecture structure of PC_Register
# -- Compiling entity register_11_bit
# -- Compiling architecture structure of register_11_bit
# -- Compiling entity register_13_bit
# -- Compiling architecture structure of register_13_bit
# -- Compiling entity register_5_bit
# -- Compiling architecture structure of register_5_bit
# -- Compiling entity register_file
# -- Compiling architecture structural of register_file
# -- Compiling entity SixteenTo32Extender
# -- Compiling architecture structure of SixteenTo32Extender
# -- Compiling entity store
# -- Compiling architecture structure of store
# -- Compiling entity tb_alu_32
# -- Compiling architecture behavior of tb_alu_32
# -- Compiling entity tb_barrel_shift_32
# -- Compiling architecture behavior of tb_barrel_shift_32
# -- Compiling entity xor2
# -- Compiling architecture dataflow of xor2
vsim -voptargs=+acc work.forwarding
# can't read "VoptStartup(VoptOptimize:method)": no such element in array
vsim -novopt work.forwarding
# vsim -novopt work.forwarding 
# Loading std.standard
# Refreshing /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work.forwarding(behavior)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.forwarding(behavior)
add wave -position insertpoint  \
sim:/forwarding/ex_mem_RegWen \
sim:/forwarding/mem_wb_RegWen \
sim:/forwarding/id_ex_instruction \
sim:/forwarding/id_ex_RegRs \
sim:/forwarding/id_ex_RegRt \
sim:/forwarding/ex_mem_RegRd \
sim:/forwarding/mem_wb_RegRd \
sim:/forwarding/ex_mem_RegRt \
sim:/forwarding/ex_mem_RegRs \
sim:/forwarding/mem_wb_RegRt \
sim:/forwarding/is_Link \
sim:/forwarding/forwardA \
sim:/forwarding/forwardB \
sim:/forwarding/memHazA \
sim:/forwarding/memHazB \
sim:/forwarding/is_mult_Rtype \
sim:/forwarding/isLoad \
sim:/forwarding/isImmediate \
sim:/forwarding/forA \
sim:/forwarding/forB
force -freeze sim:/forwarding/ex_mem_RegWen 1 0
force -freeze sim:/forwarding/mem_wb_RegWen 1 0
force -freeze sim:/forwarding/id_ex_instruction x\"000001\" 0
force -freeze sim:/forwarding/id_ex_RegRs b\"10000\" 0
force -freeze sim:/forwarding/id_ex_RegRt b\"00100\" 0
force -freeze sim:/forwarding/ex_mem_RegRd b\"00100\" 0
force -freeze sim:/forwarding/mem_wb_RegRd b\"10000\" 0
force -freeze sim:/forwarding/ex_mem_RegRt b\"00001\" 0
force -freeze sim:/forwarding/ex_mem_RegRs x\"00000\" 0
force -freeze sim:/forwarding/mem_wb_RegRt b\"00001\" 0
force -freeze sim:/forwarding/is_Link 0 0
force -freeze sim:/forwarding/id_ex_instruction 00000000000000000000000000000001 0
force -freeze sim:/forwarding/id_ex_RegRs 10000 0
force -freeze sim:/forwarding/ex_mem_RegRt 00001 0
run
run
run
force -freeze sim:/forwarding/ex_mem_RegRd 10000 0
force -freeze sim:/forwarding/id_ex_RegRt 10000 0
run
run
run
