<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a><span class="c1">//</span>
<a name="l-5"></a><span class="c1">// Flash info page protection assignment</span>
<a name="l-6"></a><span class="c1">// This module takes into account seed pages and assigns privileges accordingly.</span>
<a name="l-7"></a>
<a name="l-8"></a><span class="no">`include</span> <span class="s">&quot;prim_assert.sv&quot;</span>
<a name="l-9"></a>
<a name="l-10"></a><span class="k">module</span> <span class="n">flash_ctrl_info_cfg</span> <span class="k">import</span> <span class="n">flash_ctrl_pkg</span><span class="o">::*</span><span class="p">;</span> <span class="p">#</span> <span class="p">(</span>
<a name="l-11"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">BankW</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">Bank</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<a name="l-12"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">InfoSel</span> <span class="o">=</span> <span class="mi">0</span>
<a name="l-13"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-14"></a>  <span class="k">input</span> <span class="n">info_page_cfg_t</span> <span class="p">[</span><span class="n">InfosPerBank</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">cfgs_i</span><span class="p">,</span>
<a name="l-15"></a>  <span class="k">input</span> <span class="n">creator_seed_priv_i</span><span class="p">,</span>
<a name="l-16"></a>  <span class="k">input</span> <span class="n">owner_seed_priv_i</span><span class="p">,</span>
<a name="l-17"></a>  <span class="k">output</span> <span class="n">info_page_cfg_t</span> <span class="p">[</span><span class="n">InfosPerBank</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">cfgs_o</span>
<a name="l-18"></a><span class="p">);</span>
<a name="l-19"></a>
<a name="l-20"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">CfgBitWidth</span> <span class="o">=</span> <span class="p">$</span><span class="n">bits</span><span class="p">(</span><span class="n">info_page_cfg_t</span><span class="p">);</span>
<a name="l-21"></a>
<a name="l-22"></a>  <span class="k">for</span><span class="p">(</span><span class="k">genvar</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">InfosPerBank</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_info_priv</span>
<a name="l-23"></a>
<a name="l-24"></a>    <span class="k">localparam</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">InfoPageW</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">CurPage</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
<a name="l-25"></a>    <span class="k">localparam</span> <span class="n">page_addr_t</span> <span class="n">CurAddr</span> <span class="o">=</span> <span class="p">&#39;{</span><span class="nl">sel:</span> <span class="n">InfoSel</span><span class="p">,</span> <span class="nl">addr:</span> <span class="p">{</span><span class="n">Bank</span><span class="p">,</span> <span class="n">CurPage</span><span class="p">}};</span>
<a name="l-26"></a>
<a name="l-27"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;</span> <span class="n">InfoTypeSize</span><span class="p">[</span><span class="n">InfoSel</span><span class="p">])</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_invalid_region</span>
<a name="l-28"></a>      <span class="k">assign</span> <span class="n">cfgs_o</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-29"></a>
<a name="l-30"></a>    <span class="c1">// if match creator, only allow access when creator privilege is set</span>
<a name="l-31"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">CurAddr</span> <span class="o">==</span> <span class="n">SeedInfoPageSel</span><span class="p">[</span><span class="n">CreatorSeedIdx</span><span class="p">])</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_creator</span>
<a name="l-32"></a>      <span class="k">assign</span> <span class="n">cfgs_o</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">cfgs_i</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">{</span><span class="n">CfgBitWidth</span><span class="p">{</span><span class="n">creator_seed_priv_i</span><span class="p">}};</span>
<a name="l-33"></a>
<a name="l-34"></a>    <span class="c1">// if match owner, only allow access when owner privilege is set</span>
<a name="l-35"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">CurAddr</span> <span class="o">==</span> <span class="n">SeedInfoPageSel</span><span class="p">[</span><span class="n">OwnerSeedIdx</span><span class="p">])</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_owner</span>
<a name="l-36"></a>      <span class="k">assign</span> <span class="n">cfgs_o</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">cfgs_i</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">{</span><span class="n">CfgBitWidth</span><span class="p">{</span><span class="n">owner_seed_priv_i</span><span class="p">}};</span>
<a name="l-37"></a>
<a name="l-38"></a>    <span class="c1">// if other, just passthrough configuration</span>
<a name="l-39"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_normal</span>
<a name="l-40"></a>      <span class="k">assign</span> <span class="n">cfgs_o</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">cfgs_i</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
<a name="l-41"></a>    <span class="k">end</span>
<a name="l-42"></a>  <span class="k">end</span>
<a name="l-43"></a>
<a name="l-44"></a>  <span class="c1">// if bank does not contain seed pages, tie off the privilege signals</span>
<a name="l-45"></a>  <span class="k">if</span> <span class="p">(</span><span class="n">SeedBank</span> <span class="o">!=</span> <span class="n">Bank</span> <span class="o">||</span> <span class="n">SeedInfoSel</span> <span class="o">!=</span> <span class="n">InfoSel</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_tieoffs</span>
<a name="l-46"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">unused_seed_privs</span><span class="p">;</span>
<a name="l-47"></a>    <span class="k">assign</span> <span class="n">unused_seed_privs</span> <span class="o">=</span> <span class="p">{</span><span class="n">owner_seed_priv_i</span><span class="p">,</span> <span class="n">creator_seed_priv_i</span><span class="p">};</span>
<a name="l-48"></a>  <span class="k">end</span>
<a name="l-49"></a>
<a name="l-50"></a>
<a name="l-51"></a>
<a name="l-52"></a>
<a name="l-53"></a><span class="k">endmodule</span> <span class="c1">// flash_ctrl_info_cfg</span>
</pre></div>
</td></tr></table>
  </body>
</html>