# do SingleCycleProcessor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/lucia/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor {/home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:59 on Sep 05,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor" /home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 13:37:59 on Sep 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor {/home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor/fetch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:59 on Sep 05,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor" /home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor/fetch.sv 
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 13:37:59 on Sep 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor {/home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:59 on Sep 05,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor" /home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 13:37:59 on Sep 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor {/home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:59 on Sep 05,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor" /home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 13:37:59 on Sep 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor {/home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor/fetch_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:59 on Sep 05,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor" /home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor/fetch_tb.sv 
# -- Compiling module fetch_tb
# 
# Top level modules:
# 	fetch_tb
# End time: 13:37:59 on Sep 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  fetch_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" fetch_tb 
# Start time: 13:37:59 on Sep 05,2022
# Loading sv_std.std
# Loading work.fetch_tb
# Loading work.fetch
# Loading work.flopr
# Loading work.mux2
# Loading work.adder
# ** Warning: (vsim-3015) [PCDPC] - Port size (65) does not match connection size (64) for port 'd'. The port definition is at: /home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor/flopr.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /fetch_tb/dut/flop File: /home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor/fetch.sv Line: 7
# ** Warning: (vsim-3015) [PCDPC] - Port size (65) does not match connection size (64) for port 'q'. The port definition is at: /home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor/flopr.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /fetch_tb/dut/flop File: /home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor/fetch.sv Line: 7
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#         10 tests completed with          0 errors
# ** Note: $stop    : /home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor/fetch_tb.sv(53)
#    Time: 151 ps  Iteration: 0  Instance: /fetch_tb
# Break in Module fetch_tb at /home/lucia/Documents/Arquitectura/arqui-comp/quartus/SingleCycleProcessor/fetch_tb.sv line 53
# 
# stdin: <EOF>
