#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov 19 12:02:29 2021
# Process ID: 23856
# Current directory: C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6352 C:\Users\pskon\Workbench_repo\Fall2021_EE118_labs_repo\labF\labF.xpr
# Log file: C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/vivado.log
# Journal file: C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/pskon/Downloads/labF_v2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/latch_d_pt2.v]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/d_latch_tb.v]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/latch_pt1.v]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/sr_latch_tb.v]
set_property top latch_d [current_fileset]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/latches_d_constraints.xdc]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/latches_constraints.xdc]
set_property top d_latch_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'd_latch_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj d_latch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/latch_d_pt2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latch_d
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/sr_latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/multiple_storage_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiple_storage_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/ms_flipflop_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms_flipflop_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/d_latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_latch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5bff64c370db4661bcce053b853bc0db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot d_latch_tb_behav xil_defaultlib.d_latch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.latch_d
Compiling module xil_defaultlib.d_latch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot d_latch_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim/xsim.dir/d_latch_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 19 12:05:34 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "d_latch_tb_behav -key {Behavioral:sim_1:Functional:d_latch_tb} -tclbatch {d_latch_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source d_latch_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'd_latch_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 805.520 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: latch_d
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 872.789 ; gain = 67.270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'latch_d' [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/latch_d_pt2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'latch_d' (1#1) [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/latch_d_pt2.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 910.168 ; gain = 104.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 910.168 ; gain = 104.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 910.168 ; gain = 104.648
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/latches_d_constraints.xdc]
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/latches_d_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/latches_d_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/latch_d_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/latch_d_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1193.672 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1193.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1340.711 ; gain = 535.191
7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1340.711 ; gain = 535.191
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'd_latch_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj d_latch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/latch_d_pt2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latch_d
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/sr_latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/multiple_storage_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiple_storage_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/ms_flipflop_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms_flipflop_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/d_latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_latch_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5bff64c370db4661bcce053b853bc0db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot d_latch_tb_behav xil_defaultlib.d_latch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.latch_d
Compiling module xil_defaultlib.d_latch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot d_latch_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "d_latch_tb_behav -key {Behavioral:sim_1:Functional:d_latch_tb} -tclbatch {d_latch_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source d_latch_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'd_latch_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/sr_latch_tb.v]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/latch_pt1.v]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/latch_d_pt2.v]
set_property top sr_latch_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/d_latch_tb.v]
set_property top latch_sr [current_fileset]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sr_latch_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sr_latch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/latch_pt1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latch_sr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/sr_latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/multiple_storage_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiple_storage_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/ms_flipflop_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms_flipflop_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/d_latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_latch_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5bff64c370db4661bcce053b853bc0db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_latch_tb_behav xil_defaultlib.sr_latch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.latch_sr
Compiling module xil_defaultlib.sr_latch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sr_latch_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sr_latch_tb_behav -key {Behavioral:sim_1:Functional:sr_latch_tb} -tclbatch {sr_latch_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sr_latch_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sr_latch_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/d_latch_tb.v]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/latch_d_pt2.v]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/latch_pt1.v]
set_property top latch_d [current_fileset]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/sr_latch_tb.v]
set_property top d_latch_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'd_latch_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj d_latch_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5bff64c370db4661bcce053b853bc0db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot d_latch_tb_behav xil_defaultlib.d_latch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.latch_d
Compiling module xil_defaultlib.d_latch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot d_latch_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "d_latch_tb_behav -key {Behavioral:sim_1:Functional:d_latch_tb} -tclbatch {d_latch_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source d_latch_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'd_latch_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reorder_files -fileset constrs_1 -after C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/latches_d_constraints.xdc C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/latches_d_constraints.xdc
close_sim
INFO: [Simtcl 6-16] Simulation closed
reorder_files -fileset constrs_1 -before C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/latches_d_constraints.xdc C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/latches_d_constraints.xdc
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/ms_d_flipflop_constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/ms_d_flipflop_constraints.xdc
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/ms_d_flipflop_pt3.v]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/ms_flipflop_tb.v]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/d_latch_tb.v]
set_property top ms_d_flipflop [current_fileset]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/latch_d_pt2.v]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/latch_d_pt2.v]
set_property top ms_flipflop_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/latches_d_constraints.xdc]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/ms_d_flipflop_pt3.v]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/ms_d_flipflop_pt3.v]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/ms_d_flipflop_pt3.v]
add_files -norecurse C:/Users/pskon/Downloads/design_4.v
export_ip_user_files -of_objects  [get_files C:/Users/pskon/Downloads/design_4.v] -no_script -reset -force -quiet
remove_files  C:/Users/pskon/Downloads/design_4.v
import_files -norecurse C:/Users/pskon/Downloads/ms_part3.v
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/ms_flipflop_tb.v]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/pskon/Downloads/ms_tb_part3.v
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/latch_d_pt2.v]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ms_flipflop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ms_flipflop_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/imports/Downloads/ms_part3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flip_flop
INFO: [VRFC 10-311] analyzing module MS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/sr_latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/multiple_storage_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiple_storage_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/ms_flipflop_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms_flipflop_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/d_latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_latch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Downloads/ms_tb_part3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mstb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5bff64c370db4661bcce053b853bc0db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms_flipflop_tb_behav xil_defaultlib.ms_flipflop_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.latch_d
Compiling module xil_defaultlib.ms_d_flipflop
Compiling module xil_defaultlib.ms_flipflop_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ms_flipflop_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim/xsim.dir/ms_flipflop_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 19 14:05:23 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ms_flipflop_tb_behav -key {Behavioral:sim_1:Functional:ms_flipflop_tb} -tclbatch {ms_flipflop_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ms_flipflop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ms_flipflop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1340.711 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: ms_d_flipflop
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1340.711 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'ms_d_flipflop' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1340.711 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
0 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: ms_d_flipflop
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1340.711 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'ms_d_flipflop' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1340.711 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
0 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: ms_d_flipflop
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1340.711 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'ms_d_flipflop' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1340.711 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
0 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
export_ip_user_files -of_objects  [get_files C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/ms_d_flipflop_constraints.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/ms_d_flipflop_constraints.xdc
file delete -force C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/ms_d_flipflop_constraints.xdc
close [ open C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/ms_flipflop_constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/ms_flipflop_constraints.xdc
set_property top MS [current_fileset]
set_property top mstb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: MS
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1340.711 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MS' [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/imports/Downloads/ms_part3.v:13]
INFO: [Synth 8-6157] synthesizing module 'd_flip_flop' [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/imports/Downloads/ms_part3.v:3]
INFO: [Synth 8-6155] done synthesizing module 'd_flip_flop' (1#1) [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/imports/Downloads/ms_part3.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MS' (2#1) [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/imports/Downloads/ms_part3.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1340.711 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1340.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1340.711 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/ms_flipflop_constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/ms_flipflop_constraints.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/ms_flipflop_constraints.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/ms_flipflop_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/ms_flipflop_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MS_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MS_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1340.711 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1340.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1340.711 ; gain = 0.000
8 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/ms_flipflop_constraints.xdc]
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/ms_flipflop_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/ms_flipflop_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MS_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MS_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1346.461 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/ms_flipflop_constraints.xdc]
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/ms_flipflop_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/ms_flipflop_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MS_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MS_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1448.012 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mstb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mstb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/imports/Downloads/ms_part3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flip_flop
INFO: [VRFC 10-311] analyzing module MS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/sr_latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/multiple_storage_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiple_storage_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/ms_flipflop_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms_flipflop_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/d_latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_latch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Downloads/ms_tb_part3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mstb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5bff64c370db4661bcce053b853bc0db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mstb_behav xil_defaultlib.mstb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/imports/Downloads/ms_part3.v" Line 13. Module MS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/imports/Downloads/ms_part3.v" Line 3. Module d_flip_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/imports/Downloads/ms_part3.v" Line 3. Module d_flip_flop doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.d_flip_flop
Compiling module xil_defaultlib.MS
Compiling module xil_defaultlib.mstb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mstb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim/xsim.dir/mstb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 19 18:07:18 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mstb_behav -key {Behavioral:sim_1:Functional:mstb} -tclbatch {mstb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source mstb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mstb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1536.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/multiple_storage_pt4.v]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/multiple_storage_constraints.xdc]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/ms_flipflop_constraints.xdc]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/multiple_storage_tb.v]
set_property is_enabled false [get_files  C:/Users/pskon/Downloads/ms_tb_part3.v]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/imports/Downloads/ms_part3.v]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/latch_d_pt2.v]
set_property top multiple_storage [current_fileset]
set_property top multiple_storage_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/ms_d_flipflop_pt3.v]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/multiple_storage_pt4.v]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/imports/Downloads/ms_part3.v]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/ms_d_flipflop_pt3.v]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/latch_d_pt2.v]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/ms_flipflop_constraints.xdc]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/multiple_storage_constraints.xdc]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/multiple_storage_constraints.xdc]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/ms_flipflop_constraints.xdc]
set_property is_enabled true [get_files  C:/Users/pskon/Downloads/ms_tb_part3.v]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/multiple_storage_tb.v]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiple_storage_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiple_storage_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/imports/Downloads/ms_part3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flip_flop
INFO: [VRFC 10-311] analyzing module MS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/sr_latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/multiple_storage_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiple_storage_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/ms_flipflop_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms_flipflop_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/d_latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_latch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Downloads/ms_tb_part3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mstb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5bff64c370db4661bcce053b853bc0db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiple_storage_tb_behav xil_defaultlib.multiple_storage_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.latch_d
Compiling module xil_defaultlib.Positiveedge
Compiling module xil_defaultlib.Negativeedge
Compiling module xil_defaultlib.multiple_storage
Compiling module xil_defaultlib.multiple_storage_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiple_storage_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiple_storage_tb_behav -key {Behavioral:sim_1:Functional:multiple_storage_tb} -tclbatch {multiple_storage_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source multiple_storage_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiple_storage_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1536.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiple_storage_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiple_storage_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Downloads/ms_tb_part3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mstb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5bff64c370db4661bcce053b853bc0db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiple_storage_tb_behav xil_defaultlib.multiple_storage_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiple_storage_tb_behav -key {Behavioral:sim_1:Functional:multiple_storage_tb} -tclbatch {multiple_storage_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source multiple_storage_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiple_storage_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiple_storage_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiple_storage_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5bff64c370db4661bcce053b853bc0db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiple_storage_tb_behav xil_defaultlib.multiple_storage_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiple_storage_tb_behav -key {Behavioral:sim_1:Functional:multiple_storage_tb} -tclbatch {multiple_storage_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source multiple_storage_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiple_storage_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiple_storage_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiple_storage_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5bff64c370db4661bcce053b853bc0db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiple_storage_tb_behav xil_defaultlib.multiple_storage_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiple_storage_tb_behav -key {Behavioral:sim_1:Functional:multiple_storage_tb} -tclbatch {multiple_storage_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source multiple_storage_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiple_storage_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top mstb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top MS [current_fileset]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mstb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mstb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5bff64c370db4661bcce053b853bc0db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mstb_behav xil_defaultlib.mstb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.d_flip_flop
Compiling module xil_defaultlib.MS
Compiling module xil_defaultlib.mstb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mstb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mstb_behav -key {Behavioral:sim_1:Functional:mstb} -tclbatch {mstb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source mstb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mstb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mstb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mstb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5bff64c370db4661bcce053b853bc0db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mstb_behav xil_defaultlib.mstb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mstb_behav -key {Behavioral:sim_1:Functional:mstb} -tclbatch {mstb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source mstb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mstb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/multiple_storage_pt4.v]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/imports/Downloads/ms_part3.v]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/latch_d_pt2.v]
set_property top multiple_storage [current_fileset]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sim_1/new/multiple_storage_tb.v]
set_property is_enabled false [get_files  C:/Users/pskon/Downloads/ms_tb_part3.v]
set_property top multiple_storage_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: multiple_storage
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1536.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'multiple_storage' [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/multiple_storage_pt4.v:43]
INFO: [Synth 8-6157] synthesizing module 'latch_d' [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/latch_d_pt2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'latch_d' (1#1) [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/latch_d_pt2.v:24]
INFO: [Synth 8-6157] synthesizing module 'Positiveedge' [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/multiple_storage_pt4.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Positiveedge' (2#1) [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/multiple_storage_pt4.v:24]
INFO: [Synth 8-6157] synthesizing module 'Negativeedge' [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/multiple_storage_pt4.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Negativeedge' (3#1) [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/multiple_storage_pt4.v:34]
INFO: [Synth 8-6155] done synthesizing module 'multiple_storage' (4#1) [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/multiple_storage_pt4.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1536.141 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1536.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1536.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/multiple_storage_constraints.xdc]
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/multiple_storage_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/constrs_1/new/multiple_storage_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/multiple_storage_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/multiple_storage_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1536.141 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1536.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1536.141 ; gain = 0.000
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiple_storage_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiple_storage_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.srcs/sources_1/new/multiple_storage_pt4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Positiveedge
INFO: [VRFC 10-311] analyzing module Negativeedge
INFO: [VRFC 10-311] analyzing module multiple_storage
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5bff64c370db4661bcce053b853bc0db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiple_storage_tb_behav xil_defaultlib.multiple_storage_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.latch_d
Compiling module xil_defaultlib.Positiveedge
Compiling module xil_defaultlib.Negativeedge
Compiling module xil_defaultlib.multiple_storage
Compiling module xil_defaultlib.multiple_storage_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiple_storage_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiple_storage_tb_behav -key {Behavioral:sim_1:Functional:multiple_storage_tb} -tclbatch {multiple_storage_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source multiple_storage_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiple_storage_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 8
[Fri Nov 19 18:39:33 2021] Launched synth_1...
Run output will be captured here: C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.runs/synth_1/runme.log
[Fri Nov 19 18:39:33 2021] Launched impl_1...
Run output will be captured here: C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labF/labF.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 20 03:02:51 2021...
