/* Author: Sam Cristall
 * License: GPLv3
 */
#ifndef SKAA_COMMON_GINSENG_RADIO_DATA_H_
#define SKAA_COMMON_GINSENG_RADIO_DATA_H_

static constexpr uint16_t A7125_REG_DONT_CONFIG = 0xFFFF;

static constexpr uint16_t A7125_CALIBRATION_INITAL = 0x03;
static constexpr uint16_t A7125_CALIBRATION_CHANNEL = 0x1C;
static constexpr uint16_t A7125_MODE_INITIAL = 0;

static constexpr uint16_t A7125_MODECTRL_MEASURE_ADC = 0x01;
static constexpr uint16_t A7125_MODECTRL_AUTO_IF_OFFSET = 0x20;
//! note that the A7125 will only start measuring RSSI on the next StrobeRx
static constexpr uint16_t A7125_MODECTRL_MEASURE_RSSI = 0x40;

/// Notes:
///   CKO = 0x00 Normal, 0xBA ->Fsyck/64*/
///   GPIO1 = GIO1 TRXD pin
///   GPIO2 = GIO2 SDO (MISO for 4 wire SPI)
///   DATA = DATARATE = 0x17 for 12.288MHz clock
///   PLL2 = 24000.001 MHz RFbase
///   CHGX = Channel Group I and II
///   VCODEVX = VCO DEV Cal. I, II and III
///   VCOMD = VCO Mod. delay
///   PAMAX = PAsetting max power
///   RFANT = RF Analog Test

enum class A7125Reg {
MODE,
MODECTRL,
CALIBRATION,
FIFO1,
FIFO2,
FIFO,
IDCODE,
RCOSC1,
RCOSC2,
RCOSC3,
CKO,
GPIO1,
GPIO2,
DATARATE,
PLL1,
PLL2,
PLL3,
PLL4,
PLL5,
CHGROUP1,
CHGROUP2,
TX1,
TX2,
DELAY1,
DELAY2,
RX,
RXGAIN1,
RXGAIN2,
RXGAIN3,
RXGAIN4,
RSSI,
ADC,
CODE1,
CODE2,
CODE3,
IFCAL1,
IFCAL2,
VCOCCAL,
VCOCAL1,
VCOCAL2,
VCODEVCAL1,
VCODEVCAL2,
VCODEVCAL3,
VCOMODDELAY,
BATTERY,
TXTEST,
RXDEM1,
RXDEM2,
CPC1,
CPC2,
CRYSTALTEST,
PLLTEST,
VCOTEST,
RFANALOG,
IFAT,
CHSELECT,
VRB,
};
static constexpr auto A7125Config = make_array<uint16_t>(
A7125_REG_DONT_CONFIG,
0x20,
0x00,
0x3F,
A7125_REG_DONT_CONFIG,
A7125_REG_DONT_CONFIG,
A7125_REG_DONT_CONFIG,
0x00,
0x00,
0x00,
0xBA,
0x1D,
0x19,
0x16,
0x50,
0x0A,
0xC3,
0x50,
0x05,
0x3C,
0x78,
0xD7,
0x55,
0x10,
0x41,
0x62,
0xA0,
0x00,
0x00,
0x42,
0x00,
0xEA,
0x07,
0x57,
0x2A,
0x06,
A7125_REG_DONT_CONFIG,
0x05,
0x44,
0x80,
0x30,
0x20,
0x80,
0x00,
0x7A,
0x27,
0x07,
0x80,
0xF1,
0x11,
0x05,
0x45,
0x18,
0x10,
0xFF,
0x37,
0xFF);
static constexpr uint16_t A7125_NUM_REGS = 57 ;

#endif
