#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun 14 22:22:10 2023
# Process ID: 23180
# Current directory: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5904 D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.xpr
# Log file: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/vivado.log
# Journal file: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 744.473 ; gain = 95.383
update_compile_order -fileset sources_1
create_ip -name cordic_ip -vendor xilinx.com -library user -version 1.0 -module_name cordic_ip_0 -dir d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/ip
generate_target {instantiation_template} [get_files d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/ip/cordic_ip_0/cordic_ip_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cordic_ip_0'...
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'
open_bd_design {D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:cordic_ip:1.0 - cordic_ip_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <design_acc> from BD file <D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd>
open_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.598 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:cordic_ip:1.0 cordic_ip_1
endgroup
delete_bd_objs [get_bd_cells cordic_ip_1]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {cordic_ip_0 design_acc_cordic_ip_0_0}] -log ip_upgrade.log
Upgrading 'cordic_ip_0'
INFO: [IP_Flow 19-3422] Upgraded cordic_ip_0 (cordic_ip_v1.0 1.0) from revision 2 to revision 3
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cordic_ip_0'...
Upgrading 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd'
INFO: [IP_Flow 19-3422] Upgraded design_acc_cordic_ip_0_0 (cordic_ip_v1.0 1.0) from revision 2 to revision 3
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
Wrote  : <D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ui/bd_a14170c0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {cordic_ip_0 design_acc_cordic_ip_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_property  ALL_PROPS  [get_ips cordic_ip_0]
open_bd_design {D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells cordic_ip_0]
export_ip_user_files -of_objects  [get_files d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/ip/cordic_ip_0/cordic_ip_0.xci] -no_script -reset -force -quiet
remove_files  d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/ip/cordic_ip_0/cordic_ip_0.xci
open_bd_design {D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:cordic_ip:1.0 cordic_ip_0
endgroup
set_property location {1.5 283 -358} [get_bd_cells cordic_ip_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/cordic_ip_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins cordic_ip_0/S00_AXI]
</cordic_ip_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
Wrote  : <D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ui/bd_a14170c0.ui> 
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd'
INFO: [IP_Flow 19-3422] Upgraded design_acc_cordic_ip_0_1 (cordic_ip_v1.0 1.0) from revision 3 to revision 4
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 3.194 MB.
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
[Wed Jun 14 22:41:50 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 20
[Wed Jun 14 22:42:24 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
[Wed Jun 14 22:42:24 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/impl_1/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
report_ip_status -name ip_status
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248531164
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_bd_design {D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd}
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_acc_cordic_ip_0_1 from cordic_ip_v1.0 1.0 to cordic_ip_v1.0 1.0
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 3.194 MB.
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
[Wed Jun 14 22:43:42 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run impl_1 -prev_step 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1

launch_runs synth_1 -jobs 20
[Wed Jun 14 22:44:05 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Wed Jun 14 22:44:05 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Wed Jun 14 22:45:02 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Wed Jun 14 22:46:11 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/impl_1/runme.log
file copy -force D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/impl_1/design_acc_wrapper.sysdef D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.sdk/design_acc_wrapper.hdf

launch_sdk -workspace D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.sdk -hwspec D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.sdk -hwspec D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_acc_cordic_ip_0_1 (cordic_ip_v1.0 1.0) from revision 4 to revision 5
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 4.386 MB.
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
[Thu Jun 15 02:07:11 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
reset_run design_acc_cordic_ip_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Jun 15 02:07:49 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 02:07:49 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
reset_run design_acc_cordic_ip_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Jun 15 02:08:16 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 02:08:16 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
close [ open D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/BWT_step.v w ]
add_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/BWT_step.v
close [ open D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/BWT_last_letter.v w ]
add_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/BWT_last_letter.v
update_compile_order -fileset sources_1
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_acc_cordic_ip_0_1 (cordic_ip_v1.0 1.0) from revision 5 to revision 6
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 4.386 MB.
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
[Thu Jun 15 02:14:33 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_acc_cordic_ip_0_1 (cordic_ip_v1.0 1.0) from revision 6 to revision 7
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 4.386 MB.
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
[Thu Jun 15 02:18:16 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
reset_run design_acc_cordic_ip_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Jun 15 02:18:52 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 02:18:52 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_acc_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj design_acc_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/bd/design_acc/ip/design_acc_processing_system7_0_0/sim/design_acc_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_acc_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/bd/design_acc/sim/design_acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_acc
INFO: [VRFC 10-311] analyzing module design_acc_ps7_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1L1O7WI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/bd/design_acc/ipshared/3dcb/hdl/cordic_ip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_ip_v1_0_S00_AXI
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [VRFC 10-311] analyzing module BWT_last_letter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/bd/design_acc/ipshared/3dcb/hdl/cordic_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/bd/design_acc/ip/design_acc_cordic_ip_0_1/sim/design_acc_cordic_ip_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_acc_cordic_ip_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/bd/design_acc/ip/design_acc_auto_pc_0/sim/design_acc_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_acc_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_acc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj design_acc_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/bd/design_acc/ip/design_acc_rst_ps7_0_100M_0/sim/design_acc_rst_ps7_0_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_acc_rst_ps7_0_100M_0'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ba6a1bda9502441b830f750432054bda --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_register_slice_v2_1_18 -L axi_protocol_converter_v2_1_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_acc_wrapper_behav xil_defaultlib.design_acc_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/bd/design_acc/ipshared/3dcb/hdl/cordic_ip_v1_0_S00_AXI.v:463]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/bd/design_acc/ipshared/3dcb/hdl/cordic_ip_v1_0_S00_AXI.v:471]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5463]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5481]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10170]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10189]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7074]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7092]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7093]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'buffor' is not permitted [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/bd/design_acc/ipshared/3dcb/hdl/cordic_ip_v1_0_S00_AXI.v:463]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dana_wyj' is not permitted [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/bd/design_acc/ipshared/3dcb/hdl/cordic_ip_v1_0_S00_AXI.v:471]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:9380]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:9597]
WARNING: [VRFC 10-3283] element index 64 into 'wrp_strb' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6051]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10811]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7689]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7902]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8041]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8138]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8157]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8298]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8303]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8308]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2765.508 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run design_acc_cordic_ip_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

reset_run synth_1
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd'
INFO: [IP_Flow 19-3422] Upgraded design_acc_cordic_ip_0_1 (cordic_ip_v1.0 1.0) from revision 7 to revision 8
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 4.386 MB.
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
[Thu Jun 15 03:53:29 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
reset_run design_acc_cordic_ip_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

launch_runs synth_1 -jobs 20
[Thu Jun 15 03:54:03 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 03:54:03 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_acc_cordic_ip_0_1 (cordic_ip_v1.0 1.0) from revision 8 to revision 9
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 4.386 MB.
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
[Thu Jun 15 04:29:06 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -fileset [get_filesets sources_1] -inst_template
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
reset_run design_acc_cordic_ip_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Jun 15 04:29:33 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 04:29:33 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
reset_run design_acc_cordic_ip_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Jun 15 04:35:36 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 04:35:36 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
add_files -norecurse {D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v}
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
reset_run design_acc_cordic_ip_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Jun 15 04:37:10 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 04:37:10 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v] -no_script -reset -force -quiet
remove_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v
export_ip_user_files -of_objects  [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v] -no_script -reset -force -quiet
remove_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v
reset_run design_acc_cordic_ip_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Jun 15 04:40:20 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 04:40:20 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
reset_run design_acc_cordic_ip_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Jun 15 04:42:13 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 04:42:13 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_acc_cordic_ip_0_1 (cordic_ip_v1.0 1.0) from revision 9 to revision 10
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 4.386 MB.
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
[Thu Jun 15 04:51:20 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
reset_run design_acc_cordic_ip_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Jun 15 04:51:50 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 04:51:50 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
set_property core_revision 11 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_acc_cordic_ip_0_1 (cordic_ip_v1.0 1.0) from revision 10 to revision 11
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 4.386 MB.
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
[Thu Jun 15 04:59:39 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
reset_run design_acc_cordic_ip_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Jun 15 05:00:11 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 05:00:11 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_acc_cordic_ip_0_1 (cordic_ip_v1.0 1.0) from revision 11 to revision 12
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 4.386 MB.
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
[Thu Jun 15 05:23:07 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run design_acc_cordic_ip_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

reset_run synth_1
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
launch_runs synth_1 -jobs 20
[Thu Jun 15 05:23:31 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 05:23:31 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
close_project
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 13 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_acc_cordic_ip_0_1 (cordic_ip_v1.0 1.0) from revision 12 to revision 13
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_processing_system7_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_rst_ps7_0_100M_0_synth_1

set_property synth_checkpoint_mode None [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 3244.750 ; gain = 95.188
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 14 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd'
INFO: [IP_Flow 19-3422] Upgraded design_acc_cordic_ip_0_1 (cordic_ip_v1.0 1.0) from revision 13 to revision 14
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
set_property synth_checkpoint_mode Hierarchical [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 3306.852 ; gain = 62.102
catch { config_ip_cache -export [get_ips -all design_acc_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_processing_system7_0_0, cache-ID = 79ba3a4b03c573a4; cache size = 4.386 MB.
catch { config_ip_cache -export [get_ips -all design_acc_rst_ps7_0_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_rst_ps7_0_100M_0, cache-ID = 88610bbbed9890f8; cache size = 4.387 MB.
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 4.387 MB.
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
[Thu Jun 15 05:49:40 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run design_acc_cordic_ip_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Jun 15 05:50:15 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 05:50:15 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 15 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_acc_cordic_ip_0_1 (cordic_ip_v1.0 1.0) from revision 14 to revision 15
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 4.387 MB.
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
[Thu Jun 15 05:51:38 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
reset_run design_acc_cordic_ip_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Jun 15 05:52:12 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 05:52:12 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 16 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_acc_cordic_ip_0_1 (cordic_ip_v1.0 1.0) from revision 15 to revision 16
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 4.387 MB.
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
[Thu Jun 15 05:54:56 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Jun 15 05:55:14 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 05:55:14 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Thu Jun 15 05:57:03 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Thu Jun 15 05:58:17 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
set_property core_revision 17 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_acc_cordic_ip_0_1 (cordic_ip_v1.0 1.0) from revision 16 to revision 17
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 5.579 MB.
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
[Thu Jun 15 06:01:32 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run design_acc_cordic_ip_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Jun 15 06:01:46 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 06:01:46 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
set_property core_revision 18 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_acc_cordic_ip_0_1 (cordic_ip_v1.0 1.0) from revision 17 to revision 18
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 5.579 MB.
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
[Thu Jun 15 06:04:10 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run design_acc_cordic_ip_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Jun 15 06:05:02 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 06:05:02 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
set_property core_revision 19 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_acc_cordic_ip_0_1 (cordic_ip_v1.0 1.0) from revision 18 to revision 19
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 5.579 MB.
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
[Thu Jun 15 06:07:54 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run design_acc_cordic_ip_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Jun 15 06:08:11 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 06:08:11 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
set_property core_revision 20 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_acc_cordic_ip_0_1 (cordic_ip_v1.0 1.0) from revision 19 to revision 20
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 5.579 MB.
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
[Thu Jun 15 06:11:11 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Jun 15 06:11:22 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 06:11:22 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
set_property core_revision 21 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_acc_cordic_ip_0_1 (cordic_ip_v1.0 1.0) from revision 20 to revision 21
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 5.579 MB.
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
[Thu Jun 15 07:06:38 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
reset_run design_acc_cordic_ip_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1

reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Jun 15 07:07:01 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 07:07:01 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 15 07:07:54 2023...
