
        Lattice Mapping Report File for Design Module 'I2C_Controller'


Design Information
------------------

Command line:   map -a MachXO3L -p LCMXO3L-6900C -t CABGA256 -s 5 -oc Commercial
     i2c_impl1.ngd -o i2c_impl1_map.ncd -pr i2c_impl1.prf -mp i2c_impl1.mrp -lpf
     D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/impl1/i2c_impl1.lpf -lpf
     D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/i2c.lpf -c 0 -gui -msgset
     D:/UIUC/2017_Spring/ECE_396/04_13/i2s_iot/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO3L-6900CCABGA256
Target Performance:   5
Mapper:  xo3c00a,  version:  Diamond (64-bit) 3.8.0.115.3
Mapped on:  04/12/17  23:17:27

Design Summary
--------------

   Number of registers:     36 out of  7485 (0%)
      PFU registers:           36 out of  6864 (1%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:        30 out of  3432 (1%)
      SLICEs as Logic/ROM:     30 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:         60 out of  6864 (1%)
      Number used as logic LUTs:         60
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 38 + 4(JTAG) out of 207 (20%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net CLOCK_c: 21 loads, 21 rising, 0 falling (Driver: PIO CLOCK )
   Number of Clock Enables:  7
     Net CLOCK_c_enable_1: 1 loads, 1 LSLICEs

                                    Page 1




Design:  I2C_Controller                                Date:  04/12/17  23:17:27

Design Summary (cont)
---------------------
     Net CLOCK_c_enable_2: 1 loads, 1 LSLICEs
     Net CLOCK_c_enable_30: 12 loads, 12 LSLICEs
     Net CLOCK_c_enable_6: 1 loads, 1 LSLICEs
     Net CLOCK_c_enable_5: 1 loads, 1 LSLICEs
     Net CLOCK_c_enable_7: 1 loads, 1 LSLICEs
     Net CLOCK_c_enable_8: 1 loads, 1 LSLICEs
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net SD_COUNTER_c_0: 28 loads
     Net SD_COUNTER_c_1: 25 loads
     Net SD_COUNTER_c_3: 21 loads
     Net SD_COUNTER_c_2: 20 loads
     Net SD_COUNTER_c_4: 19 loads
     Net SD_COUNTER_c_5: 15 loads
     Net CLOCK_c_enable_30: 12 loads
     Net GO_c: 8 loads
     Net n1423: 3 loads
     Net n1425: 3 loads




   Number of warnings:  2
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: input pad net 'W_R' has no legal load.
WARNING - map: IO buffer missing for top level port W_R...logic will be
     discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| SD_COUNTER[1]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_DATA[22]        | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_SDAT            | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_DATA[23]        | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CLOCK               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RESET               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| GO                  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_DATA[0]         | INPUT     | LVCMOS25  |            |

                                    Page 2




Design:  I2C_Controller                                Date:  04/12/17  23:17:27

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| I2C_DATA[1]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_DATA[2]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_DATA[3]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_DATA[4]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_DATA[5]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_DATA[6]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_DATA[7]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_DATA[8]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_DATA[9]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_DATA[10]        | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_DATA[11]        | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_DATA[12]        | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_DATA[13]        | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_DATA[14]        | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| SD_COUNTER[4]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| SD_COUNTER[3]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_DATA[15]        | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_DATA[16]        | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_DATA[17]        | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| SD_COUNTER[5]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ACK                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| END                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_SCLK            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_DATA[18]        | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_DATA[19]        | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I2C_DATA[20]        | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| SDO                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| SD_COUNTER[2]       | OUTPUT    | LVCMOS25  |            |

                                    Page 3




Design:  I2C_Controller                                Date:  04/12/17  23:17:27

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| I2C_DATA[21]        | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| SD_COUNTER[0]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i1065 undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.

Memory Usage
------------


     

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'RESET_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'RESET_c' via the GSR component.

     Type and number of components of the type: 
   Register = 24 

     Type and instance name of component: 
   Register : SD_i0_i0
   Register : SD_i0_i1
   Register : SD_i0_i2
   Register : SD_i0_i3
   Register : SD_i0_i4
   Register : SD_i0_i5
   Register : SD_i0_i6
   Register : SD_i0_i7
   Register : SD_i0_i8
   Register : SD_i0_i9
   Register : SD_i0_i10
   Register : SD_i0_i11
   Register : SD_i0_i12
   Register : SD_i0_i13

                                    Page 4




Design:  I2C_Controller                                Date:  04/12/17  23:17:27

GSR Usage (cont)
----------------
   Register : SD_i0_i14
   Register : SD_i0_i15
   Register : SD_i0_i16
   Register : SD_i0_i17
   Register : SD_i0_i18
   Register : SD_i0_i19
   Register : SD_i0_i20
   Register : SD_i0_i21
   Register : SD_i0_i22
   Register : SD_i0_i23

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 35 MB
        







































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.
