BITGEN: Bitstream Generator Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Mon Feb 14 16:45:35 2022


Command: bitgen -g RamCfg:Reset -path C:/Users/Roman Perez/Documents/GitHub/Initial-release/project/xo3l/verilog -w -gui -msgset C:/Users/Roman Perez/Documents/GitHub/Initial-release/project/xo3l/verilog/promote.xml xo3l_verilog_xo3l_verilog.ncd xo3l_verilog_xo3l_verilog.prf 

Loading design for application Bitgen from file xo3l_verilog_xo3l_verilog.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application Bitgen from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.

Running DRC.
WARNING - blockcheck: SLICE u_BYTE_PACKETIZER/u_packetheader/SLICE_61, CEMUX is tied to low in LOGIC/RIPPLE mode.
WARNING - blockcheck: SLICE u_BYTE_PACKETIZER/u_packetheader/SLICE_67, CEMUX is tied to low in LOGIC/RIPPLE mode.
WARNING - blockcheck: SLICE u_BYTE_PACKETIZER/u_packetheader/SLICE_71, CEMUX is tied to low in LOGIC/RIPPLE mode.
WARNING - blockcheck: SLICE u_BYTE_PACKETIZER/u_packetheader/SLICE_72, CEMUX is tied to low in LOGIC/RIPPLE mode.
WARNING - blockcheck: SLICE u_BYTE_PACKETIZER/u_packetheader/SLICE_428, CEMUX is tied to low in LOGIC/RIPPLE mode.
WARNING - blockcheck: SLICE u_BYTE_PACKETIZER/u_packetheader/SLICE_429, CEMUX is tied to low in LOGIC/RIPPLE mode.
WARNING - blockcheck: SLICE u_BYTE_PACKETIZER/u_packetheader/SLICE_430, CEMUX is tied to low in LOGIC/RIPPLE mode.
WARNING - blockcheck: SLICE u_BYTE_PACKETIZER/u_packetheader/SLICE_431, CEMUX is tied to low in LOGIC/RIPPLE mode.
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
DRC detected 0 errors and 8 warnings.
Reading Preference File from xo3l_verilog_xo3l_verilog.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 DUALBOOTGOLDEN  |                     INTERNAL**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "xo3l_verilog_xo3l_verilog.bit".
Total CPU Time: 3 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 293 MB
