// Seed: 1806738236
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4 = id_2;
  wire id_5;
  supply0  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  =  1  ,  id_26  ,  id_27  ;
  assign id_15 = 1;
  always cover (!1'b0);
  assign id_21 = id_20;
  wire id_28;
  assign id_26 = 1;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    output wor id_2,
    input wor id_3,
    output wor id_4,
    input supply1 id_5,
    input wor id_6,
    input uwire id_7,
    input wire id_8,
    input tri1 id_9,
    input tri1 id_10,
    output wand id_11
);
  wire id_13;
  module_0(
      id_13, id_13, id_13
  );
endmodule
