// Seed: 3248535747
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wor id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd33
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  output wire id_4;
  inout wire _id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = id_1;
  wor [id_3 : -1] id_5 = 1'b0;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
program module_2 (
    input tri0 id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_2 = 0;
  logic id_3;
endprogram
