# Component constraints for D:\h_da\Lecturs\SS-20-Systytem Driven Hardware Design\freeSoC2\Workspace01\14_DAC_ADC_UART_MATLAB_data_transfer_Copy_01.cydsn\TopDesign\TopDesign.cysch
# Project: D:\h_da\Lecturs\SS-20-Systytem Driven Hardware Design\freeSoC2\Workspace01\14_DAC_ADC_UART_MATLAB_data_transfer_Copy_01.cydsn\14_DAC_ADC_UART_MATLAB_data_transfer_Copy_01.cyprj
# Date: Thu, 11 Jun 2020 19:15:23 GMT
