
---------- Begin Simulation Statistics ----------
final_tick                               112768610794                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 263313                       # Simulator instruction rate (inst/s)
host_mem_usage                                 673616                       # Number of bytes of host memory used
host_op_rate                                   263830                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   379.78                       # Real time elapsed on the host
host_tick_rate                              296933824                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.112769                       # Number of seconds simulated
sim_ticks                                112768610794                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.690684                       # CPI: cycles per instruction
system.cpu.discardedOps                        189380                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        36347208                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.591477                       # IPC: instructions per cycle
system.cpu.numCycles                        169068382                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132721174                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278046                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        564855                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          397                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           20                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       593863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        38934                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1190374                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          38954                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485833                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735526                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81000                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103789                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101815                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.906169                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65391                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             671                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              383                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51425806                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51425806                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51426300                       # number of overall hits
system.cpu.dcache.overall_hits::total        51426300                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       646999                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         646999                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       654924                       # number of overall misses
system.cpu.dcache.overall_misses::total        654924                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34472737084                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34472737084                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34472737084                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34472737084                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52072805                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52072805                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52081224                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52081224                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012425                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012425                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012575                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53280.974289                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53280.974289                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52636.240364                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52636.240364                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       160657                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3344                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.043361                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       499163                       # number of writebacks
system.cpu.dcache.writebacks::total            499163                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59102                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59102                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       587897                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       587897                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       595819                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       595819                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  31988140744                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  31988140744                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  32691012670                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32691012670                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011290                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011290                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011440                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011440                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54411.131106                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54411.131106                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54867.355136                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54867.355136                       # average overall mshr miss latency
system.cpu.dcache.replacements                 593771                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40807420                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40807420                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       316306                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        316306                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13396197418                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13396197418                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41123726                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41123726                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007692                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007692                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42352.018039                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42352.018039                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          697                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          697                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       315609                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315609                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12951245720                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12951245720                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007675                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007675                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41035.730033                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41035.730033                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10618386                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10618386                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       330693                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       330693                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21076539666                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21076539666                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030203                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030203                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63734.459653                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63734.459653                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58405                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58405                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       272288                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       272288                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19036895024                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19036895024                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024869                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024869                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69914.557469                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69914.557469                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          494                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           494                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7925                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7925                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.941323                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.941323                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7922                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7922                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    702871926                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    702871926                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.940967                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.940967                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 88724.050240                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88724.050240                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 112768610794                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2017.965408                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52022195                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            595819                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.312078                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192096                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2017.965408                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985335                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985335                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          236                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52677119                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52677119                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 112768610794                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112768610794                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112768610794                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685739                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474973                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024784                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277955                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277955                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277955                       # number of overall hits
system.cpu.icache.overall_hits::total        10277955                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          694                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            694                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          694                       # number of overall misses
system.cpu.icache.overall_misses::total           694                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     59000819                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59000819                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     59000819                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59000819                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278649                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278649                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278649                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278649                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85015.589337                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85015.589337                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85015.589337                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85015.589337                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.icache.writebacks::total                90                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          694                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     58075023                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58075023                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     58075023                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58075023                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83681.589337                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83681.589337                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83681.589337                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83681.589337                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277955                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277955                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          694                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           694                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     59000819                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59000819                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278649                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278649                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85015.589337                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85015.589337                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     58075023                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58075023                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83681.589337                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83681.589337                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 112768610794                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           499.830446                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278649                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               694                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14810.733429                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   499.830446                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.244058                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.244058                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          604                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279343                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279343                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 112768610794                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112768610794                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112768610794                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 112768610794                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               309635                       # number of demand (read+write) hits
system.l2.demand_hits::total                   309668                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  33                       # number of overall hits
system.l2.overall_hits::.cpu.data              309635                       # number of overall hits
system.l2.overall_hits::total                  309668                       # number of overall hits
system.l2.demand_misses::.cpu.inst                661                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286184                       # number of demand (read+write) misses
system.l2.demand_misses::total                 286845                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               661                       # number of overall misses
system.l2.overall_misses::.cpu.data            286184                       # number of overall misses
system.l2.overall_misses::total                286845                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     56199419                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27079188828                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27135388247                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     56199419                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27079188828                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27135388247                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           595819                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               596513                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          595819                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              596513                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.952450                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.480320                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.480870                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.952450                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.480320                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.480870                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85021.813918                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94621.602983                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94599.481417                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85021.813918                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94621.602983                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94599.481417                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198765                       # number of writebacks
system.l2.writebacks::total                    198765                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           661                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            286840                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           286840                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     47179635                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23177686918                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23224866553                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     47179635                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23177686918                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23224866553                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.480312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.480861                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.480312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.480861                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71376.149773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80990.173695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80968.018941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71376.149773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80990.173695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80968.018941                       # average overall mshr miss latency
system.l2.replacements                         308481                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       499163                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           499163                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       499163                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       499163                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           83                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               83                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           83                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           83                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         8488                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8488                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             95775                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 95775                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176542                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176542                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  17119478795                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17119478795                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        272317                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            272317                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.648296                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.648296                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 96971.138851                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96971.138851                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176542                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176542                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14711207688                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14711207688                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.648296                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.648296                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83329.789444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83329.789444                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     56199419                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56199419                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.952450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.952450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85021.813918                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85021.813918                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     47179635                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     47179635                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.952450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71376.149773                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71376.149773                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        213860                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            213860                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109642                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109642                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9959710033                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9959710033                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       323502                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        323502                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.338922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.338922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90838.456367                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90838.456367                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109637                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109637                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8466479230                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8466479230                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.338907                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.338907                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77222.828334                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77222.828334                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 112768610794                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8059.630381                       # Cycle average of tags in use
system.l2.tags.total_refs                     1181484                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    316673                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.730927                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     557.884751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.278543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7485.467087                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.068101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.913753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983842                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2895                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4786                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2696627                       # Number of tag accesses
system.l2.tags.data_accesses                  2696627                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 112768610794                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    198736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003443625436                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11740                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11740                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              784908                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             187241                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      286840                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198765                       # Number of write requests accepted
system.mem_ctrls.readBursts                    286840                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198765                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    936                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    29                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                286840                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198765                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  216435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   68492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.352896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.964869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.105934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11515     98.08%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          169      1.44%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           13      0.11%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           10      0.09%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           27      0.23%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11740                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11740                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.926831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.892982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.079755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6584     56.08%     56.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              129      1.10%     57.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4351     37.06%     94.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              654      5.57%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11740                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   59904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18357760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12720960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    162.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  112759056686                       # Total gap between requests
system.mem_ctrls.avgGap                     232203.24                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18255552                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12718144                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 375139.852323611674                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 161885048.254680722952                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 112780887.433586135507                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          661                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286179                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       198765                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17475921                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10298178410                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2697510975146                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26438.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35985.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13571358.01                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18315456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18357760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12720960                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12720960                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          661                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286179                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         286840                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       198765                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        198765                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       375140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    162416260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        162791400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       375140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       375140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    112805859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       112805859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    112805859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       375140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    162416260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       275597259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               285904                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              198721                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17094                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17679                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17980                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11725                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11783                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11599                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12692                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11932                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13545                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13825                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12574                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13581                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11823                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12753                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12494                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4954954331                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1429520000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10315654331                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17330.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36080.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              150476                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             102125                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            52.63                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.39                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       232024                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   133.675827                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.455810                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   192.700040                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       176553     76.09%     76.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        30281     13.05%     89.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4573      1.97%     91.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2937      1.27%     92.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9296      4.01%     96.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          623      0.27%     96.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          598      0.26%     96.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          506      0.22%     97.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6657      2.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       232024                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18297856                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12718144                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              162.260188                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              112.780887                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.15                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 112768610794                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       812960400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       432098700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1012944660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     511815780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8901831120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  31530634710                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  16751033280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   59953318650                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.648995                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  43218045130                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3765580000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  65784985664                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       843690960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       448432380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1028409900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     525507840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8901831120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  31068536850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  17140168320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   59956577370                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   531.677893                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  44233686785                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3765580000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  64769344009                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 112768610794                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110298                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198765                       # Transaction distribution
system.membus.trans_dist::CleanEvict            79250                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176542                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176542                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110298                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       851695                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 851695                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31078720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31078720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            286840                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  286840    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              286840                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 112768610794                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1586058348                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1560856977                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            324196                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       697928                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           90                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          204324                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           272317                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          272317                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       323502                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1478                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1785409                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1786887                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        50176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     70078848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               70129024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          308481                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12720960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           904994                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.043506                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.204102                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 865641     95.65%     95.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39333      4.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     20      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             904994                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 112768610794                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1459982960                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1388694                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1192237149                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
