$date
	Mon Oct 31 00:39:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module LFSR_tb $end
$var wire 4 ! lfsr_o [3:0] $end
$var reg 1 " RSTn $end
$var reg 1 # clk $end
$scope module I_DUT $end
$var wire 1 " RSTn $end
$var wire 1 # clk $end
$var wire 4 $ lfsr_o [3:0] $end
$var wire 4 % nxt_lfsr [3:0] $end
$var reg 4 & lfsr_ff [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
bx $
0#
1"
bx !
$end
#5000
1#
#10000
b1110 %
b1111 !
b1111 $
b1111 &
0#
0"
#15000
1#
#20000
0#
1"
#25000
b1100 %
b1110 !
b1110 $
b1110 &
1#
#30000
0#
#35000
b1000 %
b1100 !
b1100 $
b1100 &
1#
#40000
0#
#45000
b1 %
b1000 !
b1000 $
b1000 &
1#
#50000
0#
#55000
b10 %
b1 !
b1 $
b1 &
1#
#60000
0#
#65000
b100 %
b10 !
b10 $
b10 &
1#
#70000
0#
#75000
b1001 %
b100 !
b100 $
b100 &
1#
#80000
0#
#85000
b11 %
b1001 !
b1001 $
b1001 &
1#
#90000
0#
#95000
b110 %
b11 !
b11 $
b11 &
1#
#100000
0#
#105000
b1101 %
b110 !
b110 $
b110 &
1#
#110000
0#
#115000
b1010 %
b1101 !
b1101 $
b1101 &
1#
#120000
0#
#125000
b101 %
b1010 !
b1010 $
b1010 &
1#
#130000
0#
#135000
b1011 %
b101 !
b101 $
b101 &
1#
#140000
0#
#145000
b111 %
b1011 !
b1011 $
b1011 &
1#
#150000
0#
#155000
b1111 %
b111 !
b111 $
b111 &
1#
#160000
0#
#165000
b1110 %
b1111 !
b1111 $
b1111 &
1#
#170000
0#
#175000
b1100 %
b1110 !
b1110 $
b1110 &
1#
#180000
0#
#185000
b1000 %
b1100 !
b1100 $
b1100 &
1#
#190000
0#
#195000
b1 %
b1000 !
b1000 $
b1000 &
1#
#200000
0#
#205000
b10 %
b1 !
b1 $
b1 &
1#
#210000
0#
#215000
b100 %
b10 !
b10 $
b10 &
1#
#220000
0#
#225000
b1001 %
b100 !
b100 $
b100 &
1#
#230000
0#
