<!DOCTYPE html><html lang="zh-CN"><head><meta charset="UTF-8"><meta name="viewport" content="width=device-width"><meta name="theme-color" content="#222" media="(prefers-color-scheme: light)"><meta name="theme-color" content="#222" media="(prefers-color-scheme: dark)"><meta name="generator" content="Hexo 7.3.0"><link rel="preconnect" href="https://fonts.googleapis.com" crossorigin><link rel="preconnect" href="https://cdn.jsdelivr.net" crossorigin><link rel="apple-touch-icon" sizes="180x180" href="/images/meta/apple-touch-icon-j.png"><link rel="icon" type="image/png" sizes="32x32" href="/images/meta/favicon-32x32-j.png"><link rel="icon" type="image/png" sizes="16x16" href="/images/meta/favicon-16x16-j.png"><link rel="mask-icon" href="/images/meta/favicon-j.svg" color="#222"><meta name="google-site-verification" content="Iqgmf1lNNM2SYvtW-6MExzBfoISxK8nBEcwfPGM8giU"><meta name="baidu-site-verification" content="codeva-qqFHulQHkE"><link rel="stylesheet" href="/css/main.css"><link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Noto+Serif:ital,wght@0,300;0,400;0,700;1,300;1,400;1,700&family=Noto+Serif+SC:ital,wght@0,300;0,400;0,700;1,300;1,400;1,700&family=Dancing+Script:ital,wght@0,300;0,400;0,700;1,300;1,400;1,700&display=swap&subset=latin,latin-ext"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.7.2/css/all.min.css" integrity="sha256-dABdfBfUoC8vJUBOwGVdm8L9qlMWaHTIfXt+7GnZCIo=" crossorigin="anonymous"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.36/dist/fancybox/fancybox.css" integrity="sha256-zM8WXtG4eUn7dKKNMTuoWZub++VnSfaOpA/8PJfvTBo=" crossorigin="anonymous"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/themes/blue/pace-theme-corner-indicator.css"><script src="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/pace.min.js" integrity="sha256-gqd7YTjg/BtfqWSwsJOvndl0Bxc8gFImLEkXQT8+qj0=" crossorigin="anonymous" defer></script><script class="next-config" data-name="main" type="application/json">{"hostname":"josh-gao.top","root":"/","images":"/images","scheme":"Gemini","darkmode":true,"version":"8.23.0","exturl":false,"sidebar":{"position":"left","width_expanded":320,"width_dual_column":240,"display":"post","padding":12,"offset":12,"width":260},"hljswrap":true,"copycode":{"enable":true,"style":"mac"},"fold":{"enable":false,"height":500},"bookmark":{"enable":true,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":true,"pangu":true,"comments":{"style":"tabs","active":"gitalk","storage":true,"lazyload":true,"nav":null,"activeClass":"gitalk"},"stickytabs":false,"motion":{"enable":false,"async":true,"duration":200,"transition":{"menu_item":"fadeInDown","post_block":"slideRightBigIn","post_header":"perspectiveLeftIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideLeftIn"}},"prism":false,"i18n":{"placeholder":"搜索...","empty":"没有找到任何搜索结果：${query}","hits_time":"找到 ${hits} 个搜索结果（用时 ${time} 毫秒）","hits":"找到 ${hits} 个搜索结果"},"path":"/search.xml","localsearch":{"enable":true,"top_n_per_article":1,"unescape":false,"preload":false,"trigger":"auto"}}</script><script src="/js/config.js" defer></script><meta name="description" content="Verilog HDL 的基本功能之一是描述可综合的硬件电路。如何合理使用 Verilog HDL 描述高性能的可综合电路是 Verilog 系列学习笔记的目的，也是后续要讨论的主要问题。本文介绍了 RTL 和综合的基本概念，通过常用 RTL 电路模型来对可综合的 RTL 级描述方式建立整体性的认识。力图通过范例，逐步引导初学者建立可综合 RTL 子集的概念。"><meta property="og:type" content="article"><meta property="og:title" content="Josh&#39;s Note — Verilog&lt;br&gt;Part 4 RTL 概念与常用 RTL 建模"><meta property="og:url" content="https://josh-gao.top/posts/ecb88422.html"><meta property="og:site_name" content="Josh&#39;s Blog"><meta property="og:description" content="Verilog HDL 的基本功能之一是描述可综合的硬件电路。如何合理使用 Verilog HDL 描述高性能的可综合电路是 Verilog 系列学习笔记的目的，也是后续要讨论的主要问题。本文介绍了 RTL 和综合的基本概念，通过常用 RTL 电路模型来对可综合的 RTL 级描述方式建立整体性的认识。力图通过范例，逐步引导初学者建立可综合 RTL 子集的概念。"><meta property="og:locale" content="zh_CN"><meta property="og:image" content="https://josh-gao.top/images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-010-RegisterCircuitModeling-01.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-020-RegisterCircuitModeling-02.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-030-CombinatorialLogictModeling.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-040-SynchronousReset-01.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-050-SynchronousReset-02.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-060-AsynchronousReset-01.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-070-AsynchronousReset-02.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-080-MultipleIf.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-090-SingleIf.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-100-MultipleIfSynplifyProRTLView.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-110-MultipleIfSynplifyProTechView.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-120-MultipleIfPrecisionRTLRTLView.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-130-MultipleIfPrecisionRTLTechView.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-140-MultipleIfSynplifyProRTLView.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-150-MultipleIfSynplifyProTechView.png"><meta property="article:published_time" content="2020-12-01T17:05:32.000Z"><meta property="article:modified_time" content="2024-06-06T11:42:55.593Z"><meta property="article:author" content="Josh Gao"><meta property="article:tag" content="Verilog"><meta property="article:tag" content="HDL"><meta property="article:tag" content="非阻塞赋值"><meta property="article:tag" content="阻塞赋值"><meta property="article:tag" content="组合逻辑"><meta property="article:tag" content="三态"><meta property="article:tag" content="同步复位"><meta property="article:tag" content="异步复位"><meta property="article:tag" content="条件语句"><meta name="twitter:card" content="summary"><meta name="twitter:image" content="https://josh-gao.top/images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-010-RegisterCircuitModeling-01.png"><link rel="canonical" href="https://josh-gao.top/posts/ecb88422.html"><script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":false,"isPost":true,"lang":"zh-CN","comments":true,"permalink":"https://josh-gao.top/posts/ecb88422.html","path":"posts/ecb88422.html","title":"Josh's Note — Verilog\u003cbr>Part 4 RTL 概念与常用 RTL 建模"}</script><script class="next-config" data-name="calendar" type="application/json">""</script><title>Josh's Note — Verilog<br>Part 4 RTL 概念与常用 RTL 建模 | Josh's Blog</title><script async src="https://www.googletagmanager.com/gtag/js?id=G-FS8FDJ89QM"></script><script class="next-config" data-name="google_analytics" type="application/json">{"tracking_id":"G-FS8FDJ89QM","only_pageview":false,"measure_protocol_api_secret":null}</script><script src="/js/third-party/analytics/google-analytics.js" defer></script><script src="/js/third-party/analytics/baidu-analytics.js" defer></script><script async src="https://hm.baidu.com/hm.js?350182f3e243a2a441aad7e64040d3ce"></script><script data-pjax defer src="https://static.cloudflareinsights.com/beacon.min.js" data-cf-beacon="{&quot;token&quot;: &quot;97f59b7e4ea54bd79d9c911c06f990de&quot;}"></script><script src="https://cdn.jsdelivr.net/npm/animejs@3.2.1/lib/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous" defer></script><script src="https://cdn.jsdelivr.net/npm/@next-theme/pjax@0.6.0/pjax.min.js" integrity="sha256-vxLn1tSKWD4dqbMRyv940UYw4sXgMtYcK6reefzZrao=" crossorigin="anonymous" defer></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.36/dist/fancybox/fancybox.umd.js" integrity="sha256-hiUEBwFEpLF6DlB8sGXlKo4kPZ46Ui4qGpd0vrVkOm4=" crossorigin="anonymous" defer></script><script src="https://cdn.jsdelivr.net/npm/lozad@1.16.0/dist/lozad.min.js" integrity="sha256-mOFREFhqmHeQbXpK2lp4nA3qooVgACfh88fpJftLBbc=" crossorigin="anonymous" defer></script><script src="https://cdn.jsdelivr.net/npm/pangu@4.0.7/dist/browser/pangu.min.js" integrity="sha256-j+yj56cdEY2CwkVtGyz18fNybFGpMGJ8JxG3GSyO2+I=" crossorigin="anonymous" defer></script><script src="/js/utils.js" defer></script><script src="/js/sidebar.js" defer></script><script src="/js/next-boot.js" defer></script><script src="/js/bookmark.js" defer></script><script src="/js/pjax.js" defer></script><script src="https://cdn.jsdelivr.net/npm/hexo-generator-searchdb@1.4.1/dist/search.js" integrity="sha256-1kfA5uHPf65M5cphT2dvymhkuyHPQp5A53EGZOnOLmc=" crossorigin="anonymous" defer></script><script src="/js/third-party/search/local-search.js" defer></script><script class="next-config" data-name="mermaid" type="application/json">{"enable":true,"theme":{"light":"forest","dark":"dark"},"js":{"url":"https://cdn.jsdelivr.net/npm/mermaid@11.5.0/dist/mermaid.min.js","integrity":"sha256-2obLuIPcceEhkE3G09G33hBdmE55ivVcZUlcKcGNHjU="}}</script><script src="/js/third-party/tags/mermaid.js" defer></script><script src="/js/third-party/fancybox.js" defer></script><script src="/js/third-party/pace.js" defer></script><script data-pjax async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><script class="next-config" data-name="enableMath" type="application/json">true</script><script class="next-config" data-name="mathjax" type="application/json">{"enable":true,"tags":"ams","js":{"url":"https://cdn.jsdelivr.net/npm/mathjax@3.2.2/es5/tex-mml-chtml.js","integrity":"sha256-MASABpB4tYktI2Oitl4t+78w/lyA+D7b/s9GEP0JOGI="}}</script><script src="/js/third-party/math/mathjax.js" defer></script><script src="https://cdn.jsdelivr.net/npm/quicklink@2.3.0/dist/quicklink.umd.js" integrity="sha256-yvJQOINiH9fWemHn0vCA5lsHWJaHs6/ZmO+1Ft04SvM=" crossorigin="anonymous" defer></script><script class="next-config" data-name="quicklink" type="application/json">{"enable":true,"home":true,"archive":true,"delay":true,"timeout":3000,"priority":true,"url":"https://josh-gao.top/posts/ecb88422.html"}</script><script src="/js/third-party/quicklink.js" defer></script><noscript><link rel="stylesheet" href="/css/noscript.css"></noscript><style>.github-emoji{position:relative;display:inline-block;width:1.2em;min-height:1.2em;overflow:hidden;vertical-align:top;color:transparent}.github-emoji>span{position:relative;z-index:10}.github-emoji .fancybox,.github-emoji img{margin:0!important;padding:0!important;border:none!important;outline:0!important;text-decoration:none!important;user-select:none!important;cursor:auto!important}.github-emoji img{height:1.2em!important;width:1.2em!important;position:absolute!important;left:50%!important;top:50%!important;transform:translate(-50%,-50%)!important;user-select:none!important;cursor:auto!important}.github-emoji-fallback{color:inherit}.github-emoji-fallback img{opacity:0!important}</style></head><body itemscope itemtype="http://schema.org/WebPage"><div class="headband"></div><main class="main"><div class="column"><header class="header" itemscope itemtype="http://schema.org/WPHeader"><div class="site-brand-container"><div class="site-nav-toggle"><div class="toggle" aria-label="切换导航栏" role="button"><span class="toggle-line"></span> <span class="toggle-line"></span> <span class="toggle-line"></span></div></div><div class="site-meta"><a href="/" class="brand" rel="start"><i class="logo-line"></i><p class="site-title">Josh's Blog</p><i class="logo-line"></i></a><p class="site-subtitle" itemprop="description">一个电子工程师的修养</p></div><div class="site-nav-right"><div class="toggle popup-trigger" aria-label="搜索" role="button"><i class="fa fa-search fa-fw fa-lg"></i></div></div></div><nav class="site-nav"><ul class="main-menu menu"><li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a></li><li class="menu-item menu-item-about"><a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>关于</a></li><li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签<span class="badge">192</span></a></li><li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类<span class="badge">31</span></a></li><li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档<span class="badge">52</span></a></li><li class="menu-item menu-item-search"><a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索</a></li></ul></nav><div class="search-pop-overlay"><div class="popup search-popup"><div class="search-header"><span class="search-icon"><i class="fa fa-search"></i></span><div class="search-input-container"><input autocomplete="off" autocapitalize="off" maxlength="80" placeholder="搜索..." spellcheck="false" type="search" class="search-input"></div><span class="popup-btn-close" role="button"><i class="fa fa-times-circle"></i></span></div><div class="search-result-container"><div class="search-result-icon"><i class="fa fa-spinner fa-pulse fa-5x"></i></div></div></div></div></header><aside class="sidebar"><div class="sidebar-inner sidebar-nav-active sidebar-toc-active"><ul class="sidebar-nav"><li class="sidebar-nav-toc">文章目录</li><li class="sidebar-nav-overview">站点概览</li></ul><div class="sidebar-panel-container"><div class="post-toc-wrap sidebar-panel"><div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#rtl-%E5%92%8C%E7%BB%BC%E5%90%88"><span class="nav-text">1. RTL 和综合</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#rtl-%E7%BA%A7%E7%9A%84%E5%9F%BA%E6%9C%AC%E8%A6%81%E7%B4%A0%E5%92%8C%E8%AE%BE%E8%AE%A1%E6%AD%A5%E9%AA%A4"><span class="nav-text">2. RTL 级的基本要素和设计步骤</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%B8%B8%E7%94%A8-rtl-%E7%BA%A7%E5%BB%BA%E6%A8%A1"><span class="nav-text">3. 常用 RTL 级建模</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%E8%BF%9E%E7%BB%AD%E8%B5%8B%E5%80%BC"><span class="nav-text">3.1. 非阻塞赋值、阻塞赋值、连续赋值</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%AF%84%E5%AD%98%E5%99%A8%E7%94%B5%E8%B7%AF%E5%BB%BA%E6%A8%A1"><span class="nav-text">3.2. 寄存器电路建模</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E5%BB%BA%E6%A8%A1"><span class="nav-text">3.3. 组合逻辑建模</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%8F%8C%E7%BA%BF%E7%AB%AF%E5%8F%A3%E4%B8%8E%E4%B8%89%E6%80%81%E4%BF%A1%E5%8F%B7%E5%BB%BA%E6%A8%A1"><span class="nav-text">3.4. 双线端口与三态信号建模</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#mux-%E5%BB%BA%E6%A8%A1"><span class="nav-text">3.5. mux 建模</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%AD%98%E5%82%A8%E5%99%A8%E5%BB%BA%E6%A8%A1"><span class="nav-text">3.6. 存储器建模</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%AE%80%E5%8D%95%E7%9A%84%E6%97%B6%E9%92%9F%E5%88%86%E9%A2%91%E7%94%B5%E8%B7%AF"><span class="nav-text">3.7. 简单的时钟分频电路</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%B8%B2%E5%B9%B6%E8%BD%AC%E6%8D%A2%E5%BB%BA%E6%A8%A1"><span class="nav-text">3.8. 串&#x2F;并转换建模</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%90%8C%E6%AD%A5%E5%A4%8D%E4%BD%8D%E5%92%8C%E5%BC%82%E6%AD%A5%E5%A4%8D%E4%BD%8D"><span class="nav-text">3.9. 同步复位和异步复位</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%90%8C%E6%AD%A5%E5%A4%8D%E4%BD%8D"><span class="nav-text">3.9.1. 同步复位</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%90%8C%E6%AD%A5%E5%A4%8D%E4%BD%8D%E7%94%B5%E8%B7%AF%E5%BB%BA%E6%A8%A1"><span class="nav-text">3.9.1.1. 同步复位电路建模</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%90%8C%E6%AD%A5%E5%A4%8D%E4%BD%8D%E7%9A%84%E4%BC%98%E7%82%B9"><span class="nav-text">3.9.1.2. 同步复位的优点</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%90%8C%E6%AD%A5%E5%A4%8D%E4%BD%8D%E7%9A%84%E7%BC%BA%E7%82%B9"><span class="nav-text">3.9.1.3. 同步复位的缺点</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%BC%82%E6%AD%A5%E5%A4%8D%E4%BD%8D"><span class="nav-text">3.9.2. 异步复位</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%BC%82%E6%AD%A5%E5%A4%8D%E4%BD%8D%E7%94%B5%E8%B7%AF%E5%BB%BA%E6%A8%A1"><span class="nav-text">3.9.2.1. 异步复位电路建模</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%BC%82%E6%AD%A5%E5%A4%8D%E4%BD%8D%E7%9A%84%E4%BC%98%E7%82%B9"><span class="nav-text">3.9.2.2. 异步复位的优点</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%BC%82%E6%AD%A5%E5%A4%8D%E4%BD%8D%E7%9A%84%E7%BC%BA%E7%82%B9"><span class="nav-text">3.9.2.3. 异步复位的缺点</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E6%8E%A8%E8%8D%90%E7%9A%84%E5%A4%8D%E4%BD%8D%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1%E6%96%B9%E5%BC%8F"><span class="nav-text">3.9.2.4. 推荐的复位电路设计方式</span></a></li></ol></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%94%A8-case-%E5%92%8C-if-...-else-%E5%BB%BA%E6%A8%A1"><span class="nav-text">3.10. 用 case 和 if ... else 建模</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%8F%AF%E7%BB%BC%E5%90%88%E7%9A%84-verilog-%E8%AF%AD%E6%B3%95%E5%AD%90%E9%9B%86"><span class="nav-text">3.11. 可综合的 Verilog 语法子集</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%B0%8F%E7%BB%93"><span class="nav-text">4. 小结</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%8F%82%E8%80%83%E6%96%87%E7%8C%AE"><span class="nav-text">参考文献</span></a></li></ol></div></div><div class="site-overview-wrap sidebar-panel"><div class="site-author animated" itemprop="author" itemscope itemtype="http://schema.org/Person"><img class="site-author-image" itemprop="image" alt="Josh Gao" src="/images/meta/favicon-j.svg"><p class="site-author-name" itemprop="name">Josh Gao</p><div class="site-description" itemprop="description">我，搞通信的</div></div><div class="site-state-wrap animated"><nav class="site-state"><div class="site-state-item site-state-posts"><a href="/archives/"><span class="site-state-item-count">52</span> <span class="site-state-item-name">日志</span></a></div><div class="site-state-item site-state-categories"><a href="/categories/"><span class="site-state-item-count">31</span> <span class="site-state-item-name">分类</span></a></div><div class="site-state-item site-state-tags"><a href="/tags/"><span class="site-state-item-count">192</span> <span class="site-state-item-name">标签</span></a></div></nav></div><div class="links-of-author animated"><span class="links-of-author-item"><a href="https://github.com/joshgao22" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;joshgao22" rel="noopener me" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a> </span><span class="links-of-author-item"><a href="mailto:josh_gao@foxmail.com" title="E-Mail → mailto:josh_gao@foxmail.com" rel="noopener me" target="_blank"><i class="fa fa-envelope fa-fw"></i>E-Mail</a> </span><span class="links-of-author-item"><a href="https://blog.csdn.net/weixin_43870101" title="CSDN → https:&#x2F;&#x2F;blog.csdn.net&#x2F;weixin_43870101" rel="noopener me" target="_blank"><i class="fab fa-cuttlefish fa-fw"></i>CSDN</a></span></div></div></div><div class="back-to-top animated" role="button" aria-label="返回顶部"><i class="fa fa-arrow-up"></i> <span>0%</span></div></div><div class="sidebar-inner sidebar-blogroll"><div class="links-of-blogroll animated"><div class="links-of-blogroll-title"><i class="fa fa-link fa-fw"></i> 链接</div><ul class="links-of-blogroll-list"><li class="links-of-blogroll-item"><a href="https://gatsby.icu/zh-cn/" title="https:&#x2F;&#x2F;gatsby.icu&#x2F;zh-cn&#x2F;" rel="noopener" target="_blank">gatsby.icu</a></li></ul></div></div><div class="pjax"><div class="sidebar-inner sidebar-post-related"><div class="animated"><div class="links-of-blogroll-title"><i class="fa fa-signs-post fa-fw"></i> 相关文章</div><ul class="popular-posts"><li class="popular-posts-item"><a class="popular-posts-link" href="/posts/460433dd.html" rel="bookmark"><time class="popular-posts-time">2020-11-27</time><br>Josh's Note — Verilog<br>Part 1 初识 HDL 设计方法</a></li><li class="popular-posts-item"><a class="popular-posts-link" href="/posts/fd2ca242.html" rel="bookmark"><time class="popular-posts-time">2020-11-28</time><br>Josh's Note — Verilog<br>Part 2 Verilog 语言基础</a></li><li class="popular-posts-item"><a class="popular-posts-link" href="/posts/fd117896.html" rel="bookmark"><time class="popular-posts-time">2020-11-30</time><br>Josh's Note — Verilog<br>Part 3 描述方式和设计层次</a></li><li class="popular-posts-item"><a class="popular-posts-link" href="/posts/e060f513.html" rel="bookmark"><time class="popular-posts-time">2023-04-16</time><br>Josh's Note — Verilog<br>Part 7 逻辑验证与 testbench 编写</a></li><li class="popular-posts-item"><a class="popular-posts-link" href="/posts/53b8b42e.html" rel="bookmark"><time class="popular-posts-time">2020-12-05</time><br>Josh's Note — Verilog<br>Part 5 RTL 设计与编码指导</a></li></ul></div></div></div></aside></div><div class="main-inner post posts-expand"><div class="post-block"><article itemscope itemtype="http://schema.org/Article" class="post-content" lang="zh-CN"><link itemprop="mainEntityOfPage" href="https://josh-gao.top/posts/ecb88422.html"><span hidden itemprop="author" itemscope itemtype="http://schema.org/Person"><meta itemprop="image" content="/images/meta/favicon-j.svg"><meta itemprop="name" content="Josh Gao"></span><span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization"><meta itemprop="name" content="Josh's Blog"><meta itemprop="description" content="我，搞通信的"></span><span hidden itemprop="post" itemscope itemtype="http://schema.org/CreativeWork"><meta itemprop="name" content="Josh's Note — Verilog<br>Part 4 RTL 概念与常用 RTL 建模 | Josh's Blog"><meta itemprop="description" content="Verilog HDL 的基本功能之一是描述可综合的硬件电路。如何合理使用 Verilog HDL 描述高性能的可综合电路是 Verilog 系列学习笔记的目的，也是后续要讨论的主要问题。本文介绍了 RTL 和综合的基本概念，通过常用 RTL 电路模型来对可综合的 RTL 级描述方式建立整体性的认识。力图通过范例，逐步引导初学者建立可综合 RTL 子集的概念。"></span><header class="post-header"><h1 class="post-title" itemprop="name headline">Josh's Note — Verilog<br>Part 4 RTL 概念与常用 RTL 建模</h1><div class="post-meta-container"><div class="post-meta"><span class="post-meta-item"><span class="post-meta-item-icon"><i class="far fa-calendar"></i> </span><span class="post-meta-item-text">发表于</span> <time title="创建时间：2020-12-02 01:05:32" itemprop="dateCreated datePublished" datetime="2020-12-02T01:05:32+08:00">2020-12-02</time> </span><span class="post-meta-item"><span class="post-meta-item-icon"><i class="far fa-calendar-check"></i> </span><span class="post-meta-item-text">更新于</span> <time title="修改时间：2024-06-06 19:42:55" itemprop="dateModified" datetime="2024-06-06T19:42:55+08:00">2024-06-06</time> </span><span class="post-meta-item"><span class="post-meta-item-icon"><i class="far fa-folder"></i> </span><span class="post-meta-item-text">分类于</span> <span itemprop="about" itemscope itemtype="http://schema.org/Thing"><a href="/categories/Josh-%E7%9A%84%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/" itemprop="url" rel="index"><span itemprop="name">Josh 的学习笔记</span></a> </span>， <span itemprop="about" itemscope itemtype="http://schema.org/Thing"><a href="/categories/Josh-%E7%9A%84%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/Verilog/" itemprop="url" rel="index"><span itemprop="name">Verilog</span></a> </span></span><span class="post-meta-item" title="阅读次数" id="busuanzi_container_page_pv"><span class="post-meta-item-icon"><i class="far fa-eye"></i> </span><span class="post-meta-item-text">阅读次数：</span> <span id="busuanzi_value_page_pv"></span> </span><span class="post-meta-break"></span> <span class="post-meta-item" title="本文字数"><span class="post-meta-item-icon"><i class="far fa-file-word"></i> </span><span class="post-meta-item-text">本文字数：</span> <span>12k</span> </span><span class="post-meta-item" title="阅读时长"><span class="post-meta-item-icon"><i class="far fa-clock"></i> </span><span class="post-meta-item-text">阅读时长 &asymp;</span> <span>45 分钟</span></span></div><div class="post-description">Verilog HDL 的基本功能之一是描述可综合的硬件电路。如何合理使用 Verilog HDL 描述高性能的可综合电路是 Verilog 系列学习笔记的目的，也是后续要讨论的主要问题。本文介绍了 RTL 和综合的基本概念，通过常用 RTL 电路模型来对可综合的 RTL 级描述方式建立整体性的认识。力图通过范例，逐步引导初学者建立可综合 RTL 子集的概念。</div></div></header><div class="post-body" itemprop="articleBody"><h1 id="rtl-和综合">1. RTL 和综合</h1><p>从 <a href="https://josh-gao.top/posts/fd117896.html#toc.5">Part 3——描述方式和设计层次的 5. 设计层次</a>可知，HDL 语言是分层次的。</p><div class="note default"><p>最常用的层次概念有系统级（System Level）或功能模块级（Functional Model Level）、行为级（Behavioral Level）、寄存器传输级（RTL，Register Transfer Level）和门级（Gate Level） 等。</p></div><span id="more"></span><p>其中寄存器传输级（RTL，Register Transfer Level）指：<strong><mark class="label primary"> 不关注寄存器和组合逻辑的细节（如使用了多少逻辑门，逻辑门之间的连接拓扑结构等），通过描述寄存器到寄存器之间的逻辑功能描述电路的 HDL 层次</mark></strong>。RTL 级是比门级更高的抽象层次，使用 RTL 级语言描述硬件电路一般比门级描述电路简单、高效得多。</p><p>RTL 级语言的最重要特性就是：<mark class="label primary">RTL 级描述是可综合的描述层次</mark>。</p><p>综合（Synthesize）指<strong>将 HDL 语言、原理图等设计输入翻译成由与、或、非门等基本逻辑单元组成的门级连接（网表），并根据设计目标与要求（约束条件）优化所生成的逻辑连接，输出门级网表文件</strong>。RTL 级综合指将 RTL 级源代码翻译并优化为门级网表。</p><p>随着综合工具的不断智能化，使用 RTL 级语言描述硬件电路越来越方便。特别是在可编程逻辑器件（PLD，主要指 FPGA 和 CPLD）设计领域，最重要的代码设计层次就是 RTL 级。</p><h1 id="rtl-级的基本要素和设计步骤">2. RTL 级的基本要素和设计步骤</h1><p>典型的 RTL 设计包含以下3个部分：</p><ol type="1"><li><p><strong>时钟域描述</strong></p><p>描述设计所使用的所有时钟，时钟之间的主从与派生关系，时钟域之间的转换。</p></li><li><p>时序逻辑描述（寄存器描述）</p><p>根据时钟沿的变换，描述寄存器之间的数据传输方式。</p></li><li><p>组合逻辑描述</p><p>描述电平敏感信号的逻辑组合方式与逻辑功能。</p></li></ol><p>RTL 描述中时序逻辑和组合逻辑的连接关系和拓扑结构决定了设计的性能，如何调整时序逻辑、组合逻辑的连接关系和拓扑结构以达到最佳的性能就是后面讨论的编码风格（Coding Style）的核心。</p><p>工程师们设计 RTL 级代码的顺序各种各样，这里推荐使用如下的设计步骤：</p><ol type="1"><li><p><strong>功能定义与模块划分</strong></p><p>根据系统功能的定义和模块划分准则（详见 <a href="https://josh-gao.top/posts/53b8b42e.html#toc.4">Part 5——RTL 设计与编码指导的 4. 结构层次和模块划分</a>小节）划分各个功能模块。</p></li><li><p><strong>定义所有模炔的接口</strong></p><p>首先清晰定义每个模块的接口，完成每个模块的信号列表。这种思路也和 Modular Design（模块化设计方法）一致，利于模块重用、调试、修改。</p></li><li><p><strong>设计的时钟域</strong></p><p>根据设计的时钟复杂程度定义时钟之间的派生关系，分析设计中有哪些时钟域，是否存在异步时钟域之间的数据交换。对于 PLD 设计，还需确认全局时钟和是否使用 PLL/DLL 完成时钟的分频、倍频、移相等功能，哪些时钟使用全局资源布线，哪些时钟使用第二全局时钟资源布线。</p><p>全局时钟资源的特点是：几乎没有 Clock Skew（时钟偏斜），有一定的 Clock Delay（时钟延迟），驱动能力最强；第二全局时钟的特点是：有较小的 Clock Skew，较小的 Clock DeIay，时钟驱动能力较强。</p></li><li><p><strong>考虑设计的关键路径</strong></p><p>关键路径是指设计中<strong>时序要求最难以满足的路径</strong>。设计的时序要求主要体现在频率、建立时间、保持时间等时序指标上。在设计初期，设计者可以根据系统的频率要求，粗略地分析出设计的时序难点（如最高频率的路径，计数器的最低位，包含复杂组合逻辑的时序路径等），通过一些时序优化手段（如 Pipeline、Retiming、逻辑复制等，这些时序优化手段在 <a href="https://josh-gao.top/posts/53b8b42e.html#toc.7">Part 5——RTL 设计与编码指导的 7. RTL 代码优化技巧</a>部分有详细介绍）<strong>从代码上缓解设计的时序压力</strong>，这种方法比单依靠综合与布局布线工具的自动优化有效得多。</p></li><li><p><strong>顶层设计</strong></p><p>常用的设计方法有两种，一种是<strong>自顶而下</strong>的设计方法，即先描述设计的顶层，然后描述设计的每个子模块；另一种是<strong>由底向上</strong>的设计方法，即首先描述设计的子模块，最后定义设计的顶层。</p><p><strong>RTL 设计推荐使用自顶而下的设计方法</strong>，因为这种设计方法与模块规划的顺序一致，而且更利于进行 Modular Design（模块化设计方法），并行开展设计工作，提高模块重用率。</p></li><li><p><strong>FSM 设计</strong></p><p>有限状态机（FSM）是逻辑设计的最重要内容之一。<a href="https://josh-gao.top/posts/d860a67e.html">Part 6——如何写好状态机</a>主要讨论如何写好 FSM。</p></li><li><p><strong>时序逻辑设计</strong></p><p>首先根据时钟域规划好寄存器组，然后描述各个寄存器组之间的数据传输方式。</p></li><li><p><strong>组合逻辑设计</strong></p><p>一般来说，<strong>大段的组合逻辑最好与时序逻辑分开描述</strong>，这样更利于时序约束和时序分析，使综合器和布局布线器达到更好的优化效果。</p></li></ol><h1 id="常用-rtl-级建模">3. 常用 RTL 级建模</h1><h2 id="非阻塞赋值阻塞赋值连续赋值">3.1. 非阻塞赋值、阻塞赋值、连续赋值</h2><p>有很多文章论述阻塞赋值和非阻塞赋值的概念，<a href="https://josh-gao.top/posts/fd117896.html#toc.3.2">Part 3——描述方式和设计层次的 3.2 过程赋值语句</a>部分详细讨论了因不当使用阻塞赋值和非阻塞赋值引起的仿真与设计意图不一致。为了避免不当使用阻塞賦值和非阻塞赋值而造成的种种歧义和错误，这里推荐：</p><ol type="1"><li><p><strong>对于时序逻辑，即 <code>always</code> 模块的敏感表为<mark class="label primary">沿敏感信号</mark>（多为时钟或复位的正沿或负沿），统一使用非阻塞賦值 <code>&lt;=</code></strong>。例如：</p><p></p><figure class="highlight verilog"><figcaption><span>cnt1.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">时序逻辑中使用非阻塞赋值。</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> cnt1 (clock, cnt_out);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span>        clock;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] cnt_out;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] cnt_out;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clock)</span><br><span class="line">    cnt_out &lt;= cnt_out + <span class="number">1</span>;</span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p></p></li><li><p><strong>对于 <code>always</code> 模块的敏感表为<mark class="label primary">电平敏感</mark>信号的组合逻辑，统一使用阻塞賦值</strong>。例如：</p><p><a id="cnt2.v"></a></p><p></p><figure class="highlight verilog"><figcaption><span>cnt2.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">always 模块的敏感表为电平敏感信号的组合逻辑, 使用阻塞赋值。请注意, 此例</span></span><br><span class="line"><span class="comment">"cnt_out_plus" 虽然被指定为 reg 型, 但是实现时是纯组合逻辑。</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> cnt2 (cnt_out, cnt_out_plus);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span>  [<span class="number">3</span>:<span class="number">0</span>] cnt_out;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] cnt_out_plus;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] cnt_out_plus;</span><br><span class="line"><span class="keyword">always</span> @(cnt_out)</span><br><span class="line">    cnt_out_plus = cnt_out + <span class="number">1</span>;</span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p></p></li><li><p><strong>对于 <code>assign</code> 关键字描述的<mark class="label primary">组合逻辑</mark>，称为连续赋值语句，统一使用 <code>=</code>，变量被定义为 <code>wire</code> 型信号</strong>。例如：</p><p></p><figure class="highlight verilog"><figcaption><span>cnt3.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">assign 描述的组合逻辑。"cnt_out_plus" 被定义为 wire 型信号。</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> cnt3 (cnt_out, cnt_out_plus);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span>  [<span class="number">3</span>:<span class="number">0</span>] cnt_out;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] cnt_out_plus;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] cnt_out_plus;</span><br><span class="line"><span class="keyword">assign</span> cnt_out_plus = cnt_out + <span class="number">1</span>;</span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p></p></li></ol><div class="note warning"><p>在 2 和 3 中，为什么不采用类似例 1 中的 <code>cnt_out &lt;= cnt_out + 1;</code> 呢？因为，<strong>这样会产生组合逻辑环</strong>。组合逻辑环是同步时序逻辑设计的大忌，它会使得时序路径无法被工具所分析，<strong>因不同的芯片的延时差异，而造成逻辑功能不稳定</strong>。有些已经完成很久的设计，在换了芯片批次后，逻辑功能不正确，大多数都是由组合逻辑环造成的。</p></div><p>对于初学者而言，以上几点是必须遵循的法则，详细原因可以参考 <a href="https://josh-gao.top/posts/fd117896.html">Part 3——描述方式和设计层次</a>和 <a href="https://josh-gao.top/posts/53b8b42e.html">Part 5——RTL 设计与编码指导</a>的论述。</p><h2 id="寄存器电路建模">3.2. 寄存器电路建模</h2><p>寄存器和组合逻辑是数字逻辑电路的两大基本要素。寄存器一般和同步时序逻辑关联，其特点为仅当时钟的沿（上升沿或下降沿）到达时，才有可能发生输出的改变。根据实现目标不同，寄存器的建模结构略有不同，需要注意如下要点：</p><ol type="1"><li><p><strong>寄存器信号声明</strong></p><p><strong>寄存器定义是 <code>reg</code> 型</strong>。</p><p></p><div class="note info"><p>请注意，这个命题的反命题不一定成立。<strong>某些信号虽然被定义为 <code>reg</code> 型，但是最终综合实现结果并不是寄存器</strong>，如上述例子 <a href="#cnt2.v">cnt2.v</a> 中 <code>cnt_out_plus</code> 虽然被指定为 <code>reg</code> 型，但是实现时是纯组合逻辑。<strong>只有定义为 <code>reg</code> 型，且 <code>always</code> 的敏感表为 <code>posedge</code> 或 <code>negedge</code> 沿敏感操作时，该信号才是寄存器</strong>。在 <a href="https://josh-gao.top/posts/fd2ca242.html">Part 2——Verilog 语言基础</a> 和 <a href="https://josh-gao.top/posts/fd117896.html">Part 3——描述方式和设计层次</a> 也有相关内容描述这个问题。</p></div><p></p></li><li><p><strong>时钟输入</strong></p><p>在每个时钟的正沿或负沿对数据进行处理。数据的正沿或负沿起作用，是在 <code>always</code> 的敏感表中通过 <code>posedge</code> 和 <code>negedge</code> 指定的。</p><p></p><figure class="highlight verilog"><figcaption><span>cnt4.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">指定寄存器的触发沿是时钟的下降沿。</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> cnt4 (clock, cnt_out);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span>        clock;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] cnt_out;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] cnt_out;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">negedge</span> clock)</span><br><span class="line">    cnt_out &lt;= cnt_out + <span class="number">1</span>;</span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p></p></li><li><p><strong>异步复位/置位</strong></p><p>绝大多数目标器件的寄存器模型都包含异步复位/置位端。异步复位/置位是指无论时钟沿是否有效，当复位/置位信号有效沿到达时，复位/置位立即发挥功能。指定异步复位/置位时，<strong>只需在 <code>always</code> 的敏感表中加入复位/置位信号的有效沿即可</strong>。下例描述的异步复位电路是最常用的寄存器复位形式之一。</p><p></p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">最常用的异步复位电路, 设异步复位信号"reset_"是低有效信号(也即下降沿开始复</span></span><br><span class="line"><span class="comment">位)。用户可以在 begin/end 结构之间填入复杂的用户逻辑。</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// reg_counter.v</span></span><br><span class="line"><span class="keyword">module</span> reg_counter (clock, reset_, cnt_reg_s, cnt_reg_a);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span>        clock;</span><br><span class="line"><span class="keyword">input</span>        reset_;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] cnt_reg_s;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] cnt_reg_a;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] cnt_reg_s;  <span class="comment">// asynchronous reset</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clock <span class="keyword">or</span> <span class="keyword">negedge</span> reset_)</span><br><span class="line">    <span class="keyword">if</span> (!reset_)</span><br><span class="line">        cnt_reg_s &lt;= <span class="number">4'b0000</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        cnt_reg_s [<span class="number">2</span>:<span class="number">0</span>] &lt;= cnt_reg_s [<span class="number">2</span>:<span class="number">0</span>] + <span class="number">1</span>;</span><br><span class="line">        cnt_reg_s [<span class="number">3</span>]   &lt;= ~cnt_reg_s [<span class="number">3</span>];</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] cnt_reg_a;  <span class="comment">// synchronous reset</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clock)</span><br><span class="line">    <span class="keyword">if</span> (!reset_)</span><br><span class="line">        cnt_reg_a &lt;= <span class="number">4'b0000</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        cnt_reg_a [<span class="number">2</span>:<span class="number">0</span>] &lt;= cnt_reg_a [<span class="number">2</span>:<span class="number">0</span>] + <span class="number">1</span>;</span><br><span class="line">        cnt_reg_a [<span class="number">3</span>]   &lt;= ~cnt_reg_a [<span class="number">3</span>];</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p></p></li><li><p><strong>同步复位/置位</strong></p><p>任何寄存器都可实现同步复位/置位功能。指定同步复位/置位时，<strong><code>always</code> 的敏感表中仅有时钟沿信号</strong>，当同步复位/置位信号变化时，同步复位/置位并不立即发生，仅仅当时钟沿采到同步复位/置位的有效电平时，才会在时钟沿到达时刻进行复位/置位操作。</p><p></p><figure class="highlight verilog"><figcaption><span>reg_counter.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">常用的同步复位电路, 设异步复位信号"reset_"是低电平有效信号。请比较上例,</span></span><br><span class="line"><span class="comment">对比 always 的敏感表。</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> reg_counter (clock, reset_, cnt_reg_s, cnt_reg_a);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span>        clock;</span><br><span class="line"><span class="keyword">input</span>        reset_;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] cnt_reg_s;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] cnt_reg_a;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] cnt_reg_s;  <span class="comment">// asynchronous reset</span></span><br><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> clock <span class="keyword">or</span> <span class="keyword">negedge</span> reset_)</span><br><span class="line">    <span class="keyword">if</span> (!reset_)</span><br><span class="line">        cnt_reg_s &lt;= <span class="number">4'b0000</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        cnt_reg_s [<span class="number">2</span>:<span class="number">0</span>] &lt;= cnt_reg_s [<span class="number">2</span>:<span class="number">0</span>] + <span class="number">1</span>;</span><br><span class="line">        cnt_reg_s [<span class="number">3</span>]   &lt;= ~cnt_reg_s [<span class="number">3</span>];</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] cnt_reg_a;  <span class="comment">// synchronous reset</span></span><br><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> clock)</span><br><span class="line">    <span class="keyword">if</span> (!reset_)</span><br><span class="line">        cnt_reg_a &lt;= <span class="number">4'b0000</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        cnt_reg_a [<span class="number">2</span>:<span class="number">0</span>] &lt;= cnt_reg_a [<span class="number">2</span>:<span class="number">0</span>] + <span class="number">1</span>;</span><br><span class="line">        cnt_reg_a [<span class="number">3</span>]   &lt;= ~cnt_reg_a [<span class="number">3</span>];</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p></p><blockquote><p>关于同步复位和异步复位的优缺点，在 <a href="#toc.3.9">3.9 小节</a> 有详细介绍。</p></blockquote></li><li><p><strong>同时使用时钟上升和下降沿的问题</strong></p><p>有时因为数据采样或调整数据相位等需求，设计者会在一个 <code>always</code> 的敏感表中同时使用时钟的 <code>posedge</code> 和 <code>negedge</code>，或者在两个 <code>always</code> 的敏感表中分别使用时钟的 <code>posedge</code> 和 <code>negedge</code> 对某些寄存器电路操作。在这两种描述下，当时钟上沿或下沿到达时，该寄存器电路都会做相应的操作。<strong>这个双沿电路往往可以等同于使用了原时钟的倍频时钟的单沿操作电路</strong>。</p><p>对于实现在 PLD 的设计而言，同时使用时钟的上、下沿往往是不推荐的，因为 PLD 内嵌的 PLL/DLL 和一些时钟电路往往只能对时钟的一个沿保证非常好的指标，而另个沿的抖动、偏斜、斜率等指标不见得非常优化，有时同时使用时钟的正负沿会因时钟的抖动、偏斜、占空比、斜率等问题造成一定的性能恶化。</p><p>因此推荐的做法是：将原时钟通过 PLL/DLL 倍频，然后使用倍频时钟的单沿（如上升沿）进行操作。但是电路设计不可一概而论，如果必须使用时钟的双沿对同一个寄存器操作时，请设计者明确此时相当于使用了倍频时钟。</p><p></p><figure class="highlight verilog"><figcaption><span>clock_edge.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">某电路使用 50MHz 时钟双沿操作相当于使用同相位 100MHz 倍频时钟操作。</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> clock_edge (clk_50M, clk_100M, rst_, cnt1, cnt2);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span>        clk_50M, clk_100M, rst_;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] cnt1, cnt2;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">reg</span>    [<span class="number">3</span>:<span class="number">0</span>] cnt_temp1, cnt_temp2;</span><br><span class="line"><span class="keyword">wire</span>   [<span class="number">3</span>:<span class="number">0</span>] cnt1;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_50M <span class="keyword">or</span> <span class="keyword">negedge</span> rst_ )</span><br><span class="line">    <span class="keyword">if</span> (!rst_)</span><br><span class="line">        cnt_temp1 &lt;= <span class="number">4'b0000</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        cnt_temp1 &lt;= cnt_temp2 + <span class="number">1</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">negedge</span> clk_50M <span class="keyword">or</span> <span class="keyword">negedge</span> rst_ )</span><br><span class="line">    <span class="keyword">if</span> (!rst_)</span><br><span class="line">        cnt_temp2 &lt;= <span class="number">4'b0000</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        cnt_temp2 &lt;= cnt_temp1 + <span class="number">1</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> cnt1 = (clk_50M)? cnt_temp2 : cnt_temp1;</span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>    [<span class="number">3</span>:<span class="number">0</span>] cnt2;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_100M <span class="keyword">or</span> <span class="keyword">negedge</span> rst_ )</span><br><span class="line">    <span class="keyword">if</span> (!rst_)</span><br><span class="line">        cnt2 &lt;= <span class="number">4'b0000</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        cnt2 &lt;= cnt2 + <span class="number">1</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p></p><p>这里相当于使用与 50MHz 时钟 <code>clk_50M</code> 同相位的 2 倍频时钟 <code>cIk_100M</code> 进行累加计算，等效描述如下：</p><p></p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span>    [<span class="number">3</span>:<span class="number">0</span>] cnt2;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_100M <span class="keyword">or</span> <span class="keyword">negedge</span> rst_ )</span><br><span class="line">    <span class="keyword">if</span> (!rst_)</span><br><span class="line">        cnt2 &lt;= <span class="number">4'b0000</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        cnt2 &lt;= cnt2 + <span class="number">1</span>;</span><br></pre></td></tr></tbody></table></figure><p></p><p>以上代码综合后，对应的电路结构如<a href="#fig.4-1">图 4-1</a> 所示。</p><p><a id="fig.4-1"></a></p><figure><img data-src="../images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-010-RegisterCircuitModeling-01.png" width="900" alt="图 4-1 某双沿加法电路与等价倍频时钟单沿加法电路结构示意图"><figcaption aria-hidden="true">图 4-1 某双沿加法电路与等价倍频时钟单沿加法电路结构示意图</figcaption></figure><p>RTL 仿真波形如<a href="#fig.4-2">图 4-2</a> 所示。</p><p><a id="fig.4-2"></a></p><figure><img data-src="../images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-020-RegisterCircuitModeling-02.png" width="900" alt="图 4-2 某双沿加法电路与等价倍频时钟单沿加法电路仿真波型图"><figcaption aria-hidden="true">图 4-2 某双沿加法电路与等价倍频时钟单沿加法电路仿真波型图</figcaption></figure><p>通过这个例子可以看出 ，某些使用双沿操作的电路等价于使用倍频时钟的单沿电路，也就是说，这些电路使用了时钟的双沿触发寄存器，则<strong>相当于提高了设计频率，提高了设计要求的时序难度</strong>。对于这些电路，在附加时序约束和进行时序分析时一定要考虑充分。</p></li></ol><h2 id="组合逻辑建模">3.3. 组合逻辑建模</h2><p>组合逻辑是逻辑电路设计的另一重要组成部分。组合逻辑的特点是输出的变化仅仅和输入的电平相关，而与时钟沿无关。RTL 级常用组合逻辑的建模有两种：第一种是 <code>always</code> 模块的敏感表为电平敏感信号的电路；第二种是 <code>assign</code> 等关键字描述的组合逻辑电路。</p><ol type="1"><li><p><strong><code>always</code> 模块的敏感表为电平敏感信号的组合逻辑电路</strong></p><p>这种形式描述组合逻辑电路应用非常广泛，如果不考虑代码的复杂性，几乎任何组合逻辑电路都可以用这种方式建模。<code>always</code> 模块的敏感表为所有判定条件和输入信号，<strong>在使用这种结构描述组合逻辑时一定要将敏感表列写完整</strong>。在 <code>always</code> 模块中可以使用 <code>if ... else</code>、<code>case</code>、<code>for</code> 循环等各种 RTL 关键字结构。</p><p>下面以某组合逻辑译码电路为例，说明这种组合逻辑建模方式。如前所述，在这种组合逻辑 <code>always</code> 模块中．推荐使用阻塞赋值 <code>=</code>，虽然信号被定义为 <code>reg</code> 型，但是最终综合实现结果并不是寄存器，而是组合逻辑，定义为 <code>reg</code> 型仅是纯语法需要而已。</p><p></p><figure class="highlight verilog"><figcaption><span>decode_cmb.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">某组合逻辑译码电路。</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> decode_cmb (addr, CS, cs1, cs2, cs3, cs4);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span>  [<span class="number">7</span>:<span class="number">0</span>]      addr;         <span class="comment">// only the 2 MSB bits used</span></span><br><span class="line"><span class="keyword">input</span>             CS;           <span class="comment">// Low effect</span></span><br><span class="line"><span class="keyword">output</span> cs1, cs2, cs3, cs4;      <span class="comment">// Low effect</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">reg</span>    cs1, cs2, cs3, cs4;</span><br><span class="line"><span class="keyword">parameter</span> chip1_decode = <span class="number">2'b00</span>,</span><br><span class="line">          chip2_decode = <span class="number">2'b01</span>,</span><br><span class="line">          chip3_decode = <span class="number">2'b10</span>,</span><br><span class="line">          chip4_decode = <span class="number">2'b11</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(CS <span class="keyword">or</span> addr)</span><br><span class="line">    <span class="keyword">if</span> (CS)</span><br><span class="line">        {cs1, cs2, cs3, cs4} = <span class="number">4'b1111</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (addr[<span class="number">7</span>:<span class="number">6</span>])</span><br><span class="line">            chip1_decode: {cs1, cs2, cs3, cs4} = <span class="number">4'b0111</span>;</span><br><span class="line">            chip2_decode: {cs1, cs2, cs3, cs4} = <span class="number">4'b1011</span>;</span><br><span class="line">            chip3_decode: {cs1, cs2, cs3, cs4} = <span class="number">4'b1101</span>;</span><br><span class="line">            chip4_decode: {cs1, cs2, cs3, cs4} = <span class="number">4'b1110</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p></p><p>综合后对应的结构示意图如<a href="#fig.4-3">图 4-3</a> 所示。</p><p><a id="fig.4-3"></a></p><figure><img data-src="../images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-030-CombinatorialLogictModeling.png" width="700" alt="图 4-3 某组合逻辑译码电路的结构示意图"><figcaption aria-hidden="true">图 4-3 某组合逻辑译码电路的结构示意图</figcaption></figure></li><li><p><code>assign</code> 等语句描述的组合逻辑电路</p><p>这种形式描述组合逻辑电路适用于描述那些相对简单的组合逻辑。信号一般被定义为 <code>wire</code> 型，常用的 <code>assign</code> 结构除了直接赋值逻辑表达式外，还可以使用 <code>?</code> 语句。</p><p></p><figure class="highlight verilog"><figcaption><span>decode_cmb2.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">使用 assign 结构描述该组合逻辑译码电路。</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> decode_cmb2 (addr, CS, cs1, cs2, cs3, cs4);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span>  [<span class="number">7</span>:<span class="number">0</span>]      addr;           <span class="comment">// only the 2 MSB bits used</span></span><br><span class="line"><span class="keyword">input</span>             CS;             <span class="comment">// Low effect</span></span><br><span class="line"><span class="keyword">output</span> cs1, cs2, cs3, cs4;        <span class="comment">// Low effect</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">wire</span>   cs1, cs2, cs3, cs4;</span><br><span class="line"><span class="keyword">parameter</span> chip1_decode = <span class="number">2'b00</span>,</span><br><span class="line">          chip2_decode = <span class="number">2'b01</span>,</span><br><span class="line">          chip3_decode = <span class="number">2'b10</span>,</span><br><span class="line">          chip4_decode = <span class="number">2'b11</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> cs1 = (!CS &amp;&amp; (addr[<span class="number">7</span>:<span class="number">6</span>] == chip1_decode))? <span class="number">0</span> : <span class="number">1</span> ;</span><br><span class="line"><span class="keyword">assign</span> cs2 = (!CS &amp;&amp; (addr[<span class="number">7</span>:<span class="number">6</span>] == chip2_decode))? <span class="number">0</span> : <span class="number">1</span> ;</span><br><span class="line"><span class="keyword">assign</span> cs3 = (!CS &amp;&amp; (addr[<span class="number">7</span>:<span class="number">6</span>] == chip3_decode))? <span class="number">0</span> : <span class="number">1</span> ;</span><br><span class="line"><span class="keyword">assign</span> cs4 = (!CS &amp;&amp; (addr[<span class="number">7</span>:<span class="number">6</span>] == chip4_decode))? <span class="number">0</span> : <span class="number">1</span> ;</span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p></p><p>该描述方式实现的电路同<a href="#fig.4-3">图 4-3</a>。</p></li></ol><div class="note"><p>可以看到，对于简单的组合逻辑使用 <code>assign</code> 和 <code>?</code> 语句比较清晰。但是如果所描述的组合逻辑过于复杂，则需要很多条 <code>assign</code> 语句或者嵌套的 <code>?</code> 语句来描述，不易解读，此时推荐使用第一种组合逻辑建模方法。</p></div><h2 id="双线端口与三态信号建模">3.4. 双线端口与三态信号建模</h2><p>前面谈到所有的<strong>双向总线（既作输出又作输出的总线）应该在顶层模块定义为三态信号，禁止在顶层以外的其他子层次定义双向端口</strong>。某些早期 EDA 软件和器件支持在子模块定义双向总线，实例化三态信号，其实从理论上讲任何子模块中定义的三态信号都可以迁移到顶层来。实际上，很多流行的综合工具也是对子模块定义的三态信号综合为选择器，将子模块例化的三态信号迁移到顶层。</p><p>为了避免仿真和综合实现结果不一致，并便于维护，强烈建议仅在顶层定义双向总线和例化的三态信号，禁止在除顶层以外的其他层次赋值高阻态 <code>Z</code>，在顶层将双向信号分为输入信号和输出信号两种类型，然后根据需要分别传递到不同的子模块中。这样做的另一个好处是便于描述仿真激励。</p><p>以下介绍几种典型的双向信号和三态信号的描述方法。</p><ol type="1"><li><p>为了清晰起见，在顶层可以将一个双向总线分成输入和输出两条总线，然后分别引入子模块使用。</p><p></p><figure class="highlight verilog"><figcaption><span>bibus.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">将双向总线 data_bus 分为输入总线 data_in 和输出总线 data_in, 然后分别使用。</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> bibus (clk, rst, sel, data_bus, addr);</span><br><span class="line"><span class="keyword">input</span>       clk, rst, sel;</span><br><span class="line"><span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] addr;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">inout</span> [<span class="number">7</span>:<span class="number">0</span>] data_bus;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] data_in, data_out;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> data_in = data_bus;</span><br><span class="line"><span class="keyword">assign</span> data_bus = (sel) ? data_out : <span class="number">8'bZ</span>;</span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line">decode decode_inst (</span><br><span class="line">    <span class="variable">.clock</span> (clk),</span><br><span class="line">    <span class="variable">.reset</span> (rst),</span><br><span class="line">    <span class="variable">.data_bus_in</span> (data_in),</span><br><span class="line">    <span class="variable">.addr_bus</span> (addr),</span><br><span class="line">    <span class="variable">.data_bus_out</span> (data_out)</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p></p><p>简单的三态信号用 <code>assign</code> 语法描述，如上述 <code>bibus.v</code> 代码中，描述三态总线为：</p><p></p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> data_bus = (sel) ? data_out : <span class="number">8'bZ</span>;</span><br></pre></td></tr></tbody></table></figure><p></p></li><li><p>如果三态总线的使能关系比较复杂，不是单一信号，此时可以使用嵌套的问号表达式，或者使用语句描述（当然也可以用 <code>if ... else</code> 结构）。</p><p></p><figure class="highlight verilog"><figcaption><span>complex_bibus.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">双向总线 databus 的输出由 3 个使能信号 sel1、sel2、se13共同确定, 下述代码中</span></span><br><span class="line"><span class="comment">中使用嵌套的问号表达式描述了该三态总线的使能选择。</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> complex_bibus (clk, rst, sel1, sel2, sel3, data_bus, addr);</span><br><span class="line"><span class="keyword">input</span>       clk, rst;</span><br><span class="line"><span class="keyword">input</span>       sel1, sel2, sel3;</span><br><span class="line"><span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] addr;</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] data_in;</span><br><span class="line"><span class="comment">//wire [7:0] data_out;         //use wire type</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] decode_out;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] cnt_out;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> data_in = data_bus;</span><br><span class="line"></span><br><span class="line">decode decode_inst (</span><br><span class="line">    <span class="variable">.clock</span> (clk),</span><br><span class="line">    <span class="variable">.reset</span> (rst),</span><br><span class="line">    <span class="variable">.data_bus_in</span> (data_in),</span><br><span class="line">    <span class="variable">.addr_bus</span> (addr),</span><br><span class="line">    <span class="variable">.data_bus_out</span> (decode_out)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">counter counter_inst (</span><br><span class="line">    <span class="variable">.clock</span> (clk),</span><br><span class="line">    <span class="variable">.reset</span> (rst),</span><br><span class="line">    <span class="variable">.data_bus_in</span> (data_in),</span><br><span class="line">    <span class="variable">.cnt_out</span> (cnt_out)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">inout</span> [<span class="number">7</span>:<span class="number">0</span>] data_bus;</span><br><span class="line"><span class="keyword">assign</span> data_bus = (sel1) ? decode_out : ((sel2) ? cnt_out : ((sel3) ?</span><br><span class="line">    <span class="number">8'b11111111</span> : <span class="number">8'bZZZZZZZZ</span>));</span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p></p><p>但是如果使能情况更复杂，就不宜再使用上述 <code>complex-bibus.v</code> 中嵌套的问号表达式了。更清晰的描述方法是 <code>case</code> 语句，</p></li><li><p>通过 <code>case</code> 语句可以清晰地罗列每种使能组合情况下的输出情况。</p><p></p><figure class="highlight verilog"><figcaption><span>complex_bibus2.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">这种描述需要使到组合逻辑的模块，此时需要引入中间变量 data_out，并定义为 reg</span></span><br><span class="line"><span class="comment">型</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> complex_bibus2 (clk, rst, sel1, sel2, sel3, data_bus, addr);</span><br><span class="line"><span class="keyword">input</span>       clk, rst;</span><br><span class="line"><span class="keyword">input</span>       sel1, sel2, sel3;</span><br><span class="line"><span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] addr;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> data_in = data_bus;</span><br><span class="line"></span><br><span class="line">decode decode_inst (</span><br><span class="line">    <span class="variable">.clock</span> (clk),</span><br><span class="line">    <span class="variable">.reset</span> (rst),</span><br><span class="line">    <span class="variable">.data_bus_in</span> (data_in),</span><br><span class="line">    <span class="variable">.addr_bus</span> (addr),</span><br><span class="line">    <span class="variable">.data_bus_out</span> (decode_out)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">counter counter_inst (</span><br><span class="line">    <span class="variable">.clock</span> (clk),</span><br><span class="line">    <span class="variable">.reset</span> (rst),</span><br><span class="line">    <span class="variable">.data_bus_in</span> (data_in),</span><br><span class="line">    <span class="variable">.cnt_out</span> (cnt_out)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">inout</span> [<span class="number">7</span>:<span class="number">0</span>] data_bus;</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] data_in;</span><br><span class="line"><span class="keyword">reg</span>  [<span class="number">7</span>:<span class="number">0</span>] data_out;    <span class="comment">//use reg type, but not registers</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] decode_out;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] cnt_out;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(decode_out <span class="keyword">or</span> cnt_out <span class="keyword">or</span> sel1 <span class="keyword">or</span> sel2 <span class="keyword">or</span> sel3) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span> ({sel1, sel2, sel3})</span><br><span class="line">        <span class="number">3'b100</span>:  data_out = decode_out;</span><br><span class="line">        <span class="number">3'b010</span>:  data_out = cnt_out;</span><br><span class="line">        <span class="number">3'b001</span>:  data_out = <span class="number">8'b11111111</span>;</span><br><span class="line">        <span class="keyword">default</span>: data_out = <span class="number">8'bZZZZZZZZ</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> data_bus = data_out;</span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p></p><p>请注意，虽然输出的中间变量 <code>data_out</code>，被定义为 <code>reg</code> 型，但是在物理实现时它并不是寄存器，而是纯组合逻辑。引入这个变量的原因是 <code>inout</code> 类型的信号只能被定义为 <code>wire</code> 或 <code>tri</code> 型，不能在组合逻辑的 <code>always</code> 模块中直接赋值。</p><p></p><figure class="highlight verilog"><figcaption><span>counter.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">三态实例中调用的子模块</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> counter (clock,</span><br><span class="line">                reset,</span><br><span class="line">                data_bus_in,</span><br><span class="line">                cnt_out</span><br><span class="line">                );</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span>        clock, reset;</span><br><span class="line"><span class="keyword">input</span>  [<span class="number">7</span>:<span class="number">0</span>] data_bus_in;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] cnt_out;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>    [<span class="number">7</span>:<span class="number">0</span>] cnt_out;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clock <span class="keyword">or</span> <span class="keyword">posedge</span> reset)</span><br><span class="line">    <span class="keyword">if</span> (reset)</span><br><span class="line">        cnt_out &lt;= <span class="number">8'b00000000</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        cnt_out &lt;= data_bus_in + <span class="number">1</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p></p><p></p><figure class="highlight verilog"><figcaption><span>decode.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">三态实例中调用的子模块</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> decode (clock, reset, data_bus_in, addr_bus, data_bus_out);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span>        clock, reset;</span><br><span class="line"><span class="keyword">input</span>  [<span class="number">7</span>:<span class="number">0</span>] data_bus_in;</span><br><span class="line"><span class="keyword">input</span>  [<span class="number">7</span>:<span class="number">0</span>] addr_bus;</span><br><span class="line"></span><br><span class="line"><span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] data_bus_out;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>    [<span class="number">7</span>:<span class="number">0</span>] data_bus_out;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clock <span class="keyword">or</span> <span class="keyword">posedge</span> reset)</span><br><span class="line">    <span class="keyword">if</span> (reset)</span><br><span class="line">        data_bus_out &lt;= <span class="number">8'b00000000</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="keyword">case</span> (addr_bus)</span><br><span class="line">            <span class="number">8</span>'b <span class="number">11110000</span>: data_bus_out &lt;= <span class="number">8'b00001111</span>;</span><br><span class="line">            <span class="number">8</span>'b <span class="number">00001111</span>: data_bus_out &lt;= <span class="number">8'b11110000</span>;</span><br><span class="line">            <span class="number">8</span>'b <span class="number">10100000</span>: data_bus_out &lt;= <span class="number">8'b11111111</span>;</span><br><span class="line">            <span class="keyword">default</span>:      data_bus_out &lt;= data_bus_in;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p></p></li></ol><h2 id="mux-建模">3.5. mux 建模</h2><p>mux 也是一种组合逻辑电路，它的常用建模方式也有两种：对于简单的 mux，可以直接用 <code>assign</code> 和 <code>?</code> 表达式建模，对于复杂的 mux，则需要使用 <code>always</code> 和 <code>if ... else</code>、<code>case</code> 等条件判断语句建模。</p><ol type="1"><li><p><strong>简单的 mux 用 <code>?</code> 表达式建模。信号被定义为 <code>wire</code> 型，<code>?</code> 表达式的判断条件是的选择端。</strong></p><p></p><figure class="highlight verilog"><figcaption><span>mux.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">使用"?"表达式描述一个 2 选 1 的 mux。</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> mux (en, a, b, mux_out);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span>        en;</span><br><span class="line"><span class="keyword">input</span>        a, b;</span><br><span class="line"><span class="keyword">output</span>       mux_out;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">wire</span> mux_out;</span><br><span class="line"><span class="keyword">assign</span> mux_out = (en)? a : b;</span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p></p></li><li><p><strong>复杂的 mux 用 <code>case</code> 或嵌套的 <code>if ... else</code> 建模。信号被定义为 <code>reg</code> 型，每个<code>case</code> 或 <code>if ... else</code> 的条件分支即一路 mux 的选择输出。</strong></p><p></p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">使用 case 描述一个 4 选 1 的 mux。</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// mux2.v</span></span><br><span class="line"><span class="keyword">module</span> mux2 (en, a, b, c, d, mux_out);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span>  [<span class="number">1</span>:<span class="number">0</span>] en;</span><br><span class="line"><span class="keyword">input</span>        a, b, c, d;</span><br><span class="line"><span class="keyword">output</span>       mux_out;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">reg</span> mux_out;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(en <span class="keyword">or</span> a <span class="keyword">or</span> b <span class="keyword">or</span> c <span class="keyword">or</span> d)</span><br><span class="line">    <span class="keyword">case</span>(en)</span><br><span class="line">        <span class="number">2'b00</span>:  mux_out = a;</span><br><span class="line">        <span class="number">2'b01</span>:  mux_out = b;</span><br><span class="line">        <span class="number">2'b10</span>:  mux_out = c;</span><br><span class="line">        <span class="number">2'b11</span>:  mux_out = d;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p></p></li></ol><h2 id="存储器建模">3.6. 存储器建模</h2><p>逻辑电路设计经常使用一些单口 RAM，双口 RAM 和 ROM 等存储器。Verilog 语法中基本的存储单元定义格式为：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [dataWidth] MemoryName [addressWidth];</span><br></pre></td></tr></tbody></table></figure><p>例如，定义一个数据位宽为 8bit，地址为 63 位的 RAM8x64，则可定义为：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] RAM8x64 [<span class="number">0</span>:<span class="number">63</span>];</span><br></pre></td></tr></tbody></table></figure><p>在使用存储单元时，不能直接操作存储器的某地址的某位，如想取地址为 <code>32</code> 的第 2 位和高两位，但是这两种描述都是错误的。</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">RAM8x64 [<span class="number">32</span>][<span class="number">2</span>]</span><br><span class="line">RAM8x64 [<span class="number">32</span>][<span class="number">6</span>:<span class="number">7</span>]</span><br></pre></td></tr></tbody></table></figure><p>正确的操作方法是：<strong>先将存储单元赋值给某个寄存器，然后再对该寄存器的某位进行相关操作</strong>。如下例所示。</p><figure class="highlight verilog"><figcaption><span>ram_basic.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">一个简单的 8 位宽, 64 位地址 RAM 的读/写电路，读的时候，先将 RAM8x64 某地址的数</span></span><br><span class="line"><span class="comment">据读到 mem_data 寄存器，然后就可以对寄存器的任意位进行相关操作。</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> ram_basic (clk, CS, WR, addr, data_in, data_out, en);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span>         clk;</span><br><span class="line"><span class="keyword">input</span>         CS;           <span class="comment">// CS = 1, RAM enable</span></span><br><span class="line"><span class="keyword">input</span>         WR;           <span class="comment">// WR =1 then WRite enable; WR = 0 then read enable</span></span><br><span class="line"><span class="keyword">input</span>         en;           <span class="comment">// data_out enable, convert the data sequency</span></span><br><span class="line"><span class="keyword">input</span>  [<span class="number">5</span>:<span class="number">0</span>]  addr;</span><br><span class="line"><span class="keyword">input</span>  [<span class="number">7</span>:<span class="number">0</span>]  data_in;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>]  data_out;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] RAM8x64 [<span class="number">0</span>:<span class="number">63</span>];</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] mem_data;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line">    <span class="keyword">if</span> (WR &amp;&amp; CS)           <span class="comment">// write</span></span><br><span class="line">        RAM8x64 [addr] &lt;= data_in [<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (~WR &amp;&amp; CS)     <span class="comment">// read</span></span><br><span class="line">        mem_data &lt;= RAM8x64 [addr];</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> data_out = (en)? mem_data[<span class="number">7</span>:<span class="number">0</span>] : {~mem_data[<span class="number">7</span>], mem_data[<span class="number">6</span>:<span class="number">0</span>]};</span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>上面讲解的仅仅是 Verilog 语法建模存储单元的一般方法。而对于 PLD 设计、由于几乎所有的 FPGA 都内嵌有 RAM 资源，则<strong>并不推荐使用 Verilog 直接建模 RAM</strong>。FPGA 内嵌的 RAM 资源大致分为两类：块 RAM（Block RAM）资源和分布式 RAM 资源（Distributed RAM，是一种基于特殊底层逻辑单元，通过查找表和触发器实现的 RAM 结构）。PLD中使用存储结构的基本方法有两大类：</p><ul><li><p>第一种方法是：通过器件商的开发平台中内嵌的 <strong>IP 生成器</strong>，在图形化界面中直接选择存储器类型（如双口 RAM、单口 RAM、ROM、分布式 RAM 等），配置存储器参数，生产相应 IP，然后在用户逻辑中直接调用该 IP 即可。<strong>这种设计方法是 PLD 设计中推荐的方法</strong>，因为器件商最了解 PLD 的底层硬件结构，通过 IP 生成器，可以自动地选择使用 PLD 内嵌的 RAM 资源，并生成存储器的粘合逻辑（glue logic），方便、高效、可靠。</p></li><li><p>第二种方法是：直接根据上面的描述用 Verilog 语言建模存储器，由综合器根据代码描述类推并优化存储器结构，调用器件内嵌的硬件存储器资源。这种方法有两个问题：第一是要清晰合理地在代码中描述存储器，有一定的设计难度；第二是最终实现结果在很大的程度上取决于综合器的类推算法，有一定的不确定性。这种方法经常使用在两个场合；第一是 PLD 本身没有块 RAM 或分布式 RAM 等专用存储单元（如 CPLD 等）；第二是用户非常熟悉综合器的类推算法，并能通过综合器的相关约束属性指定所需使用的底层硬件 RAM 资源。</p></li></ul><h2 id="简单的时钟分频电路">3.7. 简单的时钟分频电路</h2><p>时钟电路是 PLD 设计的核心。<a href="https://josh-gao.top/posts/53b8b42e.html">Part 5——RTL 设计与编码指导</a>中介绍了同步时序电路的相关知识，并介绍了如何处理一些常用时钟电路设计。</p><p>对于 PLD 设计而言，由于大多数 PLD（特别是FPGA）都内嵌有专用 PLL/DLL 模块，通过这些内嵌的 PLL 或 DLL，可以实现灵活的分频/倍频（一般可实现小数分频倍频）、移相等调整与运算。所以这类 PLD 设计时钟电路的方法如上小节一样，都推荐使用器件商的开发平台中内嵌的 IP 生成器，在图形化界面中直接配置 PLL/DLL 的参数，生产相应的 IP，然后在用户逻辑中直接调用该 IP 即可。</p><p>这里介绍的一般时钟分频电路建模方法，适用于没有上述内嵌 PLL/DLL 时钟电路（如 CPLD、ASIC 设计等），或内嵌 PLL/DLL 资源不能满足所需时钟关系时的一些处理方法。</p><p>一般来说，PLD 中的<strong>主要时钟处理为分频和移相</strong>。偶数分频十分简单，只需用高速时钟做一个同小计数器，然后在相应的位抽头即可。奇数分频电路相对复杂一些。移相的基本方法是通过高速时钟调整相位，或者通过时钟反向调整相位。</p><ol type="1"><li><p><strong>偶数分频 + 相位控制</strong></p><p></p><figure class="highlight verilog"><figcaption><span>clk_div_phase.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">将一个 200kHz 时钟做 2 分频、4 分频、8 分频, 要求分频后的 3 个时钟同相, 而且</span></span><br><span class="line"><span class="comment">与源时钟近似同相。在这个设计中, 因为输入时钟速率很低, 仅有 200kHz, 而一般</span></span><br><span class="line"><span class="comment">PLD 内嵌的 PLL的输入频率下限都在 MHz 级，所以无法使用 PLL 完成分频与相位调整</span></span><br><span class="line"><span class="comment">要求。另外对于低速时钟的分频，使用计数器既能满足时序要求，也比较节约器件资源。</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> clk_div_phase (rst, clk_200K, clk_100K, clk_50K, clk_25K);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span>        clk_200K;</span><br><span class="line"><span class="keyword">input</span>        rst;</span><br><span class="line"><span class="keyword">output</span>       clk_100K, clk_50K, clk_25K;</span><br><span class="line"><span class="keyword">wire</span>         clk_100K, clk_50K, clk_25K;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] cnt;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk_200K <span class="keyword">or</span> <span class="keyword">negedge</span> rst)</span><br><span class="line">    <span class="keyword">if</span> (!rst)</span><br><span class="line">        cnt &lt;= <span class="number">3'b000</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        cnt &lt;= cnt + <span class="number">1</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> clk_100K = ~cnt [<span class="number">0</span>];</span><br><span class="line"><span class="keyword">assign</span> clk_50K  = ~cnt [<span class="number">1</span>];</span><br><span class="line"><span class="keyword">assign</span> clk_25K  = ~cnt [<span class="number">2</span>];</span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p></p><p>这个设计的<strong>难点在于如何调整所有时钟的相位关系</strong>。本例巧妙地<strong><mark class="label primary">通过对计数器每个 bit 的反向，完成了所有分频后时钟的相位调整，保证了3个分频后时钟的相位严格同相</mark></strong>。对硬件结构比较清晰则会发现，这 3 个派生时钟与源时钟相比有一个非常小的相位差，<strong>这个相位差是由寄存器的固有 <span class="math inline"><em>T</em><sub>co</sub></span>（延迟）和计数器累加的组合逻辑造成的</strong>，一般来说在 PLD 中寄存器固有 <span class="math inline"><em>T</em><sub>co</sub></span> 的典型值为 1~2ns，而简单的加法运算的组合逻辑门延迟也约为 ns 级，这两个延迟的总和与时钟周期相比微乎其微。如果忽略这个 ns 级的延迟，则通过每个分频时钟的反向，使 3 个分频时钟与源时钟同相，也就是说这 4 个时钟有共同的上升沿。</p></li><li><p><strong>奇数分频</strong></p><p></p><figure class="highlight verilog"><figcaption><span>clk_3div.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">对源时钟做 3 分频, 要求 3 分频时钟占空比为50％。</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> clk_3div (clk, reset, clk_out);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span>       clk, reset;</span><br><span class="line"><span class="keyword">output</span>      clk_out;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>]   state;</span><br><span class="line"><span class="keyword">reg</span>         clk1;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> reset)</span><br><span class="line">    <span class="keyword">if</span>(!reset)</span><br><span class="line">        state &lt;= <span class="number">2'b00</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="keyword">case</span>(state)</span><br><span class="line">            <span class="number">2'b00</span>:  state &lt;=  <span class="number">2'b01</span>;</span><br><span class="line">            <span class="number">2'b01</span>:  state &lt;=  <span class="number">2'b11</span>;</span><br><span class="line">            <span class="number">2'b11</span>:  state &lt;=  <span class="number">2'b00</span>;</span><br><span class="line">            <span class="keyword">default</span>:state &lt;=  <span class="number">2'b00</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">negedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> reset)</span><br><span class="line">    <span class="keyword">if</span>(!reset)</span><br><span class="line">        clk &lt;= <span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        clk1 &lt;= state[<span class="number">0</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> clk_out = state[<span class="number">0</span>] &amp; clk1;</span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p></p><p>3 分频、5 分频等奇数分频时钟可以使用 <code>case</code> 结构或简单的状态机（FSM）描述，设计<strong>难点在于如何通过组合逻辑调整分频时钟的占空比。</strong></p></li></ol><h2 id="串并转换建模">3.8. 串/并转换建模</h2><p>数据流串/并转换的实现方法多种多样，根据数据的排序和数量的要求，可以选用移位寄存器、RAM 等实现。对于<strong>数量比较小的设计可以采用移位寄存器</strong>完成串/并转换；对于<strong>排列顺序有规定的串/并转换，可以用 <code>case</code> 语句判断实现</strong>；对于<strong>复杂的串/并转换，还可以用状态机实现</strong>。</p><figure class="highlight verilog"><figcaption><span>srl2pal.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">简单的串行到并行转换, 数据排列顺序是高位在前。</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> srl2pal (clk, rst, srl_in, pal_out);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span>        clk;</span><br><span class="line"><span class="keyword">input</span>        rst;</span><br><span class="line"><span class="keyword">input</span>        srl_in;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] pal_out;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">reg</span>    [<span class="number">7</span>:<span class="number">0</span>] pal_out;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst)</span><br><span class="line">    <span class="keyword">if</span> (!rst)</span><br><span class="line">        pal_out &lt;= <span class="number">8'b0</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        pal_out &lt;= {pal_out,srl_in};</span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><h2 id="同步复位和异步复位">3.9. 同步复位和异步复位<a id="toc.3.9"></a></h2><p>复位电路是每个数字逻辑电路的最重要组成部分之一。复位的目的有两个方面：第一是仿真的时候使电路进入初始状态或者其他预知状态；第二是对于综合实现的真实电路，通过复位使电路进入初始状态或者其他预知状态。一般来说，逻辑电路的任何一个寄存器，存储器结构和其他逻辑单元都必须要附加复位逻辑以保证电路能够从错误状态中恢复，可靠地工作。</p><p><strong>常用的复位信号为低电平有效信号，在应用时外部引脚接<mark class="label primary">上拉电阻</mark>，这样能增加复位电路的抗干扰性能。</strong></p><p>复位方式大致分为两类：同步复位和异步复位。这两种复位方式各有优缺点，因而应用场合不同。</p><h3 id="同步复位">3.9.1. 同步复位</h3><p>所谓同步复位是指：当复位信号变化时，并<strong>不立即生效，只有当有效时钟沿采样到已变化的复位信号后，才对所有寄存器复位</strong>。同步复位的应用要点如下：</p><h4 id="同步复位电路建模">3.9.1.1. 同步复位电路建模</h4><ol type="1"><li><p>指定<strong>同步复位时，<code>always</code> 的敏感表中仅有时钟沿信号</strong>，仅仅当时钟沿采到同步复位的有效电平时，才会在时钟沿到达时刻进行复位操作。如果目标器件或可用库中的触发器本身包含同步复位端口，则在实现时可用直接调用同步复位端。然而很多目标器件（如 PLD）和 ASIC 库的触发器本身并不包含同步复位端口，则复位信号与输入信号组成某种组合逻辑（比如复位低电平有效，则复位与输入信号两者相与即可），然后输入至寄存器的输入端。<strong>为了提高复位电路的优先级，一般在电路描述时使用带有优先级的 <code>if ... else</code> 结构，复位电路在第一个 <code>if</code> 下描述，其他电路在 <code>else</code> 或 <code>else ... if</code> 分支中描述。</strong></p><p></p><figure class="highlight verilog"><figcaption><span>syn_rst.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">同步复位电路建模。</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> syn_rst (clk, rst_, cnt1, cnt2);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span>        clk;</span><br><span class="line"><span class="keyword">input</span>        rst_;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">4</span>:<span class="number">0</span>] cnt1 , cnt2;</span><br><span class="line"><span class="keyword">reg</span>    [<span class="number">4</span>:<span class="number">0</span>] cnt1 , cnt2;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line">    <span class="keyword">if</span> (!rst_) <span class="keyword">begin</span></span><br><span class="line">        cnt1 &lt;= <span class="number">4'b0</span>;</span><br><span class="line">        cnt2 &lt;= <span class="number">4'b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (cnt1 &lt; <span class="number">2'b11</span>)</span><br><span class="line">            cnt1 &lt;= cnt1 + <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            cnt1 &lt;= cnt1;</span><br><span class="line">        cnt2 &lt;= cnt1 - <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p></p></li><li><p>很多目标器件（如 FPGA 和 CPLD）和 ASIC 库的触发器本身并不包含同步复位端口，则同步复位会被实现为如<a href="#fig.4-4">图 4-4</a> 所示的结构。</p><p><a id="fig.4-4"></a></p><figure><img data-src="../images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-040-SynchronousReset-01.png" width="600" alt="图 4-4 同步复位实现结构示意图"><figcaption aria-hidden="true">图 4-4 同步复位实现结构示意图</figcaption></figure></li></ol><h4 id="同步复位的优点">3.9.1.2. 同步复位的优点</h4><ul><li><p>同步复位利于基于周期机制的仿真器进行仿真。</p></li><li><p>使用同步复位可以设计 100% 的同步时序电路，利于时序分析，其综合结果的频率往往较高。</p></li><li><p>同步复位仅在时钟的有效沿生效，可以<strong>有效地避免因复位电路毛刺造成的亚稳态和错误</strong>。在进行复位和释放复位信号时，都是仅当时钟沿采到复位信号电平变化时才进行相关操作，如果复位信号树的组合逻辑出现了某种毛刺，此时时钟沿采样到毛刺的概率非常低，通过时钟沿采样，可以十分有效地过滤复位电路组合逻辑产生的毛刺，增强电路稳定性。</p><div class="note info"><p>同步时序电路的概念参见 <a href="https://josh-gao.top/posts/53b8b42e.html#toc.2.1">Part 5——RTL 设计与编码指导的 2.1 同步设计原则</a>小节；亚稳态的概念参见 <a href="https://josh-gao.top/posts/53b8b42e.html#toc.2.2">Part 5——RTL 设计与编码指导的 2.2 亚稳态</a>小节。</p></div></li></ul><h4 id="同步复位的缺点">3.9.1.3. 同步复位的缺点</h4><ul><li><p>很多目标器件（如 FPGA 和 CPLD）和 ASIC 库的触发器本身并不包含同步复位端口，使用同步复位会增加更多逻辑资源。</p></li><li><p>同步复位的最大问题在于必须保证复位信号的有效时间足够长，从而才能保证所有触发器都有效地复位。由于仅当时钟沿采样到复位信号时才会进行复位操作，所以<strong>同步复位信号的持续时间起码要大于设计的最长时钟周期</strong>，以保证所有时钟的有效沿都能采样到同步复位信号。其实仅仅保证同步复位信号的持续时间大于最慢的时钟周期还是不够的，设计中<strong>还要考虑到同步复位信号树通过所有相关组合逻辑路径的延时以及由于时钟布线产生的偏斜（skew）</strong>，<strong><mark class="label primary">只有同步复位大于时钟最大周期加上同步信号穿过的组合逻辑路径延迟加上时钟偏斜时，才能保证同步复位可靠、彻底</mark></strong>。</p><p>同步复位实现结构如<a href="#fig.4-5">图 4.5</a> 所示，假设同步复位逻辑树组合逻辑的延时为 <span class="math inline"><code>t</code><code>1</code></span>，复位信号传播路径的最大延迟为 <span class="math inline"><code>t</code><code>2</code></span>，最慢时钟的周期为 <span class="math inline"><code>P</code><code>e</code><code>r</code><code>i</code><code>o</code><code>d</code><code>m</code><code>a</code><code>x</code></span>，时钟的 skew 为 <span class="math inline"><code>(</code><code>c</code><code>l</code><code>k</code><code>2</code> <code>−</code> <code>c</code><code>l</code><code>k</code><code>1</code><code>)</code></span>，则同步复位的周期 <span class="math inline"><code>T</code><code>s</code><code>y</code><code>n</code><code>_</code><code>r</code><code>s</code><code>t</code></span> 应该满足下述公式：</p><p><span class="math display"><code>T</code><code>s</code><code>y</code><code>n</code><code>_</code><code>r</code><code>s</code><code>t</code> <code>&gt;</code> <code>P</code><code>e</code><code>r</code><code>i</code><code>o</code><code>d</code><code>m</code><code>a</code><code>x</code> <code>+</code> <code>(</code><code>c</code><code>l</code><code>k</code><code>2</code> <code>−</code> <code>c</code><code>l</code><code>k</code><code>1</code><code>)</code> <code>+</code> <code>t</code><code>1</code> <code>+</code> <code>t</code><code>2</code></span></p><p><a id="fig.4-5"></a></p><figure><img data-src="../images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-050-SynchronousReset-02.png" width="800" alt="图 4-5 同步复位实现结构示意图"><figcaption aria-hidden="true">图 4-5 同步复位实现结构示意图</figcaption></figure></li></ul><h3 id="异步复位">3.9.2. 异步复位</h3><h4 id="异步复位电路建模">3.9.2.1. 异步复位电路建模</h4><ol type="1"><li><p>指定异步复位时，只需在 <code>always</code> 的敏感表中加入复位信号的有效沿即可，当复位信号有效沿到达时，无论时钟沿是否有效，复位立即发挥功能。</p><p></p><figure class="highlight verilog"><figcaption><span>asyn_rst.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">异步复位电路建模。</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> asyn_rst (clk, rst_, cnt1, cnt2);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span>        clk;</span><br><span class="line"><span class="keyword">input</span>        rst_;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">4</span>:<span class="number">0</span>] cnt1 , cnt2;</span><br><span class="line"><span class="keyword">reg</span>    [<span class="number">4</span>:<span class="number">0</span>] cnt1 , cnt2;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_)</span><br><span class="line">    <span class="keyword">if</span> (!rst_) <span class="keyword">begin</span></span><br><span class="line">        cnt1 &lt;= <span class="number">4'b0</span>;</span><br><span class="line">        cnt2 &lt;= <span class="number">4'b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (cnt1 &lt; <span class="number">2'b11</span>)</span><br><span class="line">        cnt1 &lt;= cnt1 + <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        cnt1 &lt;= cnt1;</span><br><span class="line">    cnt2 &lt;= cnt1 - <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p></p></li><li><p>大多数目标器件（如 FPGA 和 CPLD）和 ASIC 库的触发器都包含异步复位端口，异步复位会被直接接到触发器的异步复位端口。同步复位实现结构如<a href="#fig.4-6">图 4-6</a> 所示。</p></li></ol><p><a id="fig.4-6"></a></p><figure><img data-src="../images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-060-AsynchronousReset-01.png" width="500" alt="图 4-6 异步复位实现结构示意图"><figcaption aria-hidden="true">图 4-6 异步复位实现结构示意图</figcaption></figure><h4 id="异步复位的优点">3.9.2.2. 异步复位的优点</h4><ul><li><p>由于多数目标器件（如FPGA 和 CPLD）和 ASIC 库的触发器都包含异步复位端口，异步复位会节约逻辑资源。</p></li><li><p>异步复位设计简单。</p></li><li><p>对于大多数 FPGA, 都有专用的全局异步复位/置位资源（GSR, Global Set Reset），使用 GSR 资源，异步复位到达所有寄存器的偏斜（skew）最小。</p></li></ul><h4 id="异步复位的缺点">3.9.2.3. 异步复位的缺点</h4><ul><li><p>异步复位的作用和释放与时钟沿没有直接关系，在异步复位生效时问题并不明显，但是当异步复位释放时，如果异步复位信号释放时间和时钟的有效沿到达时间几乎一致，则容易造成触发器输出为<strong>亚稳态</strong>，造成逻辑错误。</p></li><li><p>另外，如果异步复位逻辑树的组合逻辑产生了<strong>毛刺</strong>，则毛刺的有效沿会使触发器误复位，造成逻辑错误。</p></li></ul><h4 id="推荐的复位电路设计方式">3.9.2.4. 推荐的复位电路设计方式</h4><ol type="1"><li><p>推荐的复位电路设计方式是<strong>异步复位，同步释放</strong>。这种方式，可以有效地继承异步复位设计简单的优势，并克服异步复位的上述风险与缺陷。</p></li><li><p>在 FPGA/CPLD 等可编程逻辑器件设计中，使用<strong>异步复位，同步释放</strong>可以节约器件资源，并获得稳定可靠地复位效果，是推荐的复位设计方式。</p></li></ol><figure class="highlight verilog"><figcaption><span>asyn_rst_syn_release.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">异步复位，同步释放电路建模。异步复位，同步释放的具体设计方法很多，关键是如何保证</span></span><br><span class="line"><span class="comment">同步地释放复位信号，本例举例的方法是在复位信号释放时，用系统时钟采样后再将复位信</span></span><br><span class="line"><span class="comment">号送到寄存器的异步复位端。</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> asyn_rst_syn_release(clk, rst_, cnt1, cnt2);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span>        clk;</span><br><span class="line"><span class="keyword">input</span>        rst_;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">4</span>:<span class="number">0</span>] cnt1 , cnt2;</span><br><span class="line"><span class="keyword">reg</span>    [<span class="number">4</span>:<span class="number">0</span>] cnt1 , cnt2;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="comment">// reset release circuit</span></span><br><span class="line"><span class="keyword">reg</span> reset_reg;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line">     reset_reg &lt;= rst_;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> reset_reg)</span><br><span class="line">    <span class="keyword">if</span> (!rst_) <span class="keyword">begin</span></span><br><span class="line">        cnt1 &lt;= <span class="number">4'b0</span>;</span><br><span class="line">        cnt2 &lt;= <span class="number">4'b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (cnt1 &lt; <span class="number">2'b11</span>)</span><br><span class="line">            cnt1 &lt;= cnt1 + <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            cnt1 &lt;= cnt1;</span><br><span class="line">        cnt2 &lt;= cnt1 - <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>上例使用时钟<strong>将外部输入的异步复位信号寄存一个节拍</strong>后，再送到触发器异步复位端口的设计方法的另一个好处在于：做 STA（静态时序分析）分析时，时序工具会自动检查同步后的异步复位信号和时钟的到达（Recovery）/撤销（Removal）时间关系，如果因布线造成的 skew 导致该到达I撤销时间不能满足，STA 工具会上报该路径，帮助设计者进一步分析问题。异步部位同步化电路如<a href="#fig.4-7">图 4-7</a> 所示。</p><p><a id="fig.4-7"></a></p><figure><img data-src="../images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-070-AsynchronousReset-02.png" width="500" alt="图 4-7 异步复位同步化"><figcaption aria-hidden="true">图 4-7 异步复位同步化</figcaption></figure><h2 id="用-case-和-if-...-else-建模">3.10. 用 <code>case</code> 和 <code>if ... else</code> 建模<a id="toc.3.10"></a></h2><p>一般来说， <code>case</code> 语句是“平行”（Balance, Parallel）的结构，即每个 <code>case</code> 分支的条件判断和执行都是并行的，没有“优先级（Prior）” 。而 <code>if ... else</code>、<code>if ... else if ...</code> 语句可以建模<strong>无优先级</strong>的判断结构，<code>if ... if ... if ...</code> 结构可以建模具<strong>有优先级</strong>的判断结构。</p><p>一般来说，<strong>建立优先级结构（优先级树）会消耗组合逻辑资源</strong>，如果非设计需要，推荐使用 <code>case</code> 或 <code>if ... else</code> 建立无优先级的判断结构。但是某些设计中，有些信号要求先到达（如：关键使能信号、选择信号等），而有些信号需要后到达（如：慢速信号、有效时间较长的信号等），此时则需要使用 <code>if ... if ...</code> 结构建立具有优先级的判断结构。</p><p>目前综合工具的优化能力越来越强，大多数情况下可以将不必要的优先级树优化掉，综合结果是否具有优先级，很大的程度上取决于综合工具的类型、综合工具的版本、目标器件（目标库）的固有硬件结构。</p><p>为了形象地理解优先级判断结构建模的问题，下面使用几个简单的例子，分别使用业界最流行的两个综合工具 Synplify Pro 和 Precision RTL 分别综合，分析其综合结果的 RTL 视图和结构视图（初学者不用关心这两个综合工具的使用方法，而需要重点观察综合结果的 RTL 视图和结构视图，分析不同语句建模的区别）。</p><figure class="highlight verilog"><figcaption><span>case1.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">casex语句建模</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> case1(a, b, c, d, sel0, sel1, sel2, sel3, z);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> a, b, c, d;</span><br><span class="line"><span class="keyword">input</span> sel0, sel1, sel2, sel3;</span><br><span class="line"><span class="keyword">output</span> z;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> z;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">always</span> @(a <span class="keyword">or</span> b <span class="keyword">or</span> c <span class="keyword">or</span> d <span class="keyword">or</span> sel0, sel1, sel2, sel3) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">casex</span> ({sel0, sel1, sel2, sel3})</span><br><span class="line">        <span class="number">4'b1xxx</span>: z = d;</span><br><span class="line">        <span class="number">4'bx1xx</span>: z = c;</span><br><span class="line">        <span class="number">4'bxx1x</span>: z = b;</span><br><span class="line">        <span class="number">4'bxxx1</span>: z = a;</span><br><span class="line">        <span class="keyword">default</span>: z = <span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><figure class="highlight verilog"><figcaption><span>single_if.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">单if语句(if ... else if ... else if ...)建模</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> single_if(a, b, c, d, sel0, sel1, sel2, sel3, z);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> a, b, c, d;</span><br><span class="line"><span class="keyword">input</span> sel0, sel1, sel2, sel3;</span><br><span class="line"><span class="keyword">output</span> z;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> z;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">always</span> @(a <span class="keyword">or</span> b <span class="keyword">or</span> c <span class="keyword">or</span> d <span class="keyword">or</span> sel0 <span class="keyword">or</span> sel1 <span class="keyword">or</span> sel2 <span class="keyword">or</span> sel3) <span class="keyword">begin</span></span><br><span class="line">    z = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">if</span> (sel3)</span><br><span class="line">        z = d;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (sel2)</span><br><span class="line">        z = c;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (sel1)</span><br><span class="line">        z = b;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (sel0)</span><br><span class="line">        z = a;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><figure class="highlight verilog"><figcaption><span>mult_if.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">多if语句(if ... if ... if ...)建模</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> mult_if(a, b, c, d, sel0, sel1, sel2, sel3, z);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> a, b, c, d;</span><br><span class="line"><span class="keyword">input</span> sel0, sel1, sel2, sel3;</span><br><span class="line"><span class="keyword">output</span> z;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> z;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">always</span> @(a <span class="keyword">or</span> b <span class="keyword">or</span> c <span class="keyword">or</span> d <span class="keyword">or</span> sel0 <span class="keyword">or</span> sel1 <span class="keyword">or</span> sel2 <span class="keyword">or</span> sel3) <span class="keyword">begin</span></span><br><span class="line">    z = <span class="number">0</span>;                <span class="comment">// must add default value</span></span><br><span class="line">    <span class="keyword">if</span> (sel0) z = a;</span><br><span class="line">    <span class="keyword">if</span> (sel1) z = b;</span><br><span class="line">    <span class="keyword">if</span> (sel2) z = c;</span><br><span class="line">    <span class="keyword">if</span> (sel3) z = d;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>上面的描述如果在 Synopsys 公司的 Design compiler 或 FPGA Compiler 等综合工具的较早版本下综合，多 <code>if</code> 语句（<code>if ... if ... if ...</code>）综合结构如<a href="#fig.4-8">图 4-8</a> 所示，而单 <code>if</code> 语句（<code>if ... else if ... else if ...</code>）和 <code>casex</code> 语句综合结构如<a href="#fig.4-9">图 4-9</a> 所示。从图中分析可以看到多 <code>if</code> 语句建模结构带有优先级，这时最后一条 <code>if</code> 语句对应的 <code>sel3</code> 和 <code>d</code> 的优先级最高；而单 <code>if</code> 语句和 <code>casex</code> 语句建模时没有建立优先级。</p><p><a id="fig.4-8"></a></p><figure><img data-src="../images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-080-MultipleIf.png" width="800" alt="图 4-8 多 if 语句 Design Compiler 综合结构视图"><figcaption aria-hidden="true">图 4-8 多 <code>if</code> 语句 Design Compiler 综合结构视图</figcaption></figure><p><a id="fig.4-9"></a></p><figure><img data-src="../images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-090-SingleIf.png" width="800" alt="图 4-9 单 if 语句和 casex 语句建模使用 Design Compiler 综合结构视图"><figcaption aria-hidden="true">图 4-9 单 <code>if</code> 语句和 <code>casex</code> 语句建模使用 Design Compiler 综合结构视图</figcaption></figure><p>但是由于综合工具的综合优化策略不同，即使对于相同的代码，其综合结果也不尽相同。为了加深理解，使用业界最流行的 PLD 综合工具 Synplify Pro 和 Precision RTL 对多 <code>if</code> 语句（<code>if ... if ... if ...</code>）、单 <code>if</code> 语句（<code>if ... else if ... else if ...</code>）和 <code>casex</code> 语句分别综合，其中多 <code>if</code> 语句的 Synplify Pro 综合结果对应的 RTL 视图和工艺结构视图分别如<a href="#fig.4-10">图 4-10</a>、<a href="#fig.4-11">图 4-11</a> 所示；多 <code>if</code> 语句的 Precision RTL 综合结果对应的 RTL 视图和工艺结构视图分别如<a href="#fig.4-12">图 4-12</a>、<a href="#fig.4-13">图 4-13</a> 所示。简单分析即可发现，这 3 种语句的 Synplify Pro 和 Precision RTL 综合结果基本一致，都没有明显的优先级结构。这是因为 Synplify Pro 和 Precision RTL 这两种综合工具为了节约硬件资源，根据其优化算法．优化掉了冗余的优先级判断结构。</p><p><a id="fig.4-10"></a></p><figure><img data-src="../images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-100-MultipleIfSynplifyProRTLView.png" width="600" alt="图 4-10 多 if 语句的 Synplify Pro 综合结果 RTL 视图"><figcaption aria-hidden="true">图 4-10 多 <code>if</code> 语句的 Synplify Pro 综合结果 RTL 视图</figcaption></figure><p><a id="fig.4-11"></a></p><figure><img data-src="../images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-110-MultipleIfSynplifyProTechView.png" width="800" alt="图 4-11 多 if 语句的 Synplify Pro 综合结果工艺结构视图"><figcaption aria-hidden="true">图 4-11 多 <code>if</code> 语句的 Synplify Pro 综合结果工艺结构视图</figcaption></figure><p><a id="fig.4-12"></a></p><figure><img data-src="../images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-120-MultipleIfPrecisionRTLRTLView.png" width="800" alt="图 4-12 多 if 语句的 Precision RTL 综合结果 RTL 视图"><figcaption aria-hidden="true">图 4-12 多 <code>if</code> 语句的 Precision RTL 综合结果 RTL 视图</figcaption></figure><p><a id="fig.4-13"></a></p><figure><img data-src="../images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-130-MultipleIfPrecisionRTLTechView.png" width="800" alt="图 4-13 多 if 语句的 Precision RTL 综合结果工艺结构视图"><figcaption aria-hidden="true">图 4-13 多 <code>if</code> 语句的 Precision RTL 综合结果工艺结构视图</figcaption></figure><p>所以，从语法上讲，多 <code>if</code> 语句（<code>if ... if ... if ...</code>）可以建模具有优先级的条件判断结构，而单 <code>if</code> 语句（<code>if ... else if ... else if ...</code>）和 <code>case</code> 语句用于建模不带优先级的条件判断。但是随着综合工具优化能力的不断增强，新型的综合工具，大多时候会自动优化掉优先级结构，以减少芯片面积，提高时序性能。条件结构的综合结果是否带有优先级不但取决于综合工具的类型和版本．还和目标器件或目标库有直接关系。</p><p>这里推荐初学者尽量使用 <code>case</code> 或单 <code>if</code> 语句（<code>if ... else if ... else if ...</code>）建模判断结构，这样不论何种综合工具， 一般情况下都不会产生不必要的优先级结构。使用单 <code>if</code> 结构．如果没有为所有的 <code>if</code> 指定默认的输出，则会生成 Latch（锁存器），如将上例代码删除 <code>z=0</code> 这一默认输出，而改为下面的描述，则会生成 Latch。使用 Synplify Pro 综合的综合结果的RTL 视图和工艺结构视图分别如<a href="#fig.4-14">图 4-14</a> 、<a href="#fig.4-15">图 4-15</a> 所示。</p><figure class="highlight verilog"><figcaption><span>mult_if.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/******************************</span></span><br><span class="line"><span class="comment">多if语句(if ... if ... if ...)建模, 未指定默认输出, 生成 Latch</span></span><br><span class="line"><span class="comment">******************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> mult_if(a, b, c, d, sel0, sel1, sel2, sel3, z);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> a, b, c, d;</span><br><span class="line"><span class="keyword">input</span> sel0, sel1, sel2, sel3;</span><br><span class="line"><span class="keyword">output</span> z;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> z;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓↓</span></span><br><span class="line"><span class="keyword">always</span> @(a <span class="keyword">or</span> b <span class="keyword">or</span> c <span class="keyword">or</span> d <span class="keyword">or</span> sel0 <span class="keyword">or</span> sel1 <span class="keyword">or</span> sel2 <span class="keyword">or</span> sel3) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (sel0) z = a;</span><br><span class="line">    <span class="keyword">if</span> (sel1) z = b;</span><br><span class="line">    <span class="keyword">if</span> (sel2) z = c;</span><br><span class="line">    <span class="keyword">if</span> (sel3) z = d;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="comment">// ↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑↑</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p><a id="fig.4-14"></a></p><figure><img data-src="../images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-140-MultipleIfSynplifyProRTLView.png" width="800" alt="图 4-14 多 if 语句无默认输出时 Synplify Pro 综合结果 RTL 视图"><figcaption aria-hidden="true">图 4-14 多 <code>if</code> 语句无默认输出时 Synplify Pro 综合结果 RTL 视图</figcaption></figure><p><a id="fig.4-15"></a></p><figure><img data-src="../images/post/2020-12-02-josh-verilog-part-4/2020-12-02-josh-verilog-part-4-150-MultipleIfSynplifyProTechView.png" width="800" alt="图 4-14 多 if 语句无默认输出时 Synplify Pro 综合结果工艺结构视图"><figcaption aria-hidden="true">图 4-14 多 <code>if</code> 语句无默认输出时 Synplify Pro 综合结果工艺结构视图</figcaption></figure><p>如果生成的 Latch 并非设计者意愿，则会造成与设计意图的偏离甚至是错误。而使用完整的 <code>if. .. else</code> 或 <code>case</code>（全译码或加有 <code>default</code> 关键字）语句，则可以有效地避免无意之中生成的 Latch 。在 <a href="https://josh-gao.top/posts/fd117896.html#toc.3.4">Part 3——描述方式和设计层次的 3.4 高级编程语句</a>中也有防止产生不必要 Latch 的相关描述，可以参考。</p><h2 id="可综合的-verilog-语法子集">3.11. 可综合的 Verilog 语法子集</h2><p>通过上节建模的感性认识，可以发现，在RTL 级建模时，使用的可综合的 Verilog 语法是整个 Verilog 语法的一个非常小的子集。其实可综合的 Verilog 常用的关键字非常有限，这恰恰体现了 Verilog 语言是硬件描述语言的本质。Verilog HDL 作为硬件描述语言，其本质在于把硬件电路流畅、合理地转换为语言形式，而使用较少的一些关键字就可以有效地将电路转换到可综合的 RTL 语言结构。</p><p>常用的RTL 语法结构列举如下：</p><ul><li>模块声明：<code>module ... endmodule</code>；</li><li>端口声明：<code>input</code>、<code>output</code>、<code>inout</code>；</li><li>信号类型： <code>wire</code>、<code>reg</code>、<code>tri</code>等， <code>integer</code> 通常用于 <code>for</code> 语句中的索引；</li><li>参数定义： <code>parameter</code>；</li><li>运算操作符：各种逻辑操作、移位操作、算术操作符，请参考<a href="https://josh-gao.top/posts/fd2ca242.html#toc.10">Part 2——Verilog 语言基础的 10. 操作数、操作符和表达式</a>部分；</li><li>比较判断： <code>case [default] endcase (casex/casez)</code>、<code>if ... else ...</code>；</li><li>连续赋值： <code>assign</code>、问号表达式；</li><li><code>always</code> 模块：建模时序和组合逻辑（敏感表为电平或 <code>posedge</code> 或 <code>negedge</code> 的沿信号）；</li><li>语法分割符： <code>begin ... end</code>；</li><li>任务定义：<code>task ... end task</code>；</li><li>循环语句： <code>for</code>。</li></ul><p>这些关键字的语法在 <a href="https://josh-gao.top/posts/fd2ca242.html">Part 2——Verilog 语言基础</a>和 <a href="https://josh-gao.top/posts/fd117896.html">Part 3——描述方式和设计层次</a> 中都有详细介绍，请参考这部分内容。</p><h1 id="小结">4. 小结</h1><p>本文首先介绍了 RTL 和综合的基本概念，然后摆脱长篇大论的理论说教模式，通过一个个具体范例，力图使初学者逐步建立起可综合 RTL 子集的概念。希望大家认真琢磨常用电路结构的建模方法，在实践中掌握 RTL 级设计的基本技巧。</p><h1 id="参考文献">参考文献</h1><p>EDA 先锋工作室. <em>轻松成为设计高手——Verilog HDL 实用精解.</em> 北京航空航天大学出版社, 2012.</p><link rel="stylesheet" href="https://fastly.jsdelivr.net/npm/markmap-toolbar@0.18.10/dist/style.css"><script src="https://fastly.jsdelivr.net/npm/d3@7"></script><script src="https://fastly.jsdelivr.net/npm/markmap-view@0.18.10"></script><script src="https://fastly.jsdelivr.net/npm/markmap-toolbar@0.18.10"></script><link rel="stylesheet" href="/css/markmap.css"><script src="/js/markmap.js"></script></div><footer class="post-footer"><div class="post-copyright"><ul><li class="post-copyright-author"><strong>本文作者： </strong>Josh Gao</li><li class="post-copyright-link"><strong>本文链接：</strong> <a href="https://josh-gao.top/posts/ecb88422.html" title="Josh&#39;s Note — Verilog&lt;br&gt;Part 4 RTL 概念与常用 RTL 建模">https://josh-gao.top/posts/ecb88422.html</a></li><li class="post-copyright-license"><strong>版权声明： </strong>本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/deed.zh" rel="noopener" target="_blank"><i class="fab fa-fw fa-creative-commons"></i>BY-NC-SA</a> 许可协议。转载请注明出处！</li></ul></div><div class="post-tags"><a href="/tags/Verilog/" rel="tag"><i class="fa fa-tag"></i> Verilog</a> <a href="/tags/HDL/" rel="tag"><i class="fa fa-tag"></i> HDL</a> <a href="/tags/%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC/" rel="tag"><i class="fa fa-tag"></i> 非阻塞赋值</a> <a href="/tags/%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC/" rel="tag"><i class="fa fa-tag"></i> 阻塞赋值</a> <a href="/tags/%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91/" rel="tag"><i class="fa fa-tag"></i> 组合逻辑</a> <a href="/tags/%E4%B8%89%E6%80%81/" rel="tag"><i class="fa fa-tag"></i> 三态</a> <a href="/tags/%E5%90%8C%E6%AD%A5%E5%A4%8D%E4%BD%8D/" rel="tag"><i class="fa fa-tag"></i> 同步复位</a> <a href="/tags/%E5%BC%82%E6%AD%A5%E5%A4%8D%E4%BD%8D/" rel="tag"><i class="fa fa-tag"></i> 异步复位</a> <a href="/tags/%E6%9D%A1%E4%BB%B6%E8%AF%AD%E5%8F%A5/" rel="tag"><i class="fa fa-tag"></i> 条件语句</a></div><div class="post-nav"><div class="post-nav-item"><a href="/posts/fd117896.html" rel="prev" title="Josh's Note — Verilog<br>Part 3 描述方式和设计层次"><i class="fa fa-angle-left"></i> Josh's Note — Verilog<br>Part 3 描述方式和设计层次</a></div><div class="post-nav-item"><a href="/posts/53b8b42e.html" rel="next" title="Josh's Note — Verilog<br>Part 5 RTL 设计与编码指导">Josh's Note — Verilog<br>Part 5 RTL 设计与编码指导 <i class="fa fa-angle-right"></i></a></div></div></footer></article></div><div class="comments gitalk-container"></div></div></main><footer class="footer"><div class="footer-inner"><div class="beian"><a href="https://beian.miit.gov.cn/" rel="noopener" target="_blank">京ICP备2022006859号-1 </a><img src="/images/misc/%E5%A4%87%E6%A1%88%E5%9B%BE%E6%A0%87.png" alt=""><a href="https://beian.mps.gov.cn/#/query/webSearch?code=11010802039063" rel="noopener" target="_blank">京公网安备11010802039063号</a></div><div class="copyright">&copy; 2020 – <span itemprop="copyrightYear">2025</span> <span class="with-love"><i class="fa fa-heart"></i> </span><span class="author" itemprop="copyrightHolder">Josh Gao</span></div><div class="wordcount"><span class="post-meta-item"><span class="post-meta-item-icon"><i class="fa fa-chart-line"></i> </span><span>站点总字数：</span> <span title="站点总字数">265k</span> </span><span class="post-meta-item"><span class="post-meta-item-icon"><i class="fa fa-coffee"></i> </span><span>站点阅读时长 &asymp;</span> <span title="站点阅读时长">16:04</span></span></div><div class="busuanzi-count"><span class="post-meta-item" id="busuanzi_container_site_uv"><span class="post-meta-item-icon"><i class="fa fa-user"></i> </span><span class="site-uv" title="总访客量"><span id="busuanzi_value_site_uv"></span> </span></span><span class="post-meta-item" id="busuanzi_container_site_pv"><span class="post-meta-item-icon"><i class="fa fa-eye"></i> </span><span class="site-pv" title="总访问量"><span id="busuanzi_value_site_pv"></span></span></span></div><div class="powered-by">由 <a href="https://hexo.io/" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.js.org/" rel="noopener" target="_blank">NexT.Gemini</a> 强力驱动</div></div></footer><div class="toggle sidebar-toggle" role="button"><span class="toggle-line"></span> <span class="toggle-line"></span> <span class="toggle-line"></span></div><div class="sidebar-dimmer"></div><div class="reading-progress-bar"></div><a role="button" class="book-mark-link book-mark-link-fixed"></a><noscript><div class="noscript-warning">Theme NexT works best with JavaScript enabled</div></noscript><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/gitalk@1.8.0/dist/gitalk.css" integrity="sha256-AJnUHL7dBv6PGaeyPQJcgQPDjt/Hn/PvYZde1iqfp8U=" crossorigin="anonymous"><script class="next-config" data-name="gitalk" type="application/json">{"enable":true,"github_id":"joshgao22","repo":"Josh-Blog-Comment","client_id":"eb4dc2ea750519598663","client_secret":"4fe0fb49aeb8fac49c609796b214a99a6df044cf","admin_user":"joshgao22","distraction_free_mode":true,"proxy":"https://cors-anywhere.azm.workers.dev/https://github.com/login/oauth/access_token","language":"en | es-ES | fr | ru | zh-CN | zh-TW","js":{"url":"https://cdn.jsdelivr.net/npm/gitalk@1.8.0/dist/gitalk.min.js","integrity":"sha256-MVK9MGD/XJaGyIghSVrONSnoXoGh3IFxLw0zfvzpxR4="},"path_md5":"099f40b8d2e71f699fa631b1eaa77b27"}</script><script src="/js/third-party/comments/gitalk.js" defer></script><script src="/live2dw/lib/L2Dwidget.min.js?094cbace49a39548bed64abff5988b05"></script><script>L2Dwidget.init({pluginRootPath:"live2dw/",pluginJsPath:"lib/",pluginModelPath:"assets/",tagMode:!1,log:!1,model:{jsonPath:"/live2dw/assets/assets/wanko.model.json"},display:{position:"right",width:200,height:250},mobile:{show:!0},react:{opacity:1}})</script></body></html>