 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : reg_file
Version: K-2015.06
Date   : Thu Sep 15 01:18:47 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: register_file_reg[14][3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[14][3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[14][3]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[14][3]/Q (DFFRQX2M)                   0.67       0.67 f
  U1374/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[14][3]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[14][3]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[14][2]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[14][2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[14][2]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[14][2]/Q (DFFRQX2M)                   0.67       0.67 f
  U1373/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[14][2]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[14][2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[14][1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[14][1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[14][1]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[14][1]/Q (DFFRQX2M)                   0.67       0.67 f
  U1372/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[14][1]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[14][1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[14][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[14][0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[14][0]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[14][0]/Q (DFFRQX2M)                   0.67       0.67 f
  U1371/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[14][0]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[14][0]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][31]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][31]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[10][31]/Q (DFFRQX2M)                  0.67       0.67 f
  U1186/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][31]/D (DFFRQX2M)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][31]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][30]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][30]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[10][30]/Q (DFFRQX2M)                  0.67       0.67 f
  U1185/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][30]/D (DFFRQX2M)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][30]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][29]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][29]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[10][29]/Q (DFFRQX2M)                  0.67       0.67 f
  U1184/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][29]/D (DFFRQX2M)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][29]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][28]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][28]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[10][28]/Q (DFFRQX2M)                  0.67       0.67 f
  U1183/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][28]/D (DFFRQX2M)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][28]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][27]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][27]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[10][27]/Q (DFFRQX2M)                  0.67       0.67 f
  U1182/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][27]/D (DFFRQX2M)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][27]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][26]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][26]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[10][26]/Q (DFFRQX2M)                  0.67       0.67 f
  U1181/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][26]/D (DFFRQX2M)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][26]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][25]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][25]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[10][25]/Q (DFFRQX2M)                  0.67       0.67 f
  U1180/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][25]/D (DFFRQX2M)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][25]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][24]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][24]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[10][24]/Q (DFFRQX2M)                  0.67       0.67 f
  U1298/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][24]/D (DFFRQX2M)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][24]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][23]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][23]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[10][23]/Q (DFFRQX2M)                  0.67       0.67 f
  U1179/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][23]/D (DFFRQX2M)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][23]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][22]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][22]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[10][22]/Q (DFFRQX2M)                  0.67       0.67 f
  U1297/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][22]/D (DFFRQX2M)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][22]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][21]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][21]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[10][21]/Q (DFFRQX2M)                  0.67       0.67 f
  U1296/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][21]/D (DFFRQX2M)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][21]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][20]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][20]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[10][20]/Q (DFFRQX2M)                  0.67       0.67 f
  U1295/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][20]/D (DFFRQX2M)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][20]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][19]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][19]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[10][19]/Q (DFFRQX2M)                  0.67       0.67 f
  U1294/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][19]/D (DFFRQX2M)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][19]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][18]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][18]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[10][18]/Q (DFFRQX2M)                  0.67       0.67 f
  U1293/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][18]/D (DFFRQX2M)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][18]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][17]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][17]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[10][17]/Q (DFFRQX2M)                  0.67       0.67 f
  U1292/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][17]/D (DFFRQX2M)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][17]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][16]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][16]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][16]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[10][16]/Q (DFFRQX2M)                  0.67       0.67 f
  U1291/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][16]/D (DFFRQX2M)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][16]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][15]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][15]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[10][15]/Q (DFFRQX2M)                  0.67       0.67 f
  U1290/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][15]/D (DFFRQX2M)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][15]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][14]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][14]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[10][14]/Q (DFFRQX2M)                  0.67       0.67 f
  U1289/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][14]/D (DFFRQX2M)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][14]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][13]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][13]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[10][13]/Q (DFFRQX2M)                  0.67       0.67 f
  U1288/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][13]/D (DFFRQX2M)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][13]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][12]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][12]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[10][12]/Q (DFFRQX2M)                  0.67       0.67 f
  U1287/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][12]/D (DFFRQX2M)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][12]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][11]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][11]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[10][11]/Q (DFFRQX2M)                  0.67       0.67 f
  U1286/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][11]/D (DFFRQX2M)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][11]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][10]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][10]/CK (DFFRQX2M)                 0.00       0.00 r
  register_file_reg[10][10]/Q (DFFRQX2M)                  0.67       0.67 f
  U1285/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][10]/D (DFFRQX2M)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][10]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][9]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][9]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[10][9]/Q (DFFRQX2M)                   0.67       0.67 f
  U1284/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][9]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][9]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][8]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][8]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[10][8]/Q (DFFRQX2M)                   0.67       0.67 f
  U1283/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][8]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][8]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][7]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][7]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[10][7]/Q (DFFRQX2M)                   0.67       0.67 f
  U1282/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][7]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][7]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][6]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][6]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][6]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[10][6]/Q (DFFRQX2M)                   0.67       0.67 f
  U1281/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][6]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][6]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][5]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[10][5]/Q (DFFRQX2M)                   0.67       0.67 f
  U1280/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][5]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][5]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][4]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][4]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][4]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[10][4]/Q (DFFRQX2M)                   0.67       0.67 f
  U1279/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][4]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][4]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][3]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[10][3]/Q (DFFRQX2M)                   0.67       0.67 f
  U1278/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][3]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][3]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][2]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][2]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[10][2]/Q (DFFRQX2M)                   0.67       0.67 f
  U1277/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][2]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][1]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[10][1]/Q (DFFRQX2M)                   0.67       0.67 f
  U1276/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][1]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[10][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[10][0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[10][0]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[10][0]/Q (DFFRQX2M)                   0.67       0.67 f
  U1275/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[10][0]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][0]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][31]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][31]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[6][31]/Q (DFFRQX2M)                   0.67       0.67 f
  U954/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[6][31]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][31]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][30]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][30]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[6][30]/Q (DFFRQX2M)                   0.67       0.67 f
  U953/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[6][30]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][30]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][29]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][29]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[6][29]/Q (DFFRQX2M)                   0.67       0.67 f
  U952/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[6][29]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][29]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][28]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][28]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[6][28]/Q (DFFRQX2M)                   0.67       0.67 f
  U951/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[6][28]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][28]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][27]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][27]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[6][27]/Q (DFFRQX2M)                   0.67       0.67 f
  U950/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[6][27]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][27]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][26]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][26]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[6][26]/Q (DFFRQX2M)                   0.67       0.67 f
  U949/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[6][26]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][26]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][25]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][25]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[6][25]/Q (DFFRQX2M)                   0.67       0.67 f
  U948/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[6][25]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][25]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][24]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][24]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[6][24]/Q (DFFRQX2M)                   0.67       0.67 f
  U1106/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][24]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][24]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][23]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][23]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[6][23]/Q (DFFRQX2M)                   0.67       0.67 f
  U947/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[6][23]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][23]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][22]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][22]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[6][22]/Q (DFFRQX2M)                   0.67       0.67 f
  U1105/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][22]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][22]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][21]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][21]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[6][21]/Q (DFFRQX2M)                   0.67       0.67 f
  U1104/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][21]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][21]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][20]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][20]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[6][20]/Q (DFFRQX2M)                   0.67       0.67 f
  U1103/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][20]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][20]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][19]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][19]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[6][19]/Q (DFFRQX2M)                   0.67       0.67 f
  U1102/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][19]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][19]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][18]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][18]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[6][18]/Q (DFFRQX2M)                   0.67       0.67 f
  U1101/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][18]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][18]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][17]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][17]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[6][17]/Q (DFFRQX2M)                   0.67       0.67 f
  U1100/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][17]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][17]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][16]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][16]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][16]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[6][16]/Q (DFFRQX2M)                   0.67       0.67 f
  U1099/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][16]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][16]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][15]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][15]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[6][15]/Q (DFFRQX2M)                   0.67       0.67 f
  U1098/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][15]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][15]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][14]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][14]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[6][14]/Q (DFFRQX2M)                   0.67       0.67 f
  U1097/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][14]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][14]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][13]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][13]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[6][13]/Q (DFFRQX2M)                   0.67       0.67 f
  U1096/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][13]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][13]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][12]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][12]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[6][12]/Q (DFFRQX2M)                   0.67       0.67 f
  U1095/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][12]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][12]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][11]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][11]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[6][11]/Q (DFFRQX2M)                   0.67       0.67 f
  U1094/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][11]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][11]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][10]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][10]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[6][10]/Q (DFFRQX2M)                   0.67       0.67 f
  U1093/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][10]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][10]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][9]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][9]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[6][9]/Q (DFFRQX2M)                    0.67       0.67 f
  U1092/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][9]/D (DFFRQX2M)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][9]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][8]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][8]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[6][8]/Q (DFFRQX2M)                    0.67       0.67 f
  U1091/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][8]/D (DFFRQX2M)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][8]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][7]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][7]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[6][7]/Q (DFFRQX2M)                    0.67       0.67 f
  U1090/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][7]/D (DFFRQX2M)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][7]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][6]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][6]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][6]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[6][6]/Q (DFFRQX2M)                    0.67       0.67 f
  U1089/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][6]/D (DFFRQX2M)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][6]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][5]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[6][5]/Q (DFFRQX2M)                    0.67       0.67 f
  U1088/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][5]/D (DFFRQX2M)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][5]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][4]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][4]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][4]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[6][4]/Q (DFFRQX2M)                    0.67       0.67 f
  U1087/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][4]/D (DFFRQX2M)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][4]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][3]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[6][3]/Q (DFFRQX2M)                    0.67       0.67 f
  U1086/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][3]/D (DFFRQX2M)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][3]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][2]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][2]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[6][2]/Q (DFFRQX2M)                    0.67       0.67 f
  U1085/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][2]/D (DFFRQX2M)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][2]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][1]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[6][1]/Q (DFFRQX2M)                    0.67       0.67 f
  U1084/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][1]/D (DFFRQX2M)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][1]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[6][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[6][0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[6][0]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[6][0]/Q (DFFRQX2M)                    0.67       0.67 f
  U1083/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[6][0]/D (DFFRQX2M)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][0]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][31]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][31]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[2][31]/Q (DFFRQX2M)                   0.67       0.67 f
  U922/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[2][31]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][31]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][30]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][30]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[2][30]/Q (DFFRQX2M)                   0.67       0.67 f
  U921/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[2][30]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][30]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][29]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][29]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[2][29]/Q (DFFRQX2M)                   0.67       0.67 f
  U920/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[2][29]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][29]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][28]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][28]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[2][28]/Q (DFFRQX2M)                   0.67       0.67 f
  U919/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[2][28]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][28]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][27]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][27]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[2][27]/Q (DFFRQX2M)                   0.67       0.67 f
  U918/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[2][27]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][27]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][26]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][26]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[2][26]/Q (DFFRQX2M)                   0.67       0.67 f
  U917/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[2][26]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][26]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][25]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][25]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[2][25]/Q (DFFRQX2M)                   0.67       0.67 f
  U916/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[2][25]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][25]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][24]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][24]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[2][24]/Q (DFFRQX2M)                   0.67       0.67 f
  U1010/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[2][24]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][24]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][23]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][23]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[2][23]/Q (DFFRQX2M)                   0.67       0.67 f
  U915/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[2][23]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][23]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][22]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][22]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[2][22]/Q (DFFRQX2M)                   0.67       0.67 f
  U1009/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[2][22]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][22]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][21]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][21]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[2][21]/Q (DFFRQX2M)                   0.67       0.67 f
  U1008/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[2][21]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][21]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][20]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][20]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[2][20]/Q (DFFRQX2M)                   0.67       0.67 f
  U1007/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[2][20]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][20]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][19]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][19]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[2][19]/Q (DFFRQX2M)                   0.67       0.67 f
  U1006/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[2][19]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][19]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][18]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][18]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[2][18]/Q (DFFRQX2M)                   0.67       0.67 f
  U1005/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[2][18]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][18]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][17]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][17]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[2][17]/Q (DFFRQX2M)                   0.67       0.67 f
  U1004/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[2][17]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][17]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][16]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][16]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][16]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[2][16]/Q (DFFRQX2M)                   0.67       0.67 f
  U1003/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[2][16]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][16]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][15]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][15]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[2][15]/Q (DFFRQX2M)                   0.67       0.67 f
  U1002/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[2][15]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][15]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][14]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][14]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[2][14]/Q (DFFRQX2M)                   0.67       0.67 f
  U1001/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[2][14]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][14]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][13]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][13]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[2][13]/Q (DFFRQX2M)                   0.67       0.67 f
  U1000/Y (OAI2BB2X1M)                                    0.50       1.16 f
  register_file_reg[2][13]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][13]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][12]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][12]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[2][12]/Q (DFFRQX2M)                   0.67       0.67 f
  U999/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[2][12]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][12]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][11]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][11]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[2][11]/Q (DFFRQX2M)                   0.67       0.67 f
  U998/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[2][11]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][11]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][10]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][10]/CK (DFFRQX2M)                  0.00       0.00 r
  register_file_reg[2][10]/Q (DFFRQX2M)                   0.67       0.67 f
  U997/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[2][10]/D (DFFRQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][10]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][9]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][9]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[2][9]/Q (DFFRQX2M)                    0.67       0.67 f
  U996/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[2][9]/D (DFFRQX2M)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][9]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][8]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][8]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[2][8]/Q (DFFRQX2M)                    0.67       0.67 f
  U995/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[2][8]/D (DFFRQX2M)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][8]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][7]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][7]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[2][7]/Q (DFFRQX2M)                    0.67       0.67 f
  U994/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[2][7]/D (DFFRQX2M)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][7]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][6]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][6]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][6]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[2][6]/Q (DFFRQX2M)                    0.67       0.67 f
  U993/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[2][6]/D (DFFRQX2M)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][6]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][5]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[2][5]/Q (DFFRQX2M)                    0.67       0.67 f
  U992/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[2][5]/D (DFFRQX2M)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][5]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][4]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][4]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][4]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[2][4]/Q (DFFRQX2M)                    0.67       0.67 f
  U991/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[2][4]/D (DFFRQX2M)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][4]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][3]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[2][3]/Q (DFFRQX2M)                    0.67       0.67 f
  U990/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[2][3]/D (DFFRQX2M)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][3]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][2]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][2]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[2][2]/Q (DFFRQX2M)                    0.67       0.67 f
  U989/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[2][2]/D (DFFRQX2M)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][2]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][1]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[2][1]/Q (DFFRQX2M)                    0.67       0.67 f
  U988/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[2][1]/D (DFFRQX2M)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][1]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: register_file_reg[2][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: register_file_reg[2][0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_reg[2][0]/CK (DFFRQX2M)                   0.00       0.00 r
  register_file_reg[2][0]/Q (DFFRQX2M)                    0.67       0.67 f
  U987/Y (OAI2BB2X1M)                                     0.50       1.16 f
  register_file_reg[2][0]/D (DFFRQX2M)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][0]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: i_address[2]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[2] (in)                        0.20      20.20 f
  U1601/Y (MX4X1M)                         0.52      20.72 r
  o_read_data_reg[5]/D (EDFFHQX2M)         0.00      20.72 r
  data arrival time                                  20.72

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[5]/CK (EDFFHQX2M)        0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -20.72
  -----------------------------------------------------------
  slack (MET)                                        20.81


  Startpoint: i_address[2]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[4]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[2] (in)                        0.20      20.20 f
  U1614/Y (INVX2M)                         0.30      20.51 r
  U1613/Y (INVX4M)                         0.43      20.94 f
  U1597/Y (MX4X1M)                         0.58      21.52 r
  o_read_data_reg[4]/D (EDFFHQX2M)         0.00      21.52 r
  data arrival time                                  21.52

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[4]/CK (EDFFHQX2M)        0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -21.52
  -----------------------------------------------------------
  slack (MET)                                        21.60


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[3] (in)                        0.37      20.37 f
  U797/Y (CLKBUFX6M)                       0.92      21.29 f
  U1609/Y (MX4X1M)                         0.73      22.02 r
  o_read_data_reg[7]/D (EDFFHQX2M)         0.00      22.02 r
  data arrival time                                  22.02

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[7]/CK (EDFFHQX2M)        0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.02
  -----------------------------------------------------------
  slack (MET)                                        22.10


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[6]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[3] (in)                        0.37      20.37 f
  U797/Y (CLKBUFX6M)                       0.92      21.29 f
  U1605/Y (MX4X1M)                         0.73      22.02 r
  o_read_data_reg[6]/D (EDFFHQX2M)         0.00      22.02 r
  data arrival time                                  22.02

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[6]/CK (EDFFHQX2M)        0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.02
  -----------------------------------------------------------
  slack (MET)                                        22.10


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[3] (in)                        0.37      20.37 f
  U797/Y (CLKBUFX6M)                       0.92      21.29 f
  U1593/Y (MX4X1M)                         0.73      22.02 r
  o_read_data_reg[3]/D (EDFFHQX2M)         0.00      22.02 r
  data arrival time                                  22.02

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[3]/CK (EDFFHQX2M)        0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.02
  -----------------------------------------------------------
  slack (MET)                                        22.10


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[3] (in)                        0.37      20.37 f
  U797/Y (CLKBUFX6M)                       0.92      21.29 f
  U1589/Y (MX4X1M)                         0.73      22.02 r
  o_read_data_reg[2]/D (EDFFHQX2M)         0.00      22.02 r
  data arrival time                                  22.02

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[2]/CK (EDFFHQX2M)        0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.02
  -----------------------------------------------------------
  slack (MET)                                        22.10


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[3] (in)                        0.37      20.37 f
  U797/Y (CLKBUFX6M)                       0.92      21.29 f
  U1585/Y (MX4X1M)                         0.73      22.02 r
  o_read_data_reg[1]/D (EDFFHQX2M)         0.00      22.02 r
  data arrival time                                  22.02

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[1]/CK (EDFFHQX2M)        0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.02
  -----------------------------------------------------------
  slack (MET)                                        22.10


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[3] (in)                        0.37      20.37 f
  U797/Y (CLKBUFX6M)                       0.92      21.29 f
  U1581/Y (MX4X1M)                         0.73      22.02 r
  o_read_data_reg[0]/D (EDFFHQX2M)         0.00      22.02 r
  data arrival time                                  22.02

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[0]/CK (EDFFHQX2M)        0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.02
  -----------------------------------------------------------
  slack (MET)                                        22.10


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[3] (in)                        0.37      20.37 f
  U826/Y (CLKBUFX8M)                       0.95      21.32 f
  U1577/Y (MX4X1M)                         0.73      22.05 r
  o_read_data_reg[31]/D (EDFFHQX2M)        0.00      22.05 r
  data arrival time                                  22.05

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[31]/CK (EDFFHQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.05
  -----------------------------------------------------------
  slack (MET)                                        22.13


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[3] (in)                        0.37      20.37 f
  U826/Y (CLKBUFX8M)                       0.95      21.32 f
  U1573/Y (MX4X1M)                         0.73      22.05 r
  o_read_data_reg[30]/D (EDFFHQX2M)        0.00      22.05 r
  data arrival time                                  22.05

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[30]/CK (EDFFHQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.05
  -----------------------------------------------------------
  slack (MET)                                        22.13


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[3] (in)                        0.37      20.37 f
  U826/Y (CLKBUFX8M)                       0.95      21.32 f
  U1569/Y (MX4X1M)                         0.73      22.05 r
  o_read_data_reg[29]/D (EDFFHQX2M)        0.00      22.05 r
  data arrival time                                  22.05

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[29]/CK (EDFFHQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.05
  -----------------------------------------------------------
  slack (MET)                                        22.13


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[3] (in)                        0.37      20.37 f
  U826/Y (CLKBUFX8M)                       0.95      21.32 f
  U1565/Y (MX4X1M)                         0.73      22.05 r
  o_read_data_reg[28]/D (EDFFHQX2M)        0.00      22.05 r
  data arrival time                                  22.05

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[28]/CK (EDFFHQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.05
  -----------------------------------------------------------
  slack (MET)                                        22.13


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[3] (in)                        0.37      20.37 f
  U826/Y (CLKBUFX8M)                       0.95      21.32 f
  U1561/Y (MX4X1M)                         0.73      22.05 r
  o_read_data_reg[27]/D (EDFFHQX2M)        0.00      22.05 r
  data arrival time                                  22.05

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[27]/CK (EDFFHQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.05
  -----------------------------------------------------------
  slack (MET)                                        22.13


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[3] (in)                        0.37      20.37 f
  U826/Y (CLKBUFX8M)                       0.95      21.32 f
  U1557/Y (MX4X1M)                         0.73      22.05 r
  o_read_data_reg[26]/D (EDFFHQX2M)        0.00      22.05 r
  data arrival time                                  22.05

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[26]/CK (EDFFHQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.05
  -----------------------------------------------------------
  slack (MET)                                        22.13


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[3] (in)                        0.37      20.37 f
  U826/Y (CLKBUFX8M)                       0.95      21.32 f
  U1553/Y (MX4X1M)                         0.73      22.05 r
  o_read_data_reg[25]/D (EDFFHQX2M)        0.00      22.05 r
  data arrival time                                  22.05

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[25]/CK (EDFFHQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.05
  -----------------------------------------------------------
  slack (MET)                                        22.13


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[3] (in)                        0.37      20.37 f
  U826/Y (CLKBUFX8M)                       0.95      21.32 f
  U1549/Y (MX4X1M)                         0.73      22.05 r
  o_read_data_reg[24]/D (EDFFHQX2M)        0.00      22.05 r
  data arrival time                                  22.05

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[24]/CK (EDFFHQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.05
  -----------------------------------------------------------
  slack (MET)                                        22.13


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[3] (in)                        0.37      20.37 f
  U826/Y (CLKBUFX8M)                       0.95      21.32 f
  U1545/Y (MX4X1M)                         0.73      22.05 r
  o_read_data_reg[23]/D (EDFFHQX2M)        0.00      22.05 r
  data arrival time                                  22.05

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[23]/CK (EDFFHQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.05
  -----------------------------------------------------------
  slack (MET)                                        22.13


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[3] (in)                        0.37      20.37 f
  U826/Y (CLKBUFX8M)                       0.95      21.32 f
  U1541/Y (MX4X1M)                         0.73      22.05 r
  o_read_data_reg[22]/D (EDFFHQX2M)        0.00      22.05 r
  data arrival time                                  22.05

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[22]/CK (EDFFHQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.05
  -----------------------------------------------------------
  slack (MET)                                        22.13


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[3] (in)                        0.37      20.37 f
  U826/Y (CLKBUFX8M)                       0.95      21.32 f
  U1537/Y (MX4X1M)                         0.73      22.05 r
  o_read_data_reg[21]/D (EDFFHQX2M)        0.00      22.05 r
  data arrival time                                  22.05

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[21]/CK (EDFFHQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.05
  -----------------------------------------------------------
  slack (MET)                                        22.13


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[3] (in)                        0.37      20.37 f
  U826/Y (CLKBUFX8M)                       0.95      21.32 f
  U1533/Y (MX4X1M)                         0.73      22.05 r
  o_read_data_reg[20]/D (EDFFHQX2M)        0.00      22.05 r
  data arrival time                                  22.05

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[20]/CK (EDFFHQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.05
  -----------------------------------------------------------
  slack (MET)                                        22.13


  Startpoint: i_address[2]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[2] (in)                        0.20      20.20 f
  U1614/Y (INVX2M)                         0.30      20.51 r
  U1613/Y (INVX4M)                         0.43      20.94 f
  U827/Y (CLKBUFX8M)                       0.99      21.93 f
  U1529/Y (MX4X1M)                         0.72      22.65 r
  o_read_data_reg[19]/D (EDFFHQX2M)        0.00      22.65 r
  data arrival time                                  22.65

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[19]/CK (EDFFHQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.65
  -----------------------------------------------------------
  slack (MET)                                        22.73


  Startpoint: i_address[2]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[2] (in)                        0.20      20.20 f
  U1614/Y (INVX2M)                         0.30      20.51 r
  U1613/Y (INVX4M)                         0.43      20.94 f
  U796/Y (CLKBUFX8M)                       0.99      21.93 f
  U1525/Y (MX4X1M)                         0.72      22.65 r
  o_read_data_reg[18]/D (EDFFHQX2M)        0.00      22.65 r
  data arrival time                                  22.65

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[18]/CK (EDFFHQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.65
  -----------------------------------------------------------
  slack (MET)                                        22.73


  Startpoint: i_address[2]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[2] (in)                        0.20      20.20 f
  U1614/Y (INVX2M)                         0.30      20.51 r
  U1613/Y (INVX4M)                         0.43      20.94 f
  U796/Y (CLKBUFX8M)                       0.99      21.93 f
  U1521/Y (MX4X1M)                         0.72      22.65 r
  o_read_data_reg[17]/D (EDFFHQX2M)        0.00      22.65 r
  data arrival time                                  22.65

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[17]/CK (EDFFHQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.65
  -----------------------------------------------------------
  slack (MET)                                        22.73


  Startpoint: i_address[2]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[16]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[2] (in)                        0.20      20.20 f
  U1614/Y (INVX2M)                         0.30      20.51 r
  U1613/Y (INVX4M)                         0.43      20.94 f
  U796/Y (CLKBUFX8M)                       0.99      21.93 f
  U1517/Y (MX4X1M)                         0.72      22.65 r
  o_read_data_reg[16]/D (EDFFHQX2M)        0.00      22.65 r
  data arrival time                                  22.65

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[16]/CK (EDFFHQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.65
  -----------------------------------------------------------
  slack (MET)                                        22.73


  Startpoint: i_address[2]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[2] (in)                        0.20      20.20 f
  U1614/Y (INVX2M)                         0.30      20.51 r
  U1613/Y (INVX4M)                         0.43      20.94 f
  U796/Y (CLKBUFX8M)                       0.99      21.93 f
  U1513/Y (MX4X1M)                         0.72      22.65 r
  o_read_data_reg[15]/D (EDFFHQX2M)        0.00      22.65 r
  data arrival time                                  22.65

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[15]/CK (EDFFHQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.65
  -----------------------------------------------------------
  slack (MET)                                        22.73


  Startpoint: i_address[2]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[2] (in)                        0.20      20.20 f
  U1614/Y (INVX2M)                         0.30      20.51 r
  U1613/Y (INVX4M)                         0.43      20.94 f
  U796/Y (CLKBUFX8M)                       0.99      21.93 f
  U1509/Y (MX4X1M)                         0.72      22.65 r
  o_read_data_reg[14]/D (EDFFHQX2M)        0.00      22.65 r
  data arrival time                                  22.65

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[14]/CK (EDFFHQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.65
  -----------------------------------------------------------
  slack (MET)                                        22.73


  Startpoint: i_address[2]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[2] (in)                        0.20      20.20 f
  U1614/Y (INVX2M)                         0.30      20.51 r
  U1613/Y (INVX4M)                         0.43      20.94 f
  U796/Y (CLKBUFX8M)                       0.99      21.93 f
  U1505/Y (MX4X1M)                         0.72      22.65 r
  o_read_data_reg[13]/D (EDFFHQX2M)        0.00      22.65 r
  data arrival time                                  22.65

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[13]/CK (EDFFHQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.65
  -----------------------------------------------------------
  slack (MET)                                        22.73


  Startpoint: i_address[2]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[2] (in)                        0.20      20.20 f
  U1614/Y (INVX2M)                         0.30      20.51 r
  U1613/Y (INVX4M)                         0.43      20.94 f
  U796/Y (CLKBUFX8M)                       0.99      21.93 f
  U1501/Y (MX4X1M)                         0.72      22.65 r
  o_read_data_reg[12]/D (EDFFHQX2M)        0.00      22.65 r
  data arrival time                                  22.65

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[12]/CK (EDFFHQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.65
  -----------------------------------------------------------
  slack (MET)                                        22.73


  Startpoint: i_address[2]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[2] (in)                        0.20      20.20 f
  U1614/Y (INVX2M)                         0.30      20.51 r
  U1613/Y (INVX4M)                         0.43      20.94 f
  U796/Y (CLKBUFX8M)                       0.99      21.93 f
  U1497/Y (MX4X1M)                         0.72      22.65 r
  o_read_data_reg[11]/D (EDFFHQX2M)        0.00      22.65 r
  data arrival time                                  22.65

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[11]/CK (EDFFHQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.65
  -----------------------------------------------------------
  slack (MET)                                        22.73


  Startpoint: i_address[2]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[2] (in)                        0.20      20.20 f
  U1614/Y (INVX2M)                         0.30      20.51 r
  U1613/Y (INVX4M)                         0.43      20.94 f
  U796/Y (CLKBUFX8M)                       0.99      21.93 f
  U1493/Y (MX4X1M)                         0.72      22.65 r
  o_read_data_reg[10]/D (EDFFHQX2M)        0.00      22.65 r
  data arrival time                                  22.65

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[10]/CK (EDFFHQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.65
  -----------------------------------------------------------
  slack (MET)                                        22.73


  Startpoint: i_address[2]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[2] (in)                        0.20      20.20 f
  U1614/Y (INVX2M)                         0.30      20.51 r
  U1613/Y (INVX4M)                         0.43      20.94 f
  U796/Y (CLKBUFX8M)                       0.99      21.93 f
  U1489/Y (MX4X1M)                         0.72      22.65 r
  o_read_data_reg[9]/D (EDFFHQX2M)         0.00      22.65 r
  data arrival time                                  22.65

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[9]/CK (EDFFHQX2M)        0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.65
  -----------------------------------------------------------
  slack (MET)                                        22.73


  Startpoint: i_address[2]
              (input port clocked by CLK)
  Endpoint: o_read_data_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  i_address[2] (in)                        0.20      20.20 f
  U1614/Y (INVX2M)                         0.30      20.51 r
  U1613/Y (INVX4M)                         0.43      20.94 f
  U796/Y (CLKBUFX8M)                       0.99      21.93 f
  U1485/Y (MX4X1M)                         0.72      22.65 r
  o_read_data_reg[8]/D (EDFFHQX2M)         0.00      22.65 r
  data arrival time                                  22.65

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  o_read_data_reg[8]/CK (EDFFHQX2M)        0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -22.65
  -----------------------------------------------------------
  slack (MET)                                        22.73


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[6][23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U831/Y (NOR2BX8M)                                       0.61      21.34 r
  U810/Y (NAND2X4M)                                       0.57      21.90 f
  U728/Y (BUFX6M)                                         0.63      22.53 f
  U947/Y (OAI2BB2X1M)                                     0.57      23.10 f
  register_file_reg[6][23]/D (DFFRQX2M)                   0.00      23.10 f
  data arrival time                                                 23.10

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][23]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       23.09


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[6][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U831/Y (NOR2BX8M)                                       0.61      21.34 r
  U810/Y (NAND2X4M)                                       0.57      21.90 f
  U728/Y (BUFX6M)                                         0.63      22.53 f
  U1104/Y (OAI2BB2X1M)                                    0.57      23.10 f
  register_file_reg[6][21]/D (DFFRQX2M)                   0.00      23.10 f
  data arrival time                                                 23.10

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][21]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       23.09


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[6][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U831/Y (NOR2BX8M)                                       0.61      21.34 r
  U810/Y (NAND2X4M)                                       0.57      21.90 f
  U728/Y (BUFX6M)                                         0.63      22.53 f
  U1103/Y (OAI2BB2X1M)                                    0.57      23.10 f
  register_file_reg[6][20]/D (DFFRQX2M)                   0.00      23.10 f
  data arrival time                                                 23.10

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][20]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       23.09


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[6][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U831/Y (NOR2BX8M)                                       0.61      21.34 r
  U810/Y (NAND2X4M)                                       0.57      21.90 f
  U728/Y (BUFX6M)                                         0.63      22.53 f
  U1101/Y (OAI2BB2X1M)                                    0.57      23.10 f
  register_file_reg[6][18]/D (DFFRQX2M)                   0.00      23.10 f
  data arrival time                                                 23.10

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][18]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       23.09


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[6][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U831/Y (NOR2BX8M)                                       0.61      21.34 r
  U810/Y (NAND2X4M)                                       0.57      21.90 f
  U728/Y (BUFX6M)                                         0.63      22.53 f
  U1100/Y (OAI2BB2X1M)                                    0.57      23.10 f
  register_file_reg[6][17]/D (DFFRQX2M)                   0.00      23.10 f
  data arrival time                                                 23.10

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[6][17]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       23.09


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U831/Y (NOR2BX8M)                                       0.61      21.34 r
  U813/Y (NAND2X4M)                                       0.57      21.90 f
  U724/Y (BUFX6M)                                         0.63      22.53 f
  U915/Y (OAI2BB2X1M)                                     0.57      23.10 f
  register_file_reg[2][23]/D (DFFRQX2M)                   0.00      23.10 f
  data arrival time                                                 23.10

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][23]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       23.09


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U831/Y (NOR2BX8M)                                       0.61      21.34 r
  U813/Y (NAND2X4M)                                       0.57      21.90 f
  U724/Y (BUFX6M)                                         0.63      22.53 f
  U1008/Y (OAI2BB2X1M)                                    0.57      23.10 f
  register_file_reg[2][21]/D (DFFRQX2M)                   0.00      23.10 f
  data arrival time                                                 23.10

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][21]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       23.09


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U831/Y (NOR2BX8M)                                       0.61      21.34 r
  U813/Y (NAND2X4M)                                       0.57      21.90 f
  U724/Y (BUFX6M)                                         0.63      22.53 f
  U1007/Y (OAI2BB2X1M)                                    0.57      23.10 f
  register_file_reg[2][20]/D (DFFRQX2M)                   0.00      23.10 f
  data arrival time                                                 23.10

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][20]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       23.09


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U831/Y (NOR2BX8M)                                       0.61      21.34 r
  U813/Y (NAND2X4M)                                       0.57      21.90 f
  U724/Y (BUFX6M)                                         0.63      22.53 f
  U1005/Y (OAI2BB2X1M)                                    0.57      23.10 f
  register_file_reg[2][18]/D (DFFRQX2M)                   0.00      23.10 f
  data arrival time                                                 23.10

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][18]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       23.09


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[2][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U831/Y (NOR2BX8M)                                       0.61      21.34 r
  U813/Y (NAND2X4M)                                       0.57      21.90 f
  U724/Y (BUFX6M)                                         0.63      22.53 f
  U1004/Y (OAI2BB2X1M)                                    0.57      23.10 f
  register_file_reg[2][17]/D (DFFRQX2M)                   0.00      23.10 f
  data arrival time                                                 23.10

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[2][17]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       23.09


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[4][23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U831/Y (NOR2BX8M)                                       0.61      21.34 r
  U808/Y (NAND2X4M)                                       0.57      21.90 f
  U726/Y (BUFX6M)                                         0.63      22.53 f
  U931/Y (OAI2BB2X1M)                                     0.57      23.10 f
  register_file_reg[4][23]/D (DFFRQX2M)                   0.00      23.10 f
  data arrival time                                                 23.10

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[4][23]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       23.09


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[4][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U831/Y (NOR2BX8M)                                       0.61      21.34 r
  U808/Y (NAND2X4M)                                       0.57      21.90 f
  U726/Y (BUFX6M)                                         0.63      22.53 f
  U1056/Y (OAI2BB2X1M)                                    0.57      23.10 f
  register_file_reg[4][21]/D (DFFRQX2M)                   0.00      23.10 f
  data arrival time                                                 23.10

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[4][21]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       23.09


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[4][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U831/Y (NOR2BX8M)                                       0.61      21.34 r
  U808/Y (NAND2X4M)                                       0.57      21.90 f
  U726/Y (BUFX6M)                                         0.63      22.53 f
  U1055/Y (OAI2BB2X1M)                                    0.57      23.10 f
  register_file_reg[4][20]/D (DFFRQX2M)                   0.00      23.10 f
  data arrival time                                                 23.10

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[4][20]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       23.09


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[4][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U831/Y (NOR2BX8M)                                       0.61      21.34 r
  U808/Y (NAND2X4M)                                       0.57      21.90 f
  U726/Y (BUFX6M)                                         0.63      22.53 f
  U1053/Y (OAI2BB2X1M)                                    0.57      23.10 f
  register_file_reg[4][18]/D (DFFRQX2M)                   0.00      23.10 f
  data arrival time                                                 23.10

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[4][18]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       23.09


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[4][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U831/Y (NOR2BX8M)                                       0.61      21.34 r
  U808/Y (NAND2X4M)                                       0.57      21.90 f
  U726/Y (BUFX6M)                                         0.63      22.53 f
  U1052/Y (OAI2BB2X1M)                                    0.57      23.10 f
  register_file_reg[4][17]/D (DFFRQX2M)                   0.00      23.10 f
  data arrival time                                                 23.10

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[4][17]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       23.09


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U831/Y (NOR2BX8M)                                       0.61      21.34 r
  U812/Y (NAND2X4M)                                       0.57      21.90 f
  U730/Y (BUFX6M)                                         0.63      22.53 f
  U1131/Y (OAI2BB2X1M)                                    0.57      23.11 f
  register_file_reg[0][23]/D (DFFRQX2M)                   0.00      23.11 f
  data arrival time                                                 23.11

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[0][23]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.11
  --------------------------------------------------------------------------
  slack (MET)                                                       23.09


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U831/Y (NOR2BX8M)                                       0.61      21.34 r
  U812/Y (NAND2X4M)                                       0.57      21.90 f
  U730/Y (BUFX6M)                                         0.63      22.53 f
  U1160/Y (OAI2BB2X1M)                                    0.57      23.11 f
  register_file_reg[0][21]/D (DFFRQX2M)                   0.00      23.11 f
  data arrival time                                                 23.11

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[0][21]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.11
  --------------------------------------------------------------------------
  slack (MET)                                                       23.09


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U831/Y (NOR2BX8M)                                       0.61      21.34 r
  U812/Y (NAND2X4M)                                       0.57      21.90 f
  U730/Y (BUFX6M)                                         0.63      22.53 f
  U1159/Y (OAI2BB2X1M)                                    0.57      23.11 f
  register_file_reg[0][20]/D (DFFRQX2M)                   0.00      23.11 f
  data arrival time                                                 23.11

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[0][20]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.11
  --------------------------------------------------------------------------
  slack (MET)                                                       23.09


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U831/Y (NOR2BX8M)                                       0.61      21.34 r
  U812/Y (NAND2X4M)                                       0.57      21.90 f
  U730/Y (BUFX6M)                                         0.63      22.53 f
  U1157/Y (OAI2BB2X1M)                                    0.57      23.11 f
  register_file_reg[0][18]/D (DFFRQX2M)                   0.00      23.11 f
  data arrival time                                                 23.11

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[0][18]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.11
  --------------------------------------------------------------------------
  slack (MET)                                                       23.09


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[0][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U831/Y (NOR2BX8M)                                       0.61      21.34 r
  U812/Y (NAND2X4M)                                       0.57      21.90 f
  U730/Y (BUFX6M)                                         0.63      22.53 f
  U1156/Y (OAI2BB2X1M)                                    0.57      23.11 f
  register_file_reg[0][17]/D (DFFRQX2M)                   0.00      23.11 f
  data arrival time                                                 23.11

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[0][17]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.11
  --------------------------------------------------------------------------
  slack (MET)                                                       23.09


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[14][23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U832/Y (NOR2BX8M)                                       0.60      21.33 r
  U822/Y (NAND2X4M)                                       0.59      21.92 f
  U761/Y (BUFX6M)                                         0.63      22.55 f
  U1211/Y (OAI2BB2X1M)                                    0.57      23.12 f
  register_file_reg[14][23]/D (DFFRQX2M)                  0.00      23.12 f
  data arrival time                                                 23.12

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[14][23]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       23.10


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[14][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U832/Y (NOR2BX8M)                                       0.60      21.33 r
  U822/Y (NAND2X4M)                                       0.59      21.92 f
  U761/Y (BUFX6M)                                         0.63      22.55 f
  U1392/Y (OAI2BB2X1M)                                    0.57      23.12 f
  register_file_reg[14][21]/D (DFFRQX2M)                  0.00      23.12 f
  data arrival time                                                 23.12

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[14][21]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       23.10


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[14][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U832/Y (NOR2BX8M)                                       0.60      21.33 r
  U822/Y (NAND2X4M)                                       0.59      21.92 f
  U761/Y (BUFX6M)                                         0.63      22.55 f
  U1391/Y (OAI2BB2X1M)                                    0.57      23.12 f
  register_file_reg[14][20]/D (DFFRQX2M)                  0.00      23.12 f
  data arrival time                                                 23.12

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[14][20]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       23.10


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[14][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U832/Y (NOR2BX8M)                                       0.60      21.33 r
  U822/Y (NAND2X4M)                                       0.59      21.92 f
  U761/Y (BUFX6M)                                         0.63      22.55 f
  U1389/Y (OAI2BB2X1M)                                    0.57      23.12 f
  register_file_reg[14][18]/D (DFFRQX2M)                  0.00      23.12 f
  data arrival time                                                 23.12

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[14][18]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       23.10


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[14][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U832/Y (NOR2BX8M)                                       0.60      21.33 r
  U822/Y (NAND2X4M)                                       0.59      21.92 f
  U761/Y (BUFX6M)                                         0.63      22.55 f
  U1388/Y (OAI2BB2X1M)                                    0.57      23.12 f
  register_file_reg[14][17]/D (DFFRQX2M)                  0.00      23.12 f
  data arrival time                                                 23.12

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[14][17]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       23.10


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[12][23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U832/Y (NOR2BX8M)                                       0.60      21.33 r
  U820/Y (NAND2X4M)                                       0.59      21.92 f
  U759/Y (BUFX6M)                                         0.63      22.55 f
  U1195/Y (OAI2BB2X1M)                                    0.57      23.12 f
  register_file_reg[12][23]/D (DFFRQX2M)                  0.00      23.12 f
  data arrival time                                                 23.12

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[12][23]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       23.10


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[12][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U832/Y (NOR2BX8M)                                       0.60      21.33 r
  U820/Y (NAND2X4M)                                       0.59      21.92 f
  U759/Y (BUFX6M)                                         0.63      22.55 f
  U1344/Y (OAI2BB2X1M)                                    0.57      23.12 f
  register_file_reg[12][21]/D (DFFRQX2M)                  0.00      23.12 f
  data arrival time                                                 23.12

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[12][21]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       23.10


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[12][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U832/Y (NOR2BX8M)                                       0.60      21.33 r
  U820/Y (NAND2X4M)                                       0.59      21.92 f
  U759/Y (BUFX6M)                                         0.63      22.55 f
  U1343/Y (OAI2BB2X1M)                                    0.57      23.12 f
  register_file_reg[12][20]/D (DFFRQX2M)                  0.00      23.12 f
  data arrival time                                                 23.12

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[12][20]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       23.10


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[12][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U832/Y (NOR2BX8M)                                       0.60      21.33 r
  U820/Y (NAND2X4M)                                       0.59      21.92 f
  U759/Y (BUFX6M)                                         0.63      22.55 f
  U1341/Y (OAI2BB2X1M)                                    0.57      23.12 f
  register_file_reg[12][18]/D (DFFRQX2M)                  0.00      23.12 f
  data arrival time                                                 23.12

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[12][18]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       23.10


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[12][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U832/Y (NOR2BX8M)                                       0.60      21.33 r
  U820/Y (NAND2X4M)                                       0.59      21.92 f
  U759/Y (BUFX6M)                                         0.63      22.55 f
  U1340/Y (OAI2BB2X1M)                                    0.57      23.12 f
  register_file_reg[12][17]/D (DFFRQX2M)                  0.00      23.12 f
  data arrival time                                                 23.12

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[12][17]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       23.10


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[10][23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U832/Y (NOR2BX8M)                                       0.60      21.33 r
  U818/Y (NAND2X4M)                                       0.59      21.92 f
  U757/Y (BUFX6M)                                         0.63      22.55 f
  U1179/Y (OAI2BB2X1M)                                    0.57      23.12 f
  register_file_reg[10][23]/D (DFFRQX2M)                  0.00      23.12 f
  data arrival time                                                 23.12

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][23]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       23.10


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[10][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U832/Y (NOR2BX8M)                                       0.60      21.33 r
  U818/Y (NAND2X4M)                                       0.59      21.92 f
  U757/Y (BUFX6M)                                         0.63      22.55 f
  U1296/Y (OAI2BB2X1M)                                    0.57      23.12 f
  register_file_reg[10][21]/D (DFFRQX2M)                  0.00      23.12 f
  data arrival time                                                 23.12

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][21]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       23.10


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[10][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U832/Y (NOR2BX8M)                                       0.60      21.33 r
  U818/Y (NAND2X4M)                                       0.59      21.92 f
  U757/Y (BUFX6M)                                         0.63      22.55 f
  U1295/Y (OAI2BB2X1M)                                    0.57      23.12 f
  register_file_reg[10][20]/D (DFFRQX2M)                  0.00      23.12 f
  data arrival time                                                 23.12

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][20]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       23.10


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[10][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U832/Y (NOR2BX8M)                                       0.60      21.33 r
  U818/Y (NAND2X4M)                                       0.59      21.92 f
  U757/Y (BUFX6M)                                         0.63      22.55 f
  U1293/Y (OAI2BB2X1M)                                    0.57      23.12 f
  register_file_reg[10][18]/D (DFFRQX2M)                  0.00      23.12 f
  data arrival time                                                 23.12

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][18]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       23.10


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[10][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U832/Y (NOR2BX8M)                                       0.60      21.33 r
  U818/Y (NAND2X4M)                                       0.59      21.92 f
  U757/Y (BUFX6M)                                         0.63      22.55 f
  U1292/Y (OAI2BB2X1M)                                    0.57      23.12 f
  register_file_reg[10][17]/D (DFFRQX2M)                  0.00      23.12 f
  data arrival time                                                 23.12

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[10][17]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       23.10


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[8][23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U832/Y (NOR2BX8M)                                       0.60      21.33 r
  U816/Y (NAND2X4M)                                       0.59      21.92 f
  U755/Y (BUFX6M)                                         0.63      22.55 f
  U1163/Y (OAI2BB2X1M)                                    0.57      23.12 f
  register_file_reg[8][23]/D (DFFRQX2M)                   0.00      23.12 f
  data arrival time                                                 23.12

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[8][23]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       23.10


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[8][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U832/Y (NOR2BX8M)                                       0.60      21.33 r
  U816/Y (NAND2X4M)                                       0.59      21.92 f
  U755/Y (BUFX6M)                                         0.63      22.55 f
  U1248/Y (OAI2BB2X1M)                                    0.57      23.12 f
  register_file_reg[8][21]/D (DFFRQX2M)                   0.00      23.12 f
  data arrival time                                                 23.12

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[8][21]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       23.10


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[8][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U832/Y (NOR2BX8M)                                       0.60      21.33 r
  U816/Y (NAND2X4M)                                       0.59      21.92 f
  U755/Y (BUFX6M)                                         0.63      22.55 f
  U1247/Y (OAI2BB2X1M)                                    0.57      23.12 f
  register_file_reg[8][20]/D (DFFRQX2M)                   0.00      23.12 f
  data arrival time                                                 23.12

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[8][20]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       23.10


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[8][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U832/Y (NOR2BX8M)                                       0.60      21.33 r
  U816/Y (NAND2X4M)                                       0.59      21.92 f
  U755/Y (BUFX6M)                                         0.63      22.55 f
  U1245/Y (OAI2BB2X1M)                                    0.57      23.12 f
  register_file_reg[8][18]/D (DFFRQX2M)                   0.00      23.12 f
  data arrival time                                                 23.12

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[8][18]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       23.10


  Startpoint: i_address[0]
              (input port clocked by CLK)
  Endpoint: register_file_reg[8][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[0] (in)                                       0.19      20.19 f
  U1615/Y (BUFX2M)                                        0.53      20.73 f
  U832/Y (NOR2BX8M)                                       0.60      21.33 r
  U816/Y (NAND2X4M)                                       0.59      21.92 f
  U755/Y (BUFX6M)                                         0.63      22.55 f
  U1244/Y (OAI2BB2X1M)                                    0.57      23.12 f
  register_file_reg[8][17]/D (DFFRQX2M)                   0.00      23.12 f
  data arrival time                                                 23.12

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[8][17]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       23.10


  Startpoint: i_address[1]
              (input port clocked by CLK)
  Endpoint: register_file_reg[13][23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[1] (in)                                       0.28      20.28 f
  U1616/Y (BUFX2M)                                        0.56      20.84 f
  U901/Y (NOR2BX8M)                                       0.61      21.45 r
  U821/Y (NAND2X4M)                                       0.56      22.02 f
  U760/Y (BUFX6M)                                         0.63      22.64 f
  U1203/Y (OAI2BB2X1M)                                    0.57      23.22 f
  register_file_reg[13][23]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[13][23]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[1]
              (input port clocked by CLK)
  Endpoint: register_file_reg[13][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[1] (in)                                       0.28      20.28 f
  U1616/Y (BUFX2M)                                        0.56      20.84 f
  U901/Y (NOR2BX8M)                                       0.61      21.45 r
  U821/Y (NAND2X4M)                                       0.56      22.02 f
  U760/Y (BUFX6M)                                         0.63      22.64 f
  U1368/Y (OAI2BB2X1M)                                    0.57      23.22 f
  register_file_reg[13][21]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[13][21]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[1]
              (input port clocked by CLK)
  Endpoint: register_file_reg[13][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[1] (in)                                       0.28      20.28 f
  U1616/Y (BUFX2M)                                        0.56      20.84 f
  U901/Y (NOR2BX8M)                                       0.61      21.45 r
  U821/Y (NAND2X4M)                                       0.56      22.02 f
  U760/Y (BUFX6M)                                         0.63      22.64 f
  U1367/Y (OAI2BB2X1M)                                    0.57      23.22 f
  register_file_reg[13][20]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[13][20]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[1]
              (input port clocked by CLK)
  Endpoint: register_file_reg[13][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[1] (in)                                       0.28      20.28 f
  U1616/Y (BUFX2M)                                        0.56      20.84 f
  U901/Y (NOR2BX8M)                                       0.61      21.45 r
  U821/Y (NAND2X4M)                                       0.56      22.02 f
  U760/Y (BUFX6M)                                         0.63      22.64 f
  U1365/Y (OAI2BB2X1M)                                    0.57      23.22 f
  register_file_reg[13][18]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[13][18]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[1]
              (input port clocked by CLK)
  Endpoint: register_file_reg[13][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[1] (in)                                       0.28      20.28 f
  U1616/Y (BUFX2M)                                        0.56      20.84 f
  U901/Y (NOR2BX8M)                                       0.61      21.45 r
  U821/Y (NAND2X4M)                                       0.56      22.02 f
  U760/Y (BUFX6M)                                         0.63      22.64 f
  U1364/Y (OAI2BB2X1M)                                    0.57      23.22 f
  register_file_reg[13][17]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[13][17]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: register_file_reg[13][31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[3] (in)                                       0.37      20.37 f
  U833/Y (AND2X2M)                                        0.49      20.86 f
  U815/Y (NOR2BX8M)                                       0.30      21.16 f
  U821/Y (NAND2X4M)                                       0.53      21.69 r
  U760/Y (BUFX6M)                                         0.93      22.61 r
  U1210/Y (OAI2BB2X1M)                                    0.60      23.22 f
  register_file_reg[13][31]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[13][31]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: register_file_reg[13][30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[3] (in)                                       0.37      20.37 f
  U833/Y (AND2X2M)                                        0.49      20.86 f
  U815/Y (NOR2BX8M)                                       0.30      21.16 f
  U821/Y (NAND2X4M)                                       0.53      21.69 r
  U760/Y (BUFX6M)                                         0.93      22.61 r
  U1209/Y (OAI2BB2X1M)                                    0.60      23.22 f
  register_file_reg[13][30]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[13][30]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: register_file_reg[13][29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[3] (in)                                       0.37      20.37 f
  U833/Y (AND2X2M)                                        0.49      20.86 f
  U815/Y (NOR2BX8M)                                       0.30      21.16 f
  U821/Y (NAND2X4M)                                       0.53      21.69 r
  U760/Y (BUFX6M)                                         0.93      22.61 r
  U1208/Y (OAI2BB2X1M)                                    0.60      23.22 f
  register_file_reg[13][29]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[13][29]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: register_file_reg[13][28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[3] (in)                                       0.37      20.37 f
  U833/Y (AND2X2M)                                        0.49      20.86 f
  U815/Y (NOR2BX8M)                                       0.30      21.16 f
  U821/Y (NAND2X4M)                                       0.53      21.69 r
  U760/Y (BUFX6M)                                         0.93      22.61 r
  U1207/Y (OAI2BB2X1M)                                    0.60      23.22 f
  register_file_reg[13][28]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[13][28]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: register_file_reg[13][27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[3] (in)                                       0.37      20.37 f
  U833/Y (AND2X2M)                                        0.49      20.86 f
  U815/Y (NOR2BX8M)                                       0.30      21.16 f
  U821/Y (NAND2X4M)                                       0.53      21.69 r
  U760/Y (BUFX6M)                                         0.93      22.61 r
  U1206/Y (OAI2BB2X1M)                                    0.60      23.22 f
  register_file_reg[13][27]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[13][27]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: register_file_reg[13][26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[3] (in)                                       0.37      20.37 f
  U833/Y (AND2X2M)                                        0.49      20.86 f
  U815/Y (NOR2BX8M)                                       0.30      21.16 f
  U821/Y (NAND2X4M)                                       0.53      21.69 r
  U760/Y (BUFX6M)                                         0.93      22.61 r
  U1205/Y (OAI2BB2X1M)                                    0.60      23.22 f
  register_file_reg[13][26]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[13][26]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: register_file_reg[13][25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[3] (in)                                       0.37      20.37 f
  U833/Y (AND2X2M)                                        0.49      20.86 f
  U815/Y (NOR2BX8M)                                       0.30      21.16 f
  U821/Y (NAND2X4M)                                       0.53      21.69 r
  U760/Y (BUFX6M)                                         0.93      22.61 r
  U1204/Y (OAI2BB2X1M)                                    0.60      23.22 f
  register_file_reg[13][25]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[13][25]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: register_file_reg[15][25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[3] (in)                                       0.37      20.37 f
  U833/Y (AND2X2M)                                        0.49      20.86 f
  U815/Y (NOR2BX8M)                                       0.30      21.16 f
  U823/Y (NAND2X4M)                                       0.53      21.69 r
  U762/Y (BUFX6M)                                         0.93      22.61 r
  U1220/Y (OAI2BB2X1M)                                    0.60      23.22 f
  register_file_reg[15][25]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[15][25]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: register_file_reg[15][23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[3] (in)                                       0.37      20.37 f
  U833/Y (AND2X2M)                                        0.49      20.86 f
  U815/Y (NOR2BX8M)                                       0.30      21.16 f
  U823/Y (NAND2X4M)                                       0.53      21.69 r
  U762/Y (BUFX6M)                                         0.93      22.61 r
  U1219/Y (OAI2BB2X1M)                                    0.60      23.22 f
  register_file_reg[15][23]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[15][23]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: register_file_reg[14][31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[3] (in)                                       0.37      20.37 f
  U833/Y (AND2X2M)                                        0.49      20.86 f
  U832/Y (NOR2BX8M)                                       0.30      21.16 f
  U822/Y (NAND2X4M)                                       0.53      21.69 r
  U761/Y (BUFX6M)                                         0.93      22.61 r
  U1218/Y (OAI2BB2X1M)                                    0.60      23.22 f
  register_file_reg[14][31]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[14][31]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: register_file_reg[14][30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[3] (in)                                       0.37      20.37 f
  U833/Y (AND2X2M)                                        0.49      20.86 f
  U832/Y (NOR2BX8M)                                       0.30      21.16 f
  U822/Y (NAND2X4M)                                       0.53      21.69 r
  U761/Y (BUFX6M)                                         0.93      22.61 r
  U1217/Y (OAI2BB2X1M)                                    0.60      23.22 f
  register_file_reg[14][30]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[14][30]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: register_file_reg[14][29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[3] (in)                                       0.37      20.37 f
  U833/Y (AND2X2M)                                        0.49      20.86 f
  U832/Y (NOR2BX8M)                                       0.30      21.16 f
  U822/Y (NAND2X4M)                                       0.53      21.69 r
  U761/Y (BUFX6M)                                         0.93      22.61 r
  U1216/Y (OAI2BB2X1M)                                    0.60      23.22 f
  register_file_reg[14][29]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[14][29]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: register_file_reg[14][28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[3] (in)                                       0.37      20.37 f
  U833/Y (AND2X2M)                                        0.49      20.86 f
  U832/Y (NOR2BX8M)                                       0.30      21.16 f
  U822/Y (NAND2X4M)                                       0.53      21.69 r
  U761/Y (BUFX6M)                                         0.93      22.61 r
  U1215/Y (OAI2BB2X1M)                                    0.60      23.22 f
  register_file_reg[14][28]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[14][28]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: register_file_reg[14][27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[3] (in)                                       0.37      20.37 f
  U833/Y (AND2X2M)                                        0.49      20.86 f
  U832/Y (NOR2BX8M)                                       0.30      21.16 f
  U822/Y (NAND2X4M)                                       0.53      21.69 r
  U761/Y (BUFX6M)                                         0.93      22.61 r
  U1214/Y (OAI2BB2X1M)                                    0.60      23.22 f
  register_file_reg[14][27]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[14][27]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: register_file_reg[14][26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[3] (in)                                       0.37      20.37 f
  U833/Y (AND2X2M)                                        0.49      20.86 f
  U832/Y (NOR2BX8M)                                       0.30      21.16 f
  U822/Y (NAND2X4M)                                       0.53      21.69 r
  U761/Y (BUFX6M)                                         0.93      22.61 r
  U1213/Y (OAI2BB2X1M)                                    0.60      23.22 f
  register_file_reg[14][26]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[14][26]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: register_file_reg[14][25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[3] (in)                                       0.37      20.37 f
  U833/Y (AND2X2M)                                        0.49      20.86 f
  U832/Y (NOR2BX8M)                                       0.30      21.16 f
  U822/Y (NAND2X4M)                                       0.53      21.69 r
  U761/Y (BUFX6M)                                         0.93      22.61 r
  U1212/Y (OAI2BB2X1M)                                    0.60      23.22 f
  register_file_reg[14][25]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[14][25]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: register_file_reg[12][31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[3] (in)                                       0.37      20.37 f
  U833/Y (AND2X2M)                                        0.49      20.86 f
  U832/Y (NOR2BX8M)                                       0.30      21.16 f
  U820/Y (NAND2X4M)                                       0.53      21.69 r
  U759/Y (BUFX6M)                                         0.93      22.61 r
  U1202/Y (OAI2BB2X1M)                                    0.60      23.22 f
  register_file_reg[12][31]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[12][31]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: register_file_reg[12][30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[3] (in)                                       0.37      20.37 f
  U833/Y (AND2X2M)                                        0.49      20.86 f
  U832/Y (NOR2BX8M)                                       0.30      21.16 f
  U820/Y (NAND2X4M)                                       0.53      21.69 r
  U759/Y (BUFX6M)                                         0.93      22.61 r
  U1201/Y (OAI2BB2X1M)                                    0.60      23.22 f
  register_file_reg[12][30]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[12][30]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: register_file_reg[12][29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[3] (in)                                       0.37      20.37 f
  U833/Y (AND2X2M)                                        0.49      20.86 f
  U832/Y (NOR2BX8M)                                       0.30      21.16 f
  U820/Y (NAND2X4M)                                       0.53      21.69 r
  U759/Y (BUFX6M)                                         0.93      22.61 r
  U1200/Y (OAI2BB2X1M)                                    0.60      23.22 f
  register_file_reg[12][29]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[12][29]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: register_file_reg[12][28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[3] (in)                                       0.37      20.37 f
  U833/Y (AND2X2M)                                        0.49      20.86 f
  U832/Y (NOR2BX8M)                                       0.30      21.16 f
  U820/Y (NAND2X4M)                                       0.53      21.69 r
  U759/Y (BUFX6M)                                         0.93      22.61 r
  U1199/Y (OAI2BB2X1M)                                    0.60      23.22 f
  register_file_reg[12][28]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[12][28]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: register_file_reg[12][27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[3] (in)                                       0.37      20.37 f
  U833/Y (AND2X2M)                                        0.49      20.86 f
  U832/Y (NOR2BX8M)                                       0.30      21.16 f
  U820/Y (NAND2X4M)                                       0.53      21.69 r
  U759/Y (BUFX6M)                                         0.93      22.61 r
  U1198/Y (OAI2BB2X1M)                                    0.60      23.22 f
  register_file_reg[12][27]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[12][27]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: register_file_reg[12][26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[3] (in)                                       0.37      20.37 f
  U833/Y (AND2X2M)                                        0.49      20.86 f
  U832/Y (NOR2BX8M)                                       0.30      21.16 f
  U820/Y (NAND2X4M)                                       0.53      21.69 r
  U759/Y (BUFX6M)                                         0.93      22.61 r
  U1197/Y (OAI2BB2X1M)                                    0.60      23.22 f
  register_file_reg[12][26]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[12][26]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: i_address[3]
              (input port clocked by CLK)
  Endpoint: register_file_reg[12][25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  i_address[3] (in)                                       0.37      20.37 f
  U833/Y (AND2X2M)                                        0.49      20.86 f
  U832/Y (NOR2BX8M)                                       0.30      21.16 f
  U820/Y (NAND2X4M)                                       0.53      21.69 r
  U759/Y (BUFX6M)                                         0.93      22.61 r
  U1196/Y (OAI2BB2X1M)                                    0.60      23.22 f
  register_file_reg[12][25]/D (DFFRQX2M)                  0.00      23.22 f
  data arrival time                                                 23.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file_reg[12][25]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -23.22
  --------------------------------------------------------------------------
  slack (MET)                                                       23.20


  Startpoint: o_read_data_reg[31]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[31]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[31]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[31]/Q (EDFFHQX2M)        0.35       0.35 f
  U640/Y (INVXLM)                          0.62       0.96 r
  U641/Y (INVX8M)                          0.64       1.60 f
  o_read_data[31] (out)                    0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[30]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[30]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[30]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[30]/Q (EDFFHQX2M)        0.35       0.35 f
  U638/Y (INVXLM)                          0.62       0.96 r
  U639/Y (INVX8M)                          0.64       1.60 f
  o_read_data[30] (out)                    0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[29]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[29]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[29]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[29]/Q (EDFFHQX2M)        0.35       0.35 f
  U620/Y (INVXLM)                          0.62       0.96 r
  U621/Y (INVX8M)                          0.64       1.60 f
  o_read_data[29] (out)                    0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[28]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[28]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[28]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[28]/Q (EDFFHQX2M)        0.35       0.35 f
  U618/Y (INVXLM)                          0.62       0.96 r
  U619/Y (INVX8M)                          0.64       1.60 f
  o_read_data[28] (out)                    0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[27]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[27]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[27]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[27]/Q (EDFFHQX2M)        0.35       0.35 f
  U616/Y (INVXLM)                          0.62       0.96 r
  U617/Y (INVX8M)                          0.64       1.60 f
  o_read_data[27] (out)                    0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[26]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[26]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[26]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[26]/Q (EDFFHQX2M)        0.35       0.35 f
  U614/Y (INVXLM)                          0.62       0.96 r
  U615/Y (INVX8M)                          0.64       1.60 f
  o_read_data[26] (out)                    0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[25]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[25]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[25]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[25]/Q (EDFFHQX2M)        0.35       0.35 f
  U612/Y (INVXLM)                          0.62       0.96 r
  U613/Y (INVX8M)                          0.64       1.60 f
  o_read_data[25] (out)                    0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[24]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[24]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[24]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[24]/Q (EDFFHQX2M)        0.35       0.35 f
  U610/Y (INVXLM)                          0.62       0.96 r
  U611/Y (INVX8M)                          0.64       1.60 f
  o_read_data[24] (out)                    0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[23]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[23]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[23]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[23]/Q (EDFFHQX2M)        0.35       0.35 f
  U608/Y (INVXLM)                          0.62       0.96 r
  U609/Y (INVX8M)                          0.64       1.60 f
  o_read_data[23] (out)                    0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[22]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[22]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[22]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[22]/Q (EDFFHQX2M)        0.35       0.35 f
  U606/Y (INVXLM)                          0.62       0.96 r
  U607/Y (INVX8M)                          0.64       1.60 f
  o_read_data[22] (out)                    0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[21]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[21]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[21]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[21]/Q (EDFFHQX2M)        0.35       0.35 f
  U604/Y (INVXLM)                          0.62       0.96 r
  U605/Y (INVX8M)                          0.64       1.60 f
  o_read_data[21] (out)                    0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[20]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[20]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[20]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[20]/Q (EDFFHQX2M)        0.35       0.35 f
  U602/Y (INVXLM)                          0.62       0.96 r
  U603/Y (INVX8M)                          0.64       1.60 f
  o_read_data[20] (out)                    0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[19]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[19]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[19]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[19]/Q (EDFFHQX2M)        0.35       0.35 f
  U600/Y (INVXLM)                          0.62       0.96 r
  U601/Y (INVX8M)                          0.64       1.60 f
  o_read_data[19] (out)                    0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[18]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[18]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[18]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[18]/Q (EDFFHQX2M)        0.35       0.35 f
  U598/Y (INVXLM)                          0.62       0.96 r
  U599/Y (INVX8M)                          0.64       1.60 f
  o_read_data[18] (out)                    0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[17]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[17]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[17]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[17]/Q (EDFFHQX2M)        0.35       0.35 f
  U596/Y (INVXLM)                          0.62       0.96 r
  U597/Y (INVX8M)                          0.64       1.60 f
  o_read_data[17] (out)                    0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[16]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[16]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[16]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[16]/Q (EDFFHQX2M)        0.35       0.35 f
  U594/Y (INVXLM)                          0.62       0.96 r
  U595/Y (INVX8M)                          0.64       1.60 f
  o_read_data[16] (out)                    0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[15]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[15]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[15]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[15]/Q (EDFFHQX2M)        0.35       0.35 f
  U592/Y (INVXLM)                          0.62       0.96 r
  U593/Y (INVX8M)                          0.64       1.60 f
  o_read_data[15] (out)                    0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[14]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[14]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[14]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[14]/Q (EDFFHQX2M)        0.35       0.35 f
  U590/Y (INVXLM)                          0.62       0.96 r
  U591/Y (INVX8M)                          0.64       1.60 f
  o_read_data[14] (out)                    0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[13]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[13]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[13]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[13]/Q (EDFFHQX2M)        0.35       0.35 f
  U588/Y (INVXLM)                          0.62       0.96 r
  U589/Y (INVX8M)                          0.64       1.60 f
  o_read_data[13] (out)                    0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[12]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[12]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[12]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[12]/Q (EDFFHQX2M)        0.35       0.35 f
  U586/Y (INVXLM)                          0.62       0.96 r
  U587/Y (INVX8M)                          0.64       1.60 f
  o_read_data[12] (out)                    0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[11]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[11]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[11]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[11]/Q (EDFFHQX2M)        0.35       0.35 f
  U584/Y (INVXLM)                          0.62       0.96 r
  U585/Y (INVX8M)                          0.64       1.60 f
  o_read_data[11] (out)                    0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[10]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[10]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[10]/CK (EDFFHQX2M)       0.00       0.00 r
  o_read_data_reg[10]/Q (EDFFHQX2M)        0.35       0.35 f
  U582/Y (INVXLM)                          0.62       0.96 r
  U583/Y (INVX8M)                          0.64       1.60 f
  o_read_data[10] (out)                    0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[9]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[9]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[9]/CK (EDFFHQX2M)        0.00       0.00 r
  o_read_data_reg[9]/Q (EDFFHQX2M)         0.35       0.35 f
  U580/Y (INVXLM)                          0.62       0.96 r
  U581/Y (INVX8M)                          0.64       1.60 f
  o_read_data[9] (out)                     0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[8]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[8]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[8]/CK (EDFFHQX2M)        0.00       0.00 r
  o_read_data_reg[8]/Q (EDFFHQX2M)         0.35       0.35 f
  U578/Y (INVXLM)                          0.62       0.96 r
  U579/Y (INVX8M)                          0.64       1.60 f
  o_read_data[8] (out)                     0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[7]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[7]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[7]/CK (EDFFHQX2M)        0.00       0.00 r
  o_read_data_reg[7]/Q (EDFFHQX2M)         0.35       0.35 f
  U636/Y (INVXLM)                          0.62       0.96 r
  U637/Y (INVX8M)                          0.64       1.60 f
  o_read_data[7] (out)                     0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[6]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[6]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[6]/CK (EDFFHQX2M)        0.00       0.00 r
  o_read_data_reg[6]/Q (EDFFHQX2M)         0.35       0.35 f
  U634/Y (INVXLM)                          0.62       0.96 r
  U635/Y (INVX8M)                          0.64       1.60 f
  o_read_data[6] (out)                     0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[5]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[5]/CK (EDFFHQX2M)        0.00       0.00 r
  o_read_data_reg[5]/Q (EDFFHQX2M)         0.35       0.35 f
  U632/Y (INVXLM)                          0.62       0.96 r
  U633/Y (INVX8M)                          0.64       1.60 f
  o_read_data[5] (out)                     0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[4]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[4]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[4]/CK (EDFFHQX2M)        0.00       0.00 r
  o_read_data_reg[4]/Q (EDFFHQX2M)         0.35       0.35 f
  U630/Y (INVXLM)                          0.62       0.96 r
  U631/Y (INVX8M)                          0.64       1.60 f
  o_read_data[4] (out)                     0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[3]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[3]/CK (EDFFHQX2M)        0.00       0.00 r
  o_read_data_reg[3]/Q (EDFFHQX2M)         0.35       0.35 f
  U628/Y (INVXLM)                          0.62       0.96 r
  U629/Y (INVX8M)                          0.64       1.60 f
  o_read_data[3] (out)                     0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[2]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[2]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[2]/CK (EDFFHQX2M)        0.00       0.00 r
  o_read_data_reg[2]/Q (EDFFHQX2M)         0.35       0.35 f
  U626/Y (INVXLM)                          0.62       0.96 r
  U627/Y (INVX8M)                          0.64       1.60 f
  o_read_data[2] (out)                     0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[1]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[1]/CK (EDFFHQX2M)        0.00       0.00 r
  o_read_data_reg[1]/Q (EDFFHQX2M)         0.35       0.35 f
  U624/Y (INVXLM)                          0.62       0.96 r
  U625/Y (INVX8M)                          0.64       1.60 f
  o_read_data[1] (out)                     0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


  Startpoint: o_read_data_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: o_read_data[0]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_file           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  o_read_data_reg[0]/CK (EDFFHQX2M)        0.00       0.00 r
  o_read_data_reg[0]/Q (EDFFHQX2M)         0.35       0.35 f
  U622/Y (INVXLM)                          0.62       0.96 r
  U623/Y (INVX8M)                          0.64       1.60 f
  o_read_data[0] (out)                     0.00       1.60 f
  data arrival time                                   1.60

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                        21.50


1
