============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Feb 02 2023  10:16:35 pm
  Module:                 adder_1a
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-232 ps) Path Delay Check
     Startpoint: (R) A[0]
       Endpoint: (R) SUM[3]

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     232            
           Slack:=    -232            

Exceptions/Constraints:
  max_delay              0              del_1 

#---------------------------------------------------
# Delay Arrival    Cell      Flags   Timing Point   
#  (ps)   (ps)                                      
#---------------------------------------------------
      0       0  (arrival)   -       A[0]           
     88      88  FADDX1_RVT  -       g2/CO          
     81     169  AO21X1_RVT  -       g122/Y         
     32     202  NAND2X0_RVT -       g120/Y         
     30     232  NAND2X0_RVT -       g119/Y         
      0     232  (port)      -       SUM[3]         
#---------------------------------------------------



Path 2: VIOLATED (-229 ps) Path Delay Check
     Startpoint: (R) A[0]
       Endpoint: (F) SUM[2]

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     229            
           Slack:=    -229            

Exceptions/Constraints:
  max_delay              0              del_1 

#--------------------------------------------------
# Delay Arrival    Cell     Flags   Timing Point   
#  (ps)   (ps)                                     
#--------------------------------------------------
      0       0  (arrival)  -       A[0]           
     88      88  FADDX1_RVT -       g2/CO          
     83     171  AO21X1_RVT -       g4308__4338/Y  
     58     229  XOR3X1_RVT -       g4305__2398/Y  
      0     229  (port)     -       SUM[2]         
#--------------------------------------------------



Path 3: VIOLATED (-226 ps) Path Delay Check
     Startpoint: (R) A[0]
       Endpoint: (R) Cout

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     226            
           Slack:=    -226            

Exceptions/Constraints:
  max_delay              0              del_1 

#--------------------------------------------------
# Delay Arrival    Cell     Flags   Timing Point   
#  (ps)   (ps)                                     
#--------------------------------------------------
      0       0  (arrival)  -       A[0]           
     88      88  FADDX1_RVT -       g2/CO          
     81     169  AO21X1_RVT -       g122/Y         
     56     226  AO22X1_RVT -       g4358/Y        
      0     226  (port)     -       Cout           
#--------------------------------------------------



Path 4: VIOLATED (-163 ps) Path Delay Check
     Startpoint: (R) A[0]
       Endpoint: (F) SUM[1]

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     163            
           Slack:=    -163            

Exceptions/Constraints:
  max_delay              0              del_1 

#--------------------------------------------------
# Delay Arrival    Cell     Flags   Timing Point   
#  (ps)   (ps)                                     
#--------------------------------------------------
      0       0  (arrival)  -       A[0]           
     92      92  FADDX1_RVT -       g4311__2802/CO 
     71     163  XOR3X2_RVT -       g4362/Y        
      0     163  (port)     -       SUM[1]         
#--------------------------------------------------



Path 5: VIOLATED (-126 ps) Path Delay Check
     Startpoint: (R) A[0]
       Endpoint: (F) SUM[0]

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     126            
           Slack:=    -126            

Exceptions/Constraints:
  max_delay              0              del_1 

#--------------------------------------------------
# Delay Arrival    Cell     Flags   Timing Point   
#  (ps)   (ps)                                     
#--------------------------------------------------
      0       0  (arrival)  -       A[0]           
    126     126  FADDX1_RVT -       g4311__2802/S  
      0     126  (port)     -       SUM[0]         
#--------------------------------------------------

