
title: FPGA
date: Sun Jan 19 2020 13:39:06 GMT+0800 (CST)    
categories: baidu
---

# FPGA
size: 1.12 GB
 
 
|- 无线通信的MATLAB和FPGA实现[西瑞克斯][人民邮电出版社][448页][2009].pdf - 78.10 MB
|- 图灵 FPGA设计实战 241ҳ 11.8M 清晰书签版.pdf - 11.60 MB
|- 挑战Soc--基于Nios的SOPC设计与实践.pdf - 21.00 MB
|- 数字信号处理的FPGA实现(PDF版)2版.pdf - 8.90 MB
|- 深入浅出玩转 FPGA.pdf - 28.50 MB
|- 轻松实现高速IO串口.pdf - 4.30 MB
|- 精通Verilog.HDL语言编程.pdf - 50.90 MB
|- 精通Verilog HDL：IC设计核心技术实例详解.pdf - 55.60 MB
|- 华为_大规模逻辑设计指导书.pdf - 3.40 MB
|- 高级FPGA设计结构、实现和优化（中）.pdf - 39.40 MB
|- 高级FPGA设计结构、实现和优化(英).pdf - 6.20 MB
|- Xilinx_FPGA开发实用教程(61-120).pdf - 10.10 MB
|- Xilinx_FPGA开发实用教程(241-300).pdf - 12.20 MB
|- Xilinx_FPGA开发实用教程(181-240).pdf - 13.50 MB
|- Xilinx_FPGA开发实用教程(121-180).pdf - 12.10 MB
|- Xilinx_FPGA开发实用教程(1-60).pdf - 12.80 MB
|- Xilinx FPGA开发实用教程(541-600).pdf - 13.10 MB
|- Xilinx FPGA开发实用教程(481-540).pdf - 14.40 MB
|- Verilog数字系统设计教程(第2版).pdf - 44.00 MB
|- Verilog数字系统设计教程(第2版) (1).pdf - 44.00 MB
|- verilog黄金参考指南中文版.pdf - 511.00 kB
|- Verilog Quickstart a practical guide to simulation and synthesis in Verilog.pdf - 6.10 MB
|- Verilog HDL程序设计与实践（云创工作室）.pdf - 14.50 MB
|- Verilog Coding for Logic Synthesis.pdf - 1.30 MB
|- Rapid System Prototyping with FPGAs.pdf - 32.50 MB
|- Processor Design, System-on-Chip Computing for ASICs and FPGAs.pdf - 14.90 MB
|- NIOSII那些事儿REV7.0.pdf - 7.30 MB
|- NIOSII那些事儿-Qsys_EP4CE15_v1.1.2.pdf - 23.50 MB
|- Hardware Acceleration of EDA Algorithms.pdf - 1.30 MB
|- FPGA与SOPC设计教程：DE2实践.pdf - 43.70 MB
|- FPGA设计指南：器件、工具和流程.pdf - 20.30 MB
|- FPGA设计指南：器件、工具和流程-英文版.pdf - 4.50 MB
|- FPGA开发全攻略_下.pdf - 4.40 MB
|- FPGA开发全攻略_上.pdf - 6.70 MB
|- FPGAs WORLD CLASS DESIGNS.pdf - 4.00 MB
|- FPGA 数字电子系统设计与开发实例导航.haozip04.zip - 1.80 MB
|- FPGA 数字电子系统设计与开发实例导航.haozip02.zip - 71.80 MB
|- FPGA 数字电子系统设计与开发实例导航.haozip01.zip - 50.00 MB
|- FPGA Prototyping by VHDL Examples.pdf - 18.10 MB
|- FPGA Prototyping by Verilog Examples.pdf - 18.30 MB
|- FPGA 101.pdf - 7.50 MB
|- EDA for IC system design,verification and testing, 1st - 副本.pdf - 12.50 MB
|- Altera FPGA_CPLD设计 基础篇.pdf - 24.00 MB
|- Altera FPGA_CPLD设计 高级篇.pdf - 23.10 MB
|- Advanced_Digital_Design_with_the_Verilog_HDL-M.D.Ciletti.pdf - 43.90 MB
|- abbr_dd6c14b222b2e682c378d4fc22ea5cad.zip - 33.40 MB
|- abbr_b703c59a395f1f3182159f28bc87540e.zip - 50.00 MB
|- abbr_8fa378d9e19e4564bd0c4f5e8259e9c6.zip - 59.10 MB
|- abbr_1cea24be5394fc0cd096ecf8a3a9d016.zip - 40.60 MB

[How to download](https://bpcam.bemobtrk.com/go/2ceec3aa-1ca2-46d6-b9ff-aaa5c184517c?jno=511)