{"vcs1":{"timestamp_begin":1729760468.384836785, "rt":1.92, "ut":0.69, "st":0.34}}
{"vcselab":{"timestamp_begin":1729760470.391379290, "rt":1.62, "ut":0.30, "st":0.21}}
{"link":{"timestamp_begin":1729760472.096736563, "rt":0.39, "ut":0.15, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729760467.618175978}
{"VCS_COMP_START_TIME": 1729760467.618175978}
{"VCS_COMP_END_TIME": 1729760473.629170781}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331756}}
{"stitch_vcselab": {"peak_mem": 215224}}
