<?xml version="1.0" encoding="UTF-8"?>
<module name="vsl: group8 read_circuit schematic vl: auCdl schematic symbol">
    <scope name="Instance">
        <forward>
            <mapping dst="XI2" src="I2"/>
            <mapping dst="XI5" src="I5"/>
            <mapping dst="XI4" src="I4"/>
        </forward>
        <reverse>
            <mapping dst="I2" src="XI2"/>
            <mapping dst="I5" src="XI5"/>
            <mapping dst="I4" src="XI4"/>
        </reverse>
    </scope>
    <scope name="Net">
        <forward/>
        <reverse/>
    </scope>
    <scope name="Terminal">
        <forward/>
        <reverse/>
    </scope>
    <scope name="simInfo">
        <forward>
            <mapping dst="BL BLBar out" src="&lt;unmappedTermOrder&gt;"/>
            <mapping dst="BL BLBar out" src="&lt;termOrder&gt;"/>
        </forward>
        <reverse>
            <mapping dst="&lt;unmappedTermOrder&gt;" src="BL BLBar out"/>
        </reverse>
    </scope>
    <master_instances>
        <instance_header master="inv">
            <instance name="I5"/>
        </instance_header>
        <instance_header master="invx4">
            <instance name="I2"/>
        </instance_header>
        <instance_header master="nand">
            <instance name="I4"/>
        </instance_header>
    </master_instances>
</module>
