
 	 Check Design Report
	 -------------------- 

 Summary
 ------- 

                Name                 Total 
-------------------------------------------
Unresolved References                    2 
Empty Modules                            0 
Unloaded Port(s)                         0 
Unloaded Sequential Pin(s)              94 
Unloaded Combinational Pin(s)            0 
Assigns                                897 
Undriven Port(s)                         0 
Undriven Leaf Pin(s)                     0 
Undriven hierarchical pin(s)          2376 
Multidriven Port(s)                      0 
Multidriven Leaf Pin(s)                  0 
Multidriven hierarchical Pin(s)        274 
Multidriven unloaded net(s)              0 
Constant Port(s)                         0 
Constant Leaf Pin(s)                     0 
Constant hierarchical Pin(s)         35732 
Preserved leaf instance(s)               0 
Preserved hierarchical instance(s)       0 
Libcells with no LEF cell                0 
Physical (LEF) cells with no libcell     9 
Subdesigns with long module name         0 
Physical only instance(s)                0 
Logical only instance(s)                 0 
