Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu May 25 11:03:10 2023
| Host         : ELECTRONICA67 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mainT_control_sets_placed.rpt
| Design       : mainT
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    68 |
|    Minimum number of control sets                        |    68 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   463 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    68 |
| >= 0 to < 4        |    65 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            5 |
| No           | No                    | Yes                    |              20 |           19 |
| No           | Yes                   | No                     |              59 |           33 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              23 |           22 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+
|         Clock Signal        |        Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+
|  cont_des/dig0_s_reg[0]_C_0 |                             | cont_des/prev_state_reg_P_4 |                1 |              1 |         1.00 |
|  cont_des/dig0_s_reg[2]_C_0 |                             | cont_des/prev_state_reg_P_2 |                1 |              1 |         1.00 |
|  cont_des/dig1_s_reg[2]_C_0 |                             | cont_des/prev_state_reg_P_6 |                1 |              1 |         1.00 |
|  cont_des/dig1_s_reg[1]_C_0 |                             | cont_des/prev_state_reg_P_7 |                1 |              1 |         1.00 |
|  cont_des/dig0_s_reg[1]_C_1 |                             | cont_des/prev_state_reg_P_3 |                1 |              1 |         1.00 |
|  cont_des/dig1_s_reg[3]_C_0 |                             | cont_des/prev_state_reg_P_5 |                1 |              1 |         1.00 |
|  cont_des/dig0_s_reg[3]_C_0 |                             | cont_des/prev_state_reg_P_1 |                1 |              1 |         1.00 |
|  cont_des/dig1_s_reg[0]_C_0 |                             | cont_des/prev_state_reg_P_8 |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      |                             | sr/prev_state_reg_P_19      |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      |                             | sr/prev_state_reg_P_5       |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      |                             | sr/prev_state_reg_P         |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      |                             | sr/prev_state_reg_P_9       |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      |                             | sr/prev_state_reg_P_23      |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      |                             | sr/prev_state_reg_P_11      |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      |                             | sr/prev_state_reg_P_3       |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      |                             | sr/prev_state_reg_P_1       |                1 |              1 |         1.00 |
|  global/load_s              | global/p_2_in               | cont_des/dig1_s_reg[0]_C_0  |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      |                             | sr/prev_state_reg_P_13      |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      |                             | sr/prev_state_reg_P_17      |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      |                             | sr/prev_state_reg_P_7       |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      |                             | sr/prev_state_reg_P_21      |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      |                             | global/prev_state_reg_P_3   |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      | cont_des/count[6]_P_i_1_n_0 | sr/prev_state_reg_P_6       |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      | cont_des/count[6]_P_i_1_n_0 | sr/prev_state_reg_P_2       |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      | cont_des/count[6]_P_i_1_n_0 | sr/prev_state_reg_P_8       |                1 |              1 |         1.00 |
|  start_IBUF_BUFG            |                             | cont_des/prev_state_reg_P_0 |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      | cont_des/count[6]_P_i_1_n_0 | sr/prev_state_reg_P_12      |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      | cont_des/count[6]_P_i_1_n_0 | sr/prev_state_reg_P_0       |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      | cont_des/count[6]_P_i_1_n_0 | sr/prev_state_reg_P_14      |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      | cont_des/count[6]_P_i_1_n_0 | sr/prev_state_reg_P_4       |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      | cont_des/count[6]_P_i_1_n_0 | sr/prev_state_reg_P_10      |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      | cont_des/count[6]_P_i_1_n_0 | global/prev_state_reg_P_4   |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      | cont_des/dig1_s0            | sr/prev_state_reg_P_22      |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      | cont_des/dig1_s0            | sr/prev_state_reg_P_20      |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      | cont_des/dig1_s0            | sr/prev_state_reg_P_18      |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      | cont_des/dig1_s0            | sr/prev_state_reg_P_24      |                1 |              1 |         1.00 |
|  sr/prev_state_reg_P_6      |                             | sr/prev_state_reg_P_5       |                1 |              1 |         1.00 |
|  sr/prev_state_reg_P_2      |                             | sr/prev_state_reg_P_1       |                1 |              1 |         1.00 |
|  sr/prev_state_reg_P_22     |                             | sr/prev_state_reg_P_21      |                1 |              1 |         1.00 |
|  sr/prev_state_reg_P_8      |                             | sr/prev_state_reg_P_7       |                1 |              1 |         1.00 |
|  sr/prev_state_reg_P_20     |                             | sr/prev_state_reg_P_19      |                1 |              1 |         1.00 |
|  sr/prev_state_reg_P_12     |                             | sr/prev_state_reg_P_11      |                1 |              1 |         1.00 |
|  sr/prev_state_reg_P_18     |                             | sr/prev_state_reg_P_17      |                1 |              1 |         1.00 |
|  sr/prev_state_reg_P_0      |                             | sr/prev_state_reg_P         |                1 |              1 |         1.00 |
|  sr/prev_state_reg_P_14     |                             | sr/prev_state_reg_P_13      |                1 |              1 |         1.00 |
|  sr/prev_state_reg_P_4      |                             | sr/prev_state_reg_P_3       |                1 |              1 |         1.00 |
|  sr/prev_state_reg_P_24     |                             | sr/prev_state_reg_P_23      |                1 |              1 |         1.00 |
|  sr/prev_state_reg_P_10     |                             | sr/prev_state_reg_P_9       |                1 |              1 |         1.00 |
|  global/prev_state_reg_P_4  |                             | global/prev_state_reg_P_3   |                1 |              1 |         1.00 |
|  global/load_s              |                             | cont_des/prev_state_reg_P_4 |                1 |              1 |         1.00 |
|  global/load_s              |                             | cont_des/prev_state_reg_P_1 |                1 |              1 |         1.00 |
|  global/load_s              |                             | cont_des/prev_state_reg_P_3 |                1 |              1 |         1.00 |
|  global/load_s              |                             | cont_des/prev_state_reg_P_2 |                1 |              1 |         1.00 |
|  global/load_s              | global/p_2_in               | cont_des/dig0_s_reg[0]_C_0  |                1 |              1 |         1.00 |
|  global/load_s              | global/p_2_in               | cont_des/dig0_s_reg[2]_C_0  |                1 |              1 |         1.00 |
|  global/load_s              | global/p_2_in               | cont_des/dig1_s_reg[2]_C_0  |                1 |              1 |         1.00 |
|  global/load_s              | global/p_2_in               | cont_des/dig1_s_reg[1]_C_0  |                1 |              1 |         1.00 |
|  global/load_s              | global/p_2_in               | cont_des/dig0_s_reg[1]_C_1  |                1 |              1 |         1.00 |
|  global/load_s              | global/p_2_in               | cont_des/dig1_s_reg[3]_C_0  |                1 |              1 |         1.00 |
|  global/load_s              | global/p_2_in               | cont_des/dig0_s_reg[3]_C_0  |                1 |              1 |         1.00 |
|  clk1/CLK_o_reg_0_BUFG      |                             | sr/prev_state_reg_P_15      |                1 |              2 |         2.00 |
|  clk1/CLK_o_reg_0_BUFG      | cont_des/count[6]_P_i_1_n_0 | sr/prev_state_reg_P_16      |                1 |              2 |         2.00 |
|  sr/prev_state_reg_P_16     |                             | sr/prev_state_reg_P_15      |                2 |              2 |         1.00 |
| ~clk200k/CLK                |                             |                             |                1 |              2 |         2.00 |
|  global/w_s                 |                             |                             |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG              |                             |                             |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG              |                             | clk200k/CLKo                |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG              |                             | clk1/CLKo_0                 |                7 |             25 |         3.57 |
+-----------------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+


