5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (multi_exp4.vcd) 2 -o (multi_exp4.cdd) 2 -v (multi_exp4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 multi_exp4.v 8 28 1
2 1 1 11 120012 1 1008 0 0 1 1 d
2 2 1 11 e000e 2 100c 0 0 1 1 c
2 3 8 11 e0012 2 20128c 1 2 1 18 0 1 1 0 1 0
2 4 1 11 90009 2 100c 0 0 1 1 b
2 5 8 11 90013 2 124c 3 4 1 18 0 1 1 1 1 0
2 6 1 11 50005 0 1410 0 0 1 1 a
2 7 36 11 50013 3 e 5 6
1 b 1 10 70005 1 0 0 0 1 17 0 1 0 1 0 0
1 c 2 10 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 d 3 10 7000b 1 0 0 0 1 17 0 1 0 0 0 0
1 a 4 11 60005 1 0 0 0 1 17 1 1 0 1 0 0
4 7 11 5 f 7 7 7
3 1 main.$u0 "main.$u0" 0 multi_exp4.v 0 26 1
