# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do sdram_experiment_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/ece385-fa18/sdram_experiment/src {C:/ece385-fa18/sdram_experiment/src/main_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:57 on Dec 02,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/ece385-fa18/sdram_experiment/src" C:/ece385-fa18/sdram_experiment/src/main_pll.v 
# -- Compiling module main_pll
# 
# Top level modules:
# 	main_pll
# End time: 17:13:57 on Dec 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/ece385-fa18/sdram_experiment/src/sdram_control {C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:57 on Dec 02,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/ece385-fa18/sdram_experiment/src/sdram_control" C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_fifo.v 
# -- Compiling module sdram_fifo
# 
# Top level modules:
# 	sdram_fifo
# End time: 17:13:57 on Dec 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/ece385-fa18/sdram_experiment/db {C:/ece385-fa18/sdram_experiment/db/main_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:57 on Dec 02,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/ece385-fa18/sdram_experiment/db" C:/ece385-fa18/sdram_experiment/db/main_pll_altpll.v 
# -- Compiling module main_pll_altpll
# 
# Top level modules:
# 	main_pll_altpll
# End time: 17:13:57 on Dec 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib sdram_model
# ** Warning: (vlib-34) Library already exists at "sdram_model".
# vmap sdram_model sdram_model
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sdram_model sdram_model 
# Modifying modelsim.ini
# vlog -vlog01compat -work sdram_model +incdir+C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_model/synthesis {C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_model/synthesis/sdram_model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:57 on Dec 02,2018
# vlog -reportprogress 300 -vlog01compat -work sdram_model "+incdir+C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_model/synthesis" C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_model/synthesis/sdram_model.v 
# -- Compiling module sdram_model
# 
# Top level modules:
# 	sdram_model
# End time: 17:13:57 on Dec 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sdram_model +incdir+C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_model/synthesis/submodules {C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_model/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:57 on Dec 02,2018
# vlog -reportprogress 300 -vlog01compat -work sdram_model "+incdir+C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_model/synthesis/submodules" C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_model/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 17:13:57 on Dec 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sdram_model +incdir+C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_model/synthesis/submodules {C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_model/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:57 on Dec 02,2018
# vlog -reportprogress 300 -vlog01compat -work sdram_model "+incdir+C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_model/synthesis/submodules" C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_model/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 17:13:57 on Dec 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sdram_model +incdir+C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_model/synthesis/submodules {C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_model/synthesis/submodules/sdram_model_sdram_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:57 on Dec 02,2018
# vlog -reportprogress 300 -vlog01compat -work sdram_model "+incdir+C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_model/synthesis/submodules" C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_model/synthesis/submodules/sdram_model_sdram_controller.v 
# -- Compiling module sdram_model_sdram_controller_input_efifo_module
# -- Compiling module sdram_model_sdram_controller
# 
# Top level modules:
# 	sdram_model_sdram_controller
# End time: 17:13:57 on Dec 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385-fa18/sdram_experiment/src/camera_control {C:/ece385-fa18/sdram_experiment/src/camera_control/simulate_camera.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:57 on Dec 02,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385-fa18/sdram_experiment/src/camera_control" C:/ece385-fa18/sdram_experiment/src/camera_control/simulate_camera.sv 
# -- Compiling module simulate_camera
# 
# Top level modules:
# 	simulate_camera
# End time: 17:13:57 on Dec 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385-fa18/sdram_experiment/src/sdram_control {C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:57 on Dec 02,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385-fa18/sdram_experiment/src/sdram_control" C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_control.sv 
# -- Compiling module sdram_control
# 
# Top level modules:
# 	sdram_control
# End time: 17:13:57 on Dec 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385-fa18/sdram_experiment/src {C:/ece385-fa18/sdram_experiment/src/sdram_experiment.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:57 on Dec 02,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385-fa18/sdram_experiment/src" C:/ece385-fa18/sdram_experiment/src/sdram_experiment.sv 
# -- Compiling module sdram_experiment
# 
# Top level modules:
# 	sdram_experiment
# End time: 17:13:57 on Dec 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385-fa18/sdram_experiment/src/vga_control {C:/ece385-fa18/sdram_experiment/src/vga_control/vga_signal.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:57 on Dec 02,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385-fa18/sdram_experiment/src/vga_control" C:/ece385-fa18/sdram_experiment/src/vga_control/vga_signal.sv 
# -- Compiling module vga_signal
# 
# Top level modules:
# 	vga_signal
# End time: 17:13:57 on Dec 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385-fa18/sdram_experiment/src/vga_control {C:/ece385-fa18/sdram_experiment/src/vga_control/vga_color.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:57 on Dec 02,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385-fa18/sdram_experiment/src/vga_control" C:/ece385-fa18/sdram_experiment/src/vga_control/vga_color.sv 
# -- Compiling module vga_color
# 
# Top level modules:
# 	vga_color
# End time: 17:13:57 on Dec 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385-fa18/sdram_experiment/src/vga_control {C:/ece385-fa18/sdram_experiment/src/vga_control/vga_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:57 on Dec 02,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385-fa18/sdram_experiment/src/vga_control" C:/ece385-fa18/sdram_experiment/src/vga_control/vga_control.sv 
# -- Compiling module vga_control
# 
# Top level modules:
# 	vga_control
# End time: 17:13:57 on Dec 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/ece385-fa18/sdram_experiment/src {C:/ece385-fa18/sdram_experiment/src/sdram_control_sim.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:57 on Dec 02,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385-fa18/sdram_experiment/src" C:/ece385-fa18/sdram_experiment/src/sdram_control_sim.sv 
# -- Compiling module sdram_control_sim
# 
# Top level modules:
# 	sdram_control_sim
# End time: 17:13:58 on Dec 02,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L sdram_model -voptargs="+acc"  sdram_control_sim
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L sdram_model -voptargs=""+acc"" sdram_control_sim 
# Start time: 17:13:58 on Dec 02,2018
# Loading sv_std.std
# Loading work.sdram_control_sim
# Loading work.sdram_control
# Loading sdram_model.sdram_model
# Loading sdram_model.sdram_model_sdram_controller
# Loading sdram_model.sdram_model_sdram_controller_input_efifo_module
# Loading sdram_model.altera_reset_controller
# Loading work.sdram_fifo
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading sdram_model.altera_reset_synchronizer
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_control.sv(91): [TFMPC] - Too few port connections. Expected 13, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /sdram_control_sim/sdram_control0/wr_fifo File: C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_fifo.v
# ** Warning: (vsim-3722) C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_control.sv(91): [TFMPC] - Missing connection for port 'wrempty'.
# ** Warning: (vsim-3722) C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_control.sv(91): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3722) C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_control.sv(91): [TFMPC] - Missing connection for port 'wrusedw'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /sdram_control_sim/sdram_control0/wr_fifo/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_control.sv(104): [TFMPC] - Too few port connections. Expected 13, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /sdram_control_sim/sdram_control0/rd_fifo File: C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_fifo.v
# ** Warning: (vsim-3722) C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_control.sv(104): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_control.sv(104): [TFMPC] - Missing connection for port 'rdfull'.
# ** Warning: (vsim-3722) C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_control.sv(104): [TFMPC] - Missing connection for port 'rdusedw'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /sdram_control_sim/sdram_control0/rd_fifo/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 15000 ns
