
---------- Begin Simulation Statistics ----------
final_tick                                87823231500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 368368                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683372                       # Number of bytes of host memory used
host_op_rate                                   369091                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   271.47                       # Real time elapsed on the host
host_tick_rate                              323512357                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.087823                       # Number of seconds simulated
sim_ticks                                 87823231500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616957                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095624                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103682                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728112                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              706                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478227                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65356                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.756465                       # CPI: cycles per instruction
system.cpu.discardedOps                        190820                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610525                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403343                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001635                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        42853478                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.569325                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        175646463                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132792985                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       208330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        420980                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       707899                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        12216                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1416549                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          12224                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  87823231500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              74421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       159784                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48525                       # Transaction distribution
system.membus.trans_dist::ReadExReq            138250                       # Transaction distribution
system.membus.trans_dist::ReadExResp           138250                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         74421                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       633651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 633651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     47674240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47674240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            212671                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  212671    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              212671                       # Request fanout histogram
system.membus.respLayer1.occupancy         2007381500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1749269500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  87823231500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            419707                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       805735                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          121472                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           288943                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          288942                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           540                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419167                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2123816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2125198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       107776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    173319552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              173427328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          219610                       # Total snoops (count)
system.tol2bus.snoopTraffic                  20452480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           928260                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013358                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.114879                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 915868     98.67%     98.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12384      1.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             928260                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2000778500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1770274995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1350000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  87823231500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  116                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               495858                       # number of demand (read+write) hits
system.l2.demand_hits::total                   495974                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 116                       # number of overall hits
system.l2.overall_hits::.cpu.data              495858                       # number of overall hits
system.l2.overall_hits::total                  495974                       # number of overall hits
system.l2.demand_misses::.cpu.inst                424                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             212252                       # number of demand (read+write) misses
system.l2.demand_misses::total                 212676                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               424                       # number of overall misses
system.l2.overall_misses::.cpu.data            212252                       # number of overall misses
system.l2.overall_misses::total                212676                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36148500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20375247500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20411396000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36148500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20375247500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20411396000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708110                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               708650                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708110                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              708650                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.785185                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.299744                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.300114                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.785185                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.299744                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.300114                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85255.896226                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 95995.550101                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95974.139066                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85255.896226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 95995.550101                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95974.139066                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              159785                       # number of writebacks
system.l2.writebacks::total                    159785                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        212247                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            212671                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       212247                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           212671                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31908500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  18252428000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18284336500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31908500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  18252428000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18284336500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.785185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.299737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.300107                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.785185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.299737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.300107                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75255.896226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85996.164846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85974.752082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75255.896226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85996.164846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85974.752082                       # average overall mshr miss latency
system.l2.replacements                         219610                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       645950                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           645950                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       645950                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       645950                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              289                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          289                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          924                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           924                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            150693                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150693                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          138250                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              138250                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13534589000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13534589000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        288943                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            288943                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.478468                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.478468                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97899.377939                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97899.377939                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       138250                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         138250                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12152089000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12152089000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.478468                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.478468                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87899.377939                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87899.377939                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            116                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                116                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          424                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              424                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36148500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36148500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.785185                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.785185                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85255.896226                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85255.896226                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          424                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          424                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31908500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31908500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.785185                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.785185                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75255.896226                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75255.896226                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        345165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            345165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        74002                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           74002                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6840658500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6840658500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419167                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419167                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.176545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.176545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 92438.832734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92438.832734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        73997                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        73997                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6100339000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6100339000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.176533                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.176533                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82440.355690                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82440.355690                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  87823231500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4019.657800                       # Cycle average of tags in use
system.l2.tags.total_refs                     1415452                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    223706                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.327287                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      72.395367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        15.123591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3932.138842                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.017675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.959995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981362                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          364                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3056468                       # Number of tag accesses
system.l2.tags.data_accesses                  3056468                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  87823231500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          54272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       27167616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           27221888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20452352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20452352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          212247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              212671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       159784                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             159784                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            617969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         309344299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             309962268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       617969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           617969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      232880886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            232880886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      232880886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           617969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        309344299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            542843154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    319546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    422278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006054428500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18738                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18738                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              792490                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             301187                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      212671                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     159784                       # Number of write requests accepted
system.mem_ctrls.readBursts                    425342                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   319568                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2216                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    22                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             27978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             27505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             27290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             27895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             27007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            26446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             20946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             21576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19992                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10027561000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2115630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17961173500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23698.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42448.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   303530                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  216236                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                425342                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               319568                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  178265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  179976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   33327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   31543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       222877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    213.248814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.542090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.827414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11040      4.95%      4.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       170577     76.53%     81.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17541      7.87%     89.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3276      1.47%     90.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1831      0.82%     91.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1519      0.68%     92.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          967      0.43%     92.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          958      0.43%     93.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15168      6.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       222877                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.580958                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.293373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.050806                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          18498     98.72%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           89      0.47%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           92      0.49%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           18      0.10%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           23      0.12%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            4      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            5      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18738                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.052514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.003369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.324299                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10480     55.93%     55.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              275      1.47%     57.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6199     33.08%     90.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              296      1.58%     92.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1351      7.21%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               82      0.44%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               45      0.24%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18738                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               27080064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  141824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20449920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                27221888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20452352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       308.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       232.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    309.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    232.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   87823078000                       # Total gap between requests
system.mem_ctrls.avgGap                     235795.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     27025792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20449920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 617968.606632289477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 307729418.952205121517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 232853194.430678635836                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       424494                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       319568                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26879000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  17934294500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2045400006750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31696.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42248.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6400515.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            764508360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            406319265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1471375500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          807701040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6932524560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      22531930140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14749864320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47664223185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.729098                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  38090652250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2932540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  46800039250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            826926240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            439498950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1549744140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          860245560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6932524560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      22863471210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14470671840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47943082500                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        545.904332                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  37363659500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2932540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  47527032000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     87823231500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  87823231500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050644                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050644                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050644                       # number of overall hits
system.cpu.icache.overall_hits::total         8050644                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          540                       # number of overall misses
system.cpu.icache.overall_misses::total           540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38808500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38808500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38808500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38808500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051184                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051184                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051184                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051184                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71867.592593                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71867.592593                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71867.592593                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71867.592593                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38268500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38268500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38268500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38268500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70867.592593                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70867.592593                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70867.592593                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70867.592593                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050644                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050644                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38808500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38808500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051184                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051184                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71867.592593                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71867.592593                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38268500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38268500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70867.592593                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70867.592593                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  87823231500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           204.670334                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051184                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               540                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14909.600000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   204.670334                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.799493                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.799493                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102908                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102908                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87823231500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87823231500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  87823231500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51333596                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51333596                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51334195                       # number of overall hits
system.cpu.dcache.overall_hits::total        51334195                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       739955                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         739955                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       747775                       # number of overall misses
system.cpu.dcache.overall_misses::total        747775                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29497192000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29497192000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29497192000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29497192000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52073551                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52073551                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52081970                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52081970                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014210                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014210                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014358                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014358                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39863.494402                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39863.494402                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39446.614289                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39446.614289                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       645950                       # number of writebacks
system.cpu.dcache.writebacks::total            645950                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35800                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35800                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35800                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35800                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704155                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704155                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708110                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708110                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26343652500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26343652500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26674448000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26674448000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013522                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013522                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013596                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013596                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37411.723981                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37411.723981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37669.921340                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37669.921340                       # average overall mshr miss latency
system.cpu.dcache.replacements                 707597                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40705660                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40705660                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417799                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417799                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11336667500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11336667500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41123459                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41123459                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010160                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010160                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27134.261930                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27134.261930                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2587                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2587                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415212                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415212                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10786631000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10786631000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010097                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010097                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25978.610926                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25978.610926                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10627936                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10627936                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       322156                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       322156                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18160524500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18160524500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029420                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029420                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56371.833832                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56371.833832                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        33213                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        33213                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       288943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15557021500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15557021500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026387                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026387                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53841.143409                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53841.143409                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    330795500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    330795500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83639.823009                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83639.823009                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87823231500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.621741                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52042380                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708109                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.494872                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.621741                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985589                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985589                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104872201                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104872201                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  87823231500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87823231500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
