#include <common.h>
#include <asm/io.h>
#include <platform_lib/board/pcb.h>

void PinMuxInit(void) {
// PAD_NAME: GPIO1 0
rtd_maskl(0xB8000800, 0xFF00FFFF, (((RTD1195_BGA_PIN_AJ6 << 4) | (RTD1195_BGA_PIN_AJ6_UP << 3) | (RTD1195_BGA_PIN_AJ6_PD << 2) |(RTD1195_BGA_PIN_AJ6_DS << 1) | (RTD1195_BGA_PIN_AJ6_SR)) << 16));
if (RTD1195_BGA_PIN_AJ6 == 0x9) { rtd_maskl(0xb80008c0, ~((0x3)<<8), ((0x0&0x3)<<8)); }; // 9: uart2_rxdi_src0,<I>
if (RTD1195_BGA_PIN_AJ6 == 0x8) { rtd_maskl(0xb80008c4, ~((0x7)<<8), ((0x0&0x7)<<8)); }; // 8: uart1_rxdi_src0,<I>
if (RTD1195_BGA_PIN_AJ6 == 0x7) { rtd_maskl(0xb80008c0, ~((0x3)<<28), ((0x0&0x3)<<28)); }; // 7: uart3_cts_n_src0,<I>
// PAD_NAME: GPIO2 1
rtd_maskl(0xB8000800, 0xFFFF00FF, (((RTD1195_BGA_PIN_AJ7 << 4) | (RTD1195_BGA_PIN_AJ7_UP << 3) | (RTD1195_BGA_PIN_AJ7_PD << 2) |(RTD1195_BGA_PIN_AJ7_DS << 1) | (RTD1195_BGA_PIN_AJ7_SR)) << 8));
// PAD_NAME: GPIO3 2
rtd_maskl(0xB8000800, 0xFFFFFF00, (((RTD1195_BGA_PIN_AH7 << 4) | (RTD1195_BGA_PIN_AH7_UP << 3) | (RTD1195_BGA_PIN_AH7_PD << 2) |(RTD1195_BGA_PIN_AH7_DS << 1) | (RTD1195_BGA_PIN_AH7_SR)) << 0));
// PAD_NAME: GPIO4 3
rtd_maskl(0xB8000804, 0x00FFFFFF, (((RTD1195_BGA_PIN_AH8 << 4) | (RTD1195_BGA_PIN_AH8_UP << 3) | (RTD1195_BGA_PIN_AH8_PD << 2) |(RTD1195_BGA_PIN_AH8_DS << 1) | (RTD1195_BGA_PIN_AH8_SR)) << 24));
// PAD_NAME: GPIO5 4
rtd_maskl(0xB8000804, 0xFF00FFFF, (((RTD1195_BGA_PIN_AG8 << 4) | (RTD1195_BGA_PIN_AG8_UP << 3) | (RTD1195_BGA_PIN_AG8_PD << 2) |(RTD1195_BGA_PIN_AG8_DS << 1) | (RTD1195_BGA_PIN_AG8_SR)) << 16));
if (RTD1195_BGA_PIN_AG8 == 0x8) { rtd_maskl(0xb80008c4, ~((0x7)<<8), ((0x1&0x7)<<8)); }; // 8: uart1_rxdi_src1,<I>
if (RTD1195_BGA_PIN_AG8 == 0x7) { rtd_maskl(0xb80008c0, ~((0x3)<<12), ((0x0&0x3)<<12)); }; // 7: uart3_rxdi_src0,<I>
// PAD_NAME: GPIO6 5
rtd_maskl(0xB8000804, 0xFFFF00FF, (((RTD1195_BGA_PIN_AH9 << 4) | (RTD1195_BGA_PIN_AH9_UP << 3) | (RTD1195_BGA_PIN_AH9_PD << 2) |(RTD1195_BGA_PIN_AH9_DS << 1) | (RTD1195_BGA_PIN_AH9_SR)) << 8));
// PAD_NAME: GPIO7 6
rtd_maskl(0xB8000804, 0xFFFFFF00, (((RTD1195_BGA_PIN_AJ9 << 4) | (RTD1195_BGA_PIN_AJ9_UP << 3) | (RTD1195_BGA_PIN_AJ9_PD << 2) |(RTD1195_BGA_PIN_AJ9_DS << 1) | (RTD1195_BGA_PIN_AJ9_SR)) << 0));
// PAD_NAME: GPIO8 7
rtd_maskl(0xB8000808, 0x00FFFFFF, (((RTD1195_BGA_PIN_AG9 << 4) | (RTD1195_BGA_PIN_AG9_UP << 3) | (RTD1195_BGA_PIN_AG9_PD << 2) |(RTD1195_BGA_PIN_AG9_DS << 1) | (RTD1195_BGA_PIN_AG9_SR)) << 24));
if (RTD1195_BGA_PIN_AG9 == 0x0) { rtd_maskl(0xb80008c8, ~((0x1)<<3), ((0x0&0x1)<<3)); }; // 0: nf_tmx_ce_n_bit0_mux_src0,<I/O>,<HS>
// PAD_NAME: GPIO9 8
rtd_maskl(0xB8000808, 0xFF00FFFF, (((RTD1195_BGA_PIN_AJ10 << 4) | (RTD1195_BGA_PIN_AJ10_UP << 3) | (RTD1195_BGA_PIN_AJ10_PD << 2) |(RTD1195_BGA_PIN_AJ10_DS << 1) | (RTD1195_BGA_PIN_AJ10_SR)) << 16));
if (RTD1195_BGA_PIN_AJ10 == 0xD) { rtd_maskl(0xb80008c8, ~((0x7)<<12), ((0x0&0x7)<<12)); }; // D: ld_spi0_p2_sck_src0,<I/O>
if (RTD1195_BGA_PIN_AJ10 == 0x4) { rtd_maskl(0xb80008c8, ~((0x7)<<8), ((0x0&0x7)<<8)); }; // 4: ld_spi1_p2_sck_src0,<I/O>
if (RTD1195_BGA_PIN_AJ10 == 0x0) { rtd_maskl(0xb80008c8, ~((0x1)<<4), ((0x0&0x1)<<4)); }; // 0: nf_tmx_cle_mux_src0,<I/O>,<HS>
// PAD_NAME: GPIO10 9
rtd_maskl(0xB8000808, 0xFFFF00FF, (((RTD1195_BGA_PIN_AH10 << 4) | (RTD1195_BGA_PIN_AH10_UP << 3) | (RTD1195_BGA_PIN_AH10_PD << 2) |(RTD1195_BGA_PIN_AH10_DS << 1) | (RTD1195_BGA_PIN_AH10_SR)) << 8));
// PAD_NAME: GPIO11 10
rtd_maskl(0xB8000808, 0xFFFFFF00, (((RTD1195_BGA_PIN_AG10 << 4) | (RTD1195_BGA_PIN_AG10_UP << 3) | (RTD1195_BGA_PIN_AG10_PD << 2) |(RTD1195_BGA_PIN_AG10_DS << 1) | (RTD1195_BGA_PIN_AG10_SR)) << 0));
// PAD_NAME: GPIO12 11
rtd_maskl(0xB800080C, 0x00FFFFFF, (((RTD1195_BGA_PIN_AH11 << 4) | (RTD1195_BGA_PIN_AH11_UP << 3) | (RTD1195_BGA_PIN_AH11_PD << 2) |(RTD1195_BGA_PIN_AH11_DS << 1) | (RTD1195_BGA_PIN_AH11_SR)) << 24));
// PAD_NAME: GPIO13 12
rtd_maskl(0xB800080C, 0xFF00FFFF, (((RTD1195_BGA_PIN_AG11 << 4) | (RTD1195_BGA_PIN_AG11_UP << 3) | (RTD1195_BGA_PIN_AG11_PD << 2) |(RTD1195_BGA_PIN_AG11_DS << 1) | (RTD1195_BGA_PIN_AG11_SR)) << 16));
if (RTD1195_BGA_PIN_AG11 == 0xD) { rtd_maskl(0xb80008c4, ~((0x7)<<16), ((0x0&0x7)<<16)); }; // D: ld_spi0_p3_sdo_SRC0
if (RTD1195_BGA_PIN_AG11 == 0x9) { rtd_maskl(0xb80008c0, ~((0x3)<<8), ((0x1&0x3)<<8)); }; // 9: uart2_rxdi_src1,<I>
if (RTD1195_BGA_PIN_AG11 == 0x8) { rtd_maskl(0xb80008c4, ~((0x7)<<8), ((0x2&0x7)<<8)); }; // 8: uart1_rxdi_src2,<I>
if (RTD1195_BGA_PIN_AG11 == 0x5) { rtd_maskl(0xb80008c0, ~((0x3)<<0), ((0x0&0x3)<<0)); }; // 5: I2C1_SCL_SRC0,<I/O>
if (RTD1195_BGA_PIN_AG11 == 0x4) { rtd_maskl(0xb80008c4, ~((0x7)<<24), ((0x0&0x7)<<24)); }; // 4: ld_spi1_p3_sdo_SRC0,<I/O>
if (RTD1195_BGA_PIN_AG11 == 0x0) { rtd_maskl(0xb80008c8, ~((0x1)<<2), ((0x1&0x1)<<2)); }; // 0: nf_tmx_ale_mux_src1,<I/O>,<HS>
// PAD_NAME: GPIO14 13
rtd_maskl(0xB800080C, 0xFFFF00FF, (((RTD1195_BGA_PIN_AH12 << 4) | (RTD1195_BGA_PIN_AH12_UP << 3) | (RTD1195_BGA_PIN_AH12_PD << 2) |(RTD1195_BGA_PIN_AH12_DS << 1) | (RTD1195_BGA_PIN_AH12_SR)) << 8));
if (RTD1195_BGA_PIN_AH12 == 0xD) { rtd_maskl(0xb80008c4, ~((0x7)<<12), ((0x0&0x7)<<12)); }; // D: ld_spi0_p4_sdi_SRC0,<I
if (RTD1195_BGA_PIN_AH12 == 0x7) { rtd_maskl(0xb80008c0, ~((0x3)<<20), ((0x0&0x3)<<20)); }; // 7: uart3_dsr_n_src0,<I>
if (RTD1195_BGA_PIN_AH12 == 0x5) { rtd_maskl(0xb80008c0, ~((0x3)<<0), ((0x0&0x3)<<0)); }; // 5: I2C1_SDA_SRC0,<I/O>
if (RTD1195_BGA_PIN_AH12 == 0x4) { rtd_maskl(0xb80008c4, ~((0x7)<<20), ((0x0&0x7)<<20)); }; // 4: ld_spi1_p4_sdi_SRC0,<I>
if (RTD1195_BGA_PIN_AH12 == 0x0) { rtd_maskl(0xb80008c8, ~((0x1)<<5), ((0x0&0x1)<<5)); }; // 0: nf_tmx_wr_n_mux_src0,<I/O>,<HS>
// PAD_NAME: GPIO15 14
rtd_maskl(0xB800080C, 0xFFFFFF00, (((RTD1195_BGA_PIN_AJ12 << 4) | (RTD1195_BGA_PIN_AJ12_UP << 3) | (RTD1195_BGA_PIN_AJ12_PD << 2) |(RTD1195_BGA_PIN_AJ12_DS << 1) | (RTD1195_BGA_PIN_AJ12_SR)) << 0));
if (RTD1195_BGA_PIN_AJ12 == 0x7) { rtd_maskl(0xb80008c0, ~((0x3)<<24), ((0x0&0x3)<<24)); }; // 7: uart3_dcd_n_src0,<I>
// PAD_NAME: GPIO16 15
rtd_maskl(0xB8000810, 0x00FFFFFF, (((RTD1195_BGA_PIN_AG12 << 4) | (RTD1195_BGA_PIN_AG12_UP << 3) | (RTD1195_BGA_PIN_AG12_PD << 2) |(RTD1195_BGA_PIN_AG12_DS << 1) | (RTD1195_BGA_PIN_AG12_SR)) << 24));
if (RTD1195_BGA_PIN_AG12 == 0x0) { rtd_maskl(0xb80008c8, ~((0x1)<<3), ((0x1&0x1)<<3)); }; // 0: nf_tmx_ce_n_bit0_mux_src1,<I/O>,<HS>
// PAD_NAME: GPIO17 16
rtd_maskl(0xB8000810, 0xFF00FFFF, (((RTD1195_BGA_PIN_AM14 << 4) | (RTD1195_BGA_PIN_AM14_UP << 3) | (RTD1195_BGA_PIN_AM14_PD << 2) |(RTD1195_BGA_PIN_AM14_DS << 1) | (RTD1195_BGA_PIN_AM14_SR)) << 16));
// PAD_NAME: GPIO18 17
rtd_maskl(0xB8000810, 0xFFFF00FF, (((RTD1195_BGA_PIN_AL14 << 4) | (RTD1195_BGA_PIN_AL14_UP << 3) | (RTD1195_BGA_PIN_AL14_PD << 2) |(RTD1195_BGA_PIN_AL14_DS << 1) | (RTD1195_BGA_PIN_AL14_SR)) << 8));
// PAD_NAME: GPIO19 18
rtd_maskl(0xB8000810, 0xFFFFFF00, (((RTD1195_BGA_PIN_AK14 << 4) | (RTD1195_BGA_PIN_AK14_UP << 3) | (RTD1195_BGA_PIN_AK14_PD << 2) |(RTD1195_BGA_PIN_AK14_DS << 1) | (RTD1195_BGA_PIN_AK14_SR)) << 0));
if (RTD1195_BGA_PIN_AK14 == 0x7) { rtd_maskl(0xb80008c0, ~((0x3)<<16), ((0x0&0x3)<<16)); }; // 7: uart3_ri_n_src0,<I>
// PAD_NAME: GPIO20 19
rtd_maskl(0xB8000814, 0x00FFFFFF, (((RTD1195_BGA_PIN_AL15 << 4) | (RTD1195_BGA_PIN_AL15_UP << 3) | (RTD1195_BGA_PIN_AL15_PD << 2) |(RTD1195_BGA_PIN_AL15_DS << 1) | (RTD1195_BGA_PIN_AL15_SR)) << 24));
// PAD_NAME: GPIO21 20
rtd_maskl(0xB8000814, 0xFF00FFFF, (((RTD1195_BGA_PIN_AK15 << 4) | (RTD1195_BGA_PIN_AK15_UP << 3) | (RTD1195_BGA_PIN_AK15_PD << 2) |(RTD1195_BGA_PIN_AK15_DS << 1) | (RTD1195_BGA_PIN_AK15_SR)) << 16));
if (RTD1195_BGA_PIN_AK15 == 0x0) { rtd_maskl(0xb80008c8, ~((0x1)<<4), ((0x1&0x1)<<4)); }; // 0: nf_tmx_cle_mux_src1,<I/O>,<HS>
// PAD_NAME: GPIO22 21
rtd_maskl(0xB8000814, 0xFFFF00FF, (((RTD1195_BGA_PIN_AL16 << 4) | (RTD1195_BGA_PIN_AL16_UP << 3) | (RTD1195_BGA_PIN_AL16_PD << 2) |(RTD1195_BGA_PIN_AL16_DS << 1) | (RTD1195_BGA_PIN_AL16_SR)) << 8));
// PAD_NAME: GPIO23 22
rtd_maskl(0xB8000814, 0xFFFFFF00, (((RTD1195_BGA_PIN_AM16 << 4) | (RTD1195_BGA_PIN_AM16_UP << 3) | (RTD1195_BGA_PIN_AM16_PD << 2) |(RTD1195_BGA_PIN_AM16_DS << 1) | (RTD1195_BGA_PIN_AM16_SR)) << 0));
// PAD_NAME: GPIO24 23
rtd_maskl(0xB8000818, 0x00FFFFFF, (((RTD1195_BGA_PIN_AK16 << 4) | (RTD1195_BGA_PIN_AK16_UP << 3) | (RTD1195_BGA_PIN_AK16_PD << 2) |(RTD1195_BGA_PIN_AK16_DS << 1) | (RTD1195_BGA_PIN_AK16_SR)) << 24));
if (RTD1195_BGA_PIN_AK16 == 0x0) { rtd_maskl(0xb80008c8, ~((0x1)<<2), ((0x0&0x1)<<2)); }; // 0: nf_tmx_ale_mux_src0,<I/O>,<HS>
// PAD_NAME: GPIO25 24
rtd_maskl(0xB8000818, 0xFF00FFFF, (((RTD1195_BGA_PIN_AJ13 << 4) | (RTD1195_BGA_PIN_AJ13_UP << 3) | (RTD1195_BGA_PIN_AJ13_PD << 2) |(RTD1195_BGA_PIN_AJ13_DS << 1) | (RTD1195_BGA_PIN_AJ13_SR)) << 16));
if (RTD1195_BGA_PIN_AJ13 == 0x0) { rtd_maskl(0xb80008c8, ~((0x1)<<5), ((0x1&0x1)<<5)); }; // 0: nf_tmx_wr_n_mux_src1,<I/O>,<HS>
// PAD_NAME: GPIO26 25
rtd_maskl(0xB8000818, 0xFFFF00FF, (((RTD1195_BGA_PIN_AH13 << 4) | (RTD1195_BGA_PIN_AH13_UP << 3) | (RTD1195_BGA_PIN_AH13_PD << 2) |(RTD1195_BGA_PIN_AH13_DS << 1) | (RTD1195_BGA_PIN_AH13_SR)) << 8));
// PAD_NAME: GPIO27 26
rtd_maskl(0xB8000818, 0xFFFFFF00, (((RTD1195_BGA_PIN_AG13 << 4) | (RTD1195_BGA_PIN_AG13_UP << 3) | (RTD1195_BGA_PIN_AG13_PD << 2) |(RTD1195_BGA_PIN_AG13_DS << 1) | (RTD1195_BGA_PIN_AG13_SR)) << 0));
if (RTD1195_BGA_PIN_AG13 == 0x6) { rtd_maskl(0xb80008c4, ~((0x3)<<4), ((0x0&0x3)<<4)); }; // 6: SC_DATA_SRC0,<I/O>
// PAD_NAME: GPIO28 27
rtd_maskl(0xB800081C, 0x00FFFFFF, (((RTD1195_BGA_PIN_AH14 << 4) | (RTD1195_BGA_PIN_AH14_UP << 3) | (RTD1195_BGA_PIN_AH14_PD << 2) |(RTD1195_BGA_PIN_AH14_DS << 1) | (RTD1195_BGA_PIN_AH14_SR)) << 24));
// PAD_NAME: GPIO29 28
rtd_maskl(0xB800081C, 0xFF00FFFF, (((RTD1195_BGA_PIN_AG14 << 4) | (RTD1195_BGA_PIN_AG14_UP << 3) | (RTD1195_BGA_PIN_AG14_PD << 2) |(RTD1195_BGA_PIN_AG14_DS << 1) | (RTD1195_BGA_PIN_AG14_SR)) << 16));
if (RTD1195_BGA_PIN_AG14 == 0x6) { rtd_maskl(0xb80008c4, ~((0x3)<<4), ((0x0&0x3)<<4)); }; // 6: SC_CD_SRC0,<I>
// PAD_NAME: GPIO30 29
rtd_maskl(0xB800081C, 0xFFFF00FF, (((RTD1195_BGA_PIN_AH15 << 4) | (RTD1195_BGA_PIN_AH15_UP << 3) | (RTD1195_BGA_PIN_AH15_PD << 2) |(RTD1195_BGA_PIN_AH15_DS << 1) | (RTD1195_BGA_PIN_AH15_SR)) << 8));
// PAD_NAME: GPIO31 30
rtd_maskl(0xB800081C, 0xFFFFFF00, (((RTD1195_BGA_PIN_AJ15 << 4) | (RTD1195_BGA_PIN_AJ15_UP << 3) | (RTD1195_BGA_PIN_AJ15_PD << 2) |(RTD1195_BGA_PIN_AJ15_DS << 1) | (RTD1195_BGA_PIN_AJ15_SR)) << 0));
// PAD_NAME: GPIO32 31
rtd_maskl(0xB8000820, 0x00FFFFFF, (((RTD1195_BGA_PIN_AG15 << 4) | (RTD1195_BGA_PIN_AG15_UP << 3) | (RTD1195_BGA_PIN_AG15_PD << 2) |(RTD1195_BGA_PIN_AG15_DS << 1) | (RTD1195_BGA_PIN_AG15_SR)) << 24));
// PAD_NAME: GPIO33 32
rtd_maskl(0xB8000820, 0xFF00FFFF, (((RTD1195_BGA_PIN_AM17 << 4) | (RTD1195_BGA_PIN_AM17_UP << 3) | (RTD1195_BGA_PIN_AM17_PD << 2) |(RTD1195_BGA_PIN_AM17_DS << 1) | (RTD1195_BGA_PIN_AM17_SR)) << 16));
// PAD_NAME: GPIO34 33
rtd_maskl(0xB8000820, 0xFFFF00FF, (((RTD1195_BGA_PIN_AL17 << 4) | (RTD1195_BGA_PIN_AL17_UP << 3) | (RTD1195_BGA_PIN_AL17_PD << 2) |(RTD1195_BGA_PIN_AL17_DS << 1) | (RTD1195_BGA_PIN_AL17_SR)) << 8));
// PAD_NAME: GPIO35 34
rtd_maskl(0xB8000820, 0xFFFFFF00, (((RTD1195_BGA_PIN_AK17 << 4) | (RTD1195_BGA_PIN_AK17_UP << 3) | (RTD1195_BGA_PIN_AK17_PD << 2) |(RTD1195_BGA_PIN_AK17_DS << 1) | (RTD1195_BGA_PIN_AK17_SR)) << 0));
// PAD_NAME: GPIO36 35
rtd_maskl(0xB8000824, 0x00FFFFFF, (((RTD1195_BGA_PIN_AL18 << 4) | (RTD1195_BGA_PIN_AL18_UP << 3) | (RTD1195_BGA_PIN_AL18_PD << 2) |(RTD1195_BGA_PIN_AL18_DS << 1) | (RTD1195_BGA_PIN_AL18_SR)) << 24));
// PAD_NAME: GPIO37 36
rtd_maskl(0xB8000824, 0xFF00FFFF, (((RTD1195_BGA_PIN_AK18 << 4) | (RTD1195_BGA_PIN_AK18_UP << 3) | (RTD1195_BGA_PIN_AK18_PD << 2) |(RTD1195_BGA_PIN_AK18_DS << 1) | (RTD1195_BGA_PIN_AK18_SR)) << 16));
// PAD_NAME: GPIO38 37
rtd_maskl(0xB8000824, 0xFFFF00FF, (((RTD1195_BGA_PIN_AL19 << 4) | (RTD1195_BGA_PIN_AL19_UP << 3) | (RTD1195_BGA_PIN_AL19_PD << 2) |(RTD1195_BGA_PIN_AL19_DS << 1) | (RTD1195_BGA_PIN_AL19_SR)) << 8));
// PAD_NAME: GPIO39 38
rtd_maskl(0xB8000824, 0xFFFFFF00, (((RTD1195_BGA_PIN_AM19 << 4) | (RTD1195_BGA_PIN_AM19_UP << 3) | (RTD1195_BGA_PIN_AM19_PD << 2) |(RTD1195_BGA_PIN_AM19_DS << 1) | (RTD1195_BGA_PIN_AM19_SR)) << 0));
// PAD_NAME: GPIO40 39
rtd_maskl(0xB8000828, 0x00FFFFFF, (((RTD1195_BGA_PIN_AK19 << 4) | (RTD1195_BGA_PIN_AK19_UP << 3) | (RTD1195_BGA_PIN_AK19_PD << 2) |(RTD1195_BGA_PIN_AK19_DS << 1) | (RTD1195_BGA_PIN_AK19_SR)) << 24));
// PAD_NAME: GPIO41 40
rtd_maskl(0xB8000828, 0xFF00FFFF, (((RTD1195_BGA_PIN_AJ16 << 4) | (RTD1195_BGA_PIN_AJ16_UP << 3) | (RTD1195_BGA_PIN_AJ16_PD << 2) |(RTD1195_BGA_PIN_AJ16_DS << 1) | (RTD1195_BGA_PIN_AJ16_SR)) << 16));
if (RTD1195_BGA_PIN_AJ16 == 0x7) { rtd_maskl(0xb80008c0, ~((0x3)<<28), ((0x1&0x3)<<28)); }; // 7: uart3_cts_n_src1,<I>
// PAD_NAME: GPIO42 41
rtd_maskl(0xB8000828, 0xFFFF00FF, (((RTD1195_BGA_PIN_AH16 << 4) | (RTD1195_BGA_PIN_AH16_UP << 3) | (RTD1195_BGA_PIN_AH16_PD << 2) |(RTD1195_BGA_PIN_AH16_DS << 1) | (RTD1195_BGA_PIN_AH16_SR)) << 8));
// PAD_NAME: GPIO43 42
rtd_maskl(0xB8000828, 0xFFFFFF00, (((RTD1195_BGA_PIN_AG16 << 4) | (RTD1195_BGA_PIN_AG16_UP << 3) | (RTD1195_BGA_PIN_AG16_PD << 2) |(RTD1195_BGA_PIN_AG16_DS << 1) | (RTD1195_BGA_PIN_AG16_SR)) << 0));
// PAD_NAME: GPIO44 43
rtd_maskl(0xB800082C, 0x00FFFFFF, (((RTD1195_BGA_PIN_AH17 << 4) | (RTD1195_BGA_PIN_AH17_UP << 3) | (RTD1195_BGA_PIN_AH17_PD << 2) |(RTD1195_BGA_PIN_AH17_DS << 1) | (RTD1195_BGA_PIN_AH17_SR)) << 24));
if (RTD1195_BGA_PIN_AH17 == 0x7) { rtd_maskl(0xb80008c0, ~((0x3)<<20), ((0x1&0x3)<<20)); }; // 7: uart3_dsr_n_src1,<I>
// PAD_NAME: GPIO45 44
rtd_maskl(0xB800082C, 0xFF00FFFF, (((RTD1195_BGA_PIN_AG17 << 4) | (RTD1195_BGA_PIN_AG17_UP << 3) | (RTD1195_BGA_PIN_AG17_PD << 2) |(RTD1195_BGA_PIN_AG17_DS << 1) | (RTD1195_BGA_PIN_AG17_SR)) << 16));
if (RTD1195_BGA_PIN_AG17 == 0x7) { rtd_maskl(0xb80008c0, ~((0x3)<<24), ((0x1&0x3)<<24)); }; // 7: uart3_dcd_n_src1,<I>
// PAD_NAME: GPIO46 45
rtd_maskl(0xB800082C, 0xFFFF00FF, (((RTD1195_BGA_PIN_AH18 << 4) | (RTD1195_BGA_PIN_AH18_UP << 3) | (RTD1195_BGA_PIN_AH18_PD << 2) |(RTD1195_BGA_PIN_AH18_DS << 1) | (RTD1195_BGA_PIN_AH18_SR)) << 8));
if (RTD1195_BGA_PIN_AH18 == 0x7) { rtd_maskl(0xb80008c0, ~((0x3)<<16), ((0x1&0x3)<<16)); }; // 7: uart3_ri_n_src1,<I>
// PAD_NAME: GPIO47 46
rtd_maskl(0xB800082C, 0xFFFFFF00, (((RTD1195_BGA_PIN_AJ18 << 4) | (RTD1195_BGA_PIN_AJ18_UP << 3) | (RTD1195_BGA_PIN_AJ18_PD << 2) |(RTD1195_BGA_PIN_AJ18_DS << 1) | (RTD1195_BGA_PIN_AJ18_SR)) << 0));
if (RTD1195_BGA_PIN_AJ18 == 0x7) { rtd_maskl(0xb80008c0, ~((0x3)<<12), ((0x1&0x3)<<12)); }; // 7: uart3_rxdi_src1,<I>
// PAD_NAME: GPIO48 47
rtd_maskl(0xB8000830, 0x00FFFFFF, (((RTD1195_BGA_PIN_AG18 << 4) | (RTD1195_BGA_PIN_AG18_UP << 3) | (RTD1195_BGA_PIN_AG18_PD << 2) |(RTD1195_BGA_PIN_AG18_DS << 1) | (RTD1195_BGA_PIN_AG18_SR)) << 24));
// PAD_NAME: GPIO49 48
rtd_maskl(0xB8000830, 0xFF00FFFF, (((RTD1195_BGA_PIN_AM20 << 4) | (RTD1195_BGA_PIN_AM20_UP << 3) | (RTD1195_BGA_PIN_AM20_PD << 2) |(RTD1195_BGA_PIN_AM20_DS << 1) | (RTD1195_BGA_PIN_AM20_SR)) << 16));
// PAD_NAME: GPIO50 49
rtd_maskl(0xB8000830, 0xFFFF00FF, (((RTD1195_BGA_PIN_AL20 << 4) | (RTD1195_BGA_PIN_AL20_UP << 3) | (RTD1195_BGA_PIN_AL20_PD << 2) |(RTD1195_BGA_PIN_AL20_DS << 1) | (RTD1195_BGA_PIN_AL20_SR)) << 8));
// PAD_NAME: GPIO51 50
rtd_maskl(0xB8000830, 0xFFFFFF00, (((RTD1195_BGA_PIN_AK20 << 4) | (RTD1195_BGA_PIN_AK20_UP << 3) | (RTD1195_BGA_PIN_AK20_PD << 2) |(RTD1195_BGA_PIN_AK20_DS << 1) | (RTD1195_BGA_PIN_AK20_SR)) << 0));
// PAD_NAME: GPIO52 51
rtd_maskl(0xB8000834, 0x00FFFFFF, (((RTD1195_BGA_PIN_AK21 << 4) | (RTD1195_BGA_PIN_AK21_UP << 3) | (RTD1195_BGA_PIN_AK21_PD << 2) |(RTD1195_BGA_PIN_AK21_DS << 1) | (RTD1195_BGA_PIN_AK21_SR)) << 24));
// PAD_NAME: GPIO53 52
rtd_maskl(0xB8000834, 0xFF00FFFF, (((RTD1195_BGA_PIN_AJ19 << 4) | (RTD1195_BGA_PIN_AJ19_UP << 3) | (RTD1195_BGA_PIN_AJ19_PD << 2) |(RTD1195_BGA_PIN_AJ19_DS << 1) | (RTD1195_BGA_PIN_AJ19_SR)) << 16));
if (RTD1195_BGA_PIN_AJ19 == 0x5) { rtd_maskl(0xb80008c0, ~((0x3)<<0), ((0x1&0x3)<<0)); }; // 5: I2C1_SCL_SRC1,<I/O>
// PAD_NAME: GPIO54 53
rtd_maskl(0xB8000834, 0xFFFF00FF, (((RTD1195_BGA_PIN_AH19 << 4) | (RTD1195_BGA_PIN_AH19_UP << 3) | (RTD1195_BGA_PIN_AH19_PD << 2) |(RTD1195_BGA_PIN_AH19_DS << 1) | (RTD1195_BGA_PIN_AH19_SR)) << 8));
if (RTD1195_BGA_PIN_AH19 == 0x5) { rtd_maskl(0xb80008c0, ~((0x3)<<0), ((0x1&0x3)<<0)); }; // 5: I2C1_SDA_SRC1,<I/O>
// PAD_NAME: GPIO55 54
rtd_maskl(0xB8000834, 0xFFFFFF00, (((RTD1195_BGA_PIN_AG19 << 4) | (RTD1195_BGA_PIN_AG19_UP << 3) | (RTD1195_BGA_PIN_AG19_PD << 2) |(RTD1195_BGA_PIN_AG19_DS << 1) | (RTD1195_BGA_PIN_AG19_SR)) << 0));
// PAD_NAME: GPIO56 55
rtd_maskl(0xB8000838, 0x00FFFFFF, (((RTD1195_BGA_PIN_AH20 << 4) | (RTD1195_BGA_PIN_AH20_UP << 3) | (RTD1195_BGA_PIN_AH20_PD << 2) |(RTD1195_BGA_PIN_AH20_DS << 1) | (RTD1195_BGA_PIN_AH20_SR)) << 24));
// PAD_NAME: GPIO57 56
rtd_maskl(0xB8000838, 0xFF00FFFF, (((RTD1195_BGA_PIN_AG20 << 4) | (RTD1195_BGA_PIN_AG20_UP << 3) | (RTD1195_BGA_PIN_AG20_PD << 2) |(RTD1195_BGA_PIN_AG20_DS << 1) | (RTD1195_BGA_PIN_AG20_SR)) << 16));
// PAD_NAME: GPIO58 57
rtd_maskl(0xB8000838, 0xFFFF00FF, (((RTD1195_BGA_PIN_AH21 << 4) | (RTD1195_BGA_PIN_AH21_UP << 3) | (RTD1195_BGA_PIN_AH21_PD << 2) |(RTD1195_BGA_PIN_AH21_DS << 1) | (RTD1195_BGA_PIN_AH21_SR)) << 8));
// PAD_NAME: GPIO59 58
rtd_maskl(0xB8000838, 0xFFFFFF00, (((RTD1195_BGA_PIN_AJ21 << 4) | (RTD1195_BGA_PIN_AJ21_UP << 3) | (RTD1195_BGA_PIN_AJ21_PD << 2) |(RTD1195_BGA_PIN_AJ21_DS << 1) | (RTD1195_BGA_PIN_AJ21_SR)) << 0));
// PAD_NAME: GPIO60 59
rtd_maskl(0xB800083C, 0x00FFFFFF, (((RTD1195_BGA_PIN_AG21 << 4) | (RTD1195_BGA_PIN_AG21_UP << 3) | (RTD1195_BGA_PIN_AG21_PD << 2) |(RTD1195_BGA_PIN_AG21_DS << 1) | (RTD1195_BGA_PIN_AG21_SR)) << 24));
// PAD_NAME: GPIO61 60
rtd_maskl(0xB800083C, 0xFF00FFFF, (((RTD1195_BGA_PIN_AH22 << 4) | (RTD1195_BGA_PIN_AH22_UP << 3) | (RTD1195_BGA_PIN_AH22_PD << 2) |(RTD1195_BGA_PIN_AH22_DS << 1) | (RTD1195_BGA_PIN_AH22_SR)) << 16));
// PAD_NAME: GPIO62 61
rtd_maskl(0xB800083C, 0xFFFF00FF, (((RTD1195_BGA_PIN_AJ22 << 4) | (RTD1195_BGA_PIN_AJ22_UP << 3) | (RTD1195_BGA_PIN_AJ22_PD << 2) |(RTD1195_BGA_PIN_AJ22_DS << 1) | (RTD1195_BGA_PIN_AJ22_SR)) << 8));
// PAD_NAME: GPIO63 62
rtd_maskl(0xB800083C, 0xFFFFFF00, (((RTD1195_BGA_PIN_AG22 << 4) | (RTD1195_BGA_PIN_AG22_UP << 3) | (RTD1195_BGA_PIN_AG22_PD << 2) |(RTD1195_BGA_PIN_AG22_DS << 1) | (RTD1195_BGA_PIN_AG22_SR)) << 0));
// PAD_NAME: GPIO64 63
rtd_maskl(0xB8000840, 0x00FFFFFF, (((RTD1195_BGA_PIN_AH23 << 4) | (RTD1195_BGA_PIN_AH23_UP << 3) | (RTD1195_BGA_PIN_AH23_PD << 2) |(RTD1195_BGA_PIN_AH23_DS << 1) | (RTD1195_BGA_PIN_AH23_SR)) << 24));
// PAD_NAME: GPIO65 64
rtd_maskl(0xB8000840, 0xFF00FFFF, (((RTD1195_BGA_PIN_AG23 << 4) | (RTD1195_BGA_PIN_AG23_UP << 3) | (RTD1195_BGA_PIN_AG23_PD << 2) |(RTD1195_BGA_PIN_AG23_DS << 1) | (RTD1195_BGA_PIN_AG23_SR)) << 16));
// PAD_NAME: GPIO66 65
rtd_maskl(0xB8000840, 0xFFFF00FF, (((RTD1195_BGA_PIN_AH24 << 4) | (RTD1195_BGA_PIN_AH24_UP << 3) | (RTD1195_BGA_PIN_AH24_PD << 2) |(RTD1195_BGA_PIN_AH24_DS << 1) | (RTD1195_BGA_PIN_AH24_SR)) << 8));
if (RTD1195_BGA_PIN_AH24 == 0x6) { rtd_maskl(0xb80008c4, ~((0x3)<<4), ((0x1&0x3)<<4)); }; // 6: SC_DATA_SRC1,<I/O>
// PAD_NAME: GPIO67 66
rtd_maskl(0xB8000840, 0xFFFFFF00, (((RTD1195_BGA_PIN_AJ24 << 4) | (RTD1195_BGA_PIN_AJ24_UP << 3) | (RTD1195_BGA_PIN_AJ24_PD << 2) |(RTD1195_BGA_PIN_AJ24_DS << 1) | (RTD1195_BGA_PIN_AJ24_SR)) << 0));
// PAD_NAME: GPIO68 67
rtd_maskl(0xB8000844, 0x00FFFFFF, (((RTD1195_BGA_PIN_AG24 << 4) | (RTD1195_BGA_PIN_AG24_UP << 3) | (RTD1195_BGA_PIN_AG24_PD << 2) |(RTD1195_BGA_PIN_AG24_DS << 1) | (RTD1195_BGA_PIN_AG24_SR)) << 24));
if (RTD1195_BGA_PIN_AG24 == 0x6) { rtd_maskl(0xb80008c4, ~((0x3)<<4), ((0x1&0x3)<<4)); }; // 6: SC_CD_SRC1,<I>
// PAD_NAME: A_FP 68
rtd_maskl(0xB8000890, 0x0FFFFFFF, (RTD1195_BGA_PIN_AL21) << 28);
// PAD_NAME: A_FN 69
rtd_maskl(0xB8000890, 0xF0FFFFFF, (RTD1195_BGA_PIN_AK22) << 24);
if (RTD1195_BGA_PIN_AK22 == 0xD) { rtd_maskl(0xb80008c8, ~((0x7)<<12), ((0x1&0x7)<<12)); }; // D: ld_spi0_p2_sck_src1,<I/O>
if (RTD1195_BGA_PIN_AK22 == 0x4) { rtd_maskl(0xb80008c8, ~((0x7)<<8), ((0x1&0x7)<<8)); }; // 4: ld_spi1_p2_sck_src1,<I/O>
// PAD_NAME: A_EP 70
rtd_maskl(0xB8000890, 0xFF0FFFFF, (RTD1195_BGA_PIN_AL22) << 20);
if (RTD1195_BGA_PIN_AL22 == 0xD) { rtd_maskl(0xb80008c4, ~((0x7)<<16), ((0x1&0x7)<<16)); }; // D: ld_spi0_p3_sdo_SRC1,<I/O>
if (RTD1195_BGA_PIN_AL22 == 0x4) { rtd_maskl(0xb80008c4, ~((0x7)<<24), ((0x1&0x7)<<24)); }; // 4: ld_spi1_p3_sdo_SRC1,<I/O>
// PAD_NAME: A_EN 71
rtd_maskl(0xB8000890, 0xFFF0FFFF, (RTD1195_BGA_PIN_AM22) << 16);
if (RTD1195_BGA_PIN_AM22 == 0xD) { rtd_maskl(0xb80008c4, ~((0x7)<<12), ((0x1&0x7)<<12)); }; // D: ld_spi0_p4_sdi_SRC1,<I>
if (RTD1195_BGA_PIN_AM22 == 0x4) { rtd_maskl(0xb80008c4, ~((0x7)<<20), ((0x1&0x7)<<20)); }; // 4: ld_spi1_p4_sdi_SRC1,<I>
// PAD_NAME: A_DP 72
rtd_maskl(0xB8000890, 0xFFFF0FFF, (RTD1195_BGA_PIN_AK23) << 12);
// PAD_NAME: A_DN 73
rtd_maskl(0xB8000890, 0xFFFFF0FF, (RTD1195_BGA_PIN_AM23) << 8);
// PAD_NAME: A_CP 74
rtd_maskl(0xB8000890, 0xFFFFFF0F, (RTD1195_BGA_PIN_AL23) << 4);
// PAD_NAME: A_CN 75
rtd_maskl(0xB8000890, 0xFFFFFFF0, (RTD1195_BGA_PIN_AK24) << 0);
// PAD_NAME: A_BP 76
rtd_maskl(0xB8000894, 0x0FFFFFFF, (RTD1195_BGA_PIN_AL24) << 28);
// PAD_NAME: A_BN 77
rtd_maskl(0xB8000894, 0xF0FFFFFF, (RTD1195_BGA_PIN_AK25) << 24);
// PAD_NAME: A_AP 78
rtd_maskl(0xB8000894, 0xFF0FFFFF, (RTD1195_BGA_PIN_AL25) << 20);
// PAD_NAME: A_AN 79
rtd_maskl(0xB8000894, 0xFFF0FFFF, (RTD1195_BGA_PIN_AM25) << 16);
// PAD_NAME: B_FP 80
rtd_maskl(0xB8000898, 0x0FFFFFFF, (RTD1195_BGA_PIN_AK26) << 28);
// PAD_NAME: B_FN 81
rtd_maskl(0xB8000898, 0xF0FFFFFF, (RTD1195_BGA_PIN_AM26) << 24);
// PAD_NAME: B_EP 82
rtd_maskl(0xB8000898, 0xFF0FFFFF, (RTD1195_BGA_PIN_AL26) << 20);
// PAD_NAME: B_EN 83
rtd_maskl(0xB8000898, 0xFFF0FFFF, (RTD1195_BGA_PIN_AK27) << 16);
// PAD_NAME: C_FP 84
rtd_maskl(0xB80008A0, 0x0FFFFFFF, (RTD1195_BGA_PIN_AL30) << 28);
// PAD_NAME: C_FN 85
rtd_maskl(0xB80008A0, 0xF0FFFFFF, (RTD1195_BGA_PIN_AM31) << 24);
if (RTD1195_BGA_PIN_AM31 == 0xD) { rtd_maskl(0xb80008c8, ~((0x7)<<12), ((0x2&0x7)<<12)); }; // D: ld_spi0_p2_sck_src2,<I/O>
if (RTD1195_BGA_PIN_AM31 == 0x4) { rtd_maskl(0xb80008c8, ~((0x7)<<8), ((0x2&0x7)<<8)); }; // 4: ld_spi1_p2_sck_src2,<I/O>
// PAD_NAME: C_EP 86
rtd_maskl(0xB80008A0, 0xFF0FFFFF, (RTD1195_BGA_PIN_AL31) << 20);
if (RTD1195_BGA_PIN_AL31 == 0xD) { rtd_maskl(0xb80008c4, ~((0x7)<<16), ((0x2&0x7)<<16)); }; // D: ld_spi0_p3_sdo_SRC2,<I/O>
if (RTD1195_BGA_PIN_AL31 == 0x4) { rtd_maskl(0xb80008c4, ~((0x7)<<24), ((0x2&0x7)<<24)); }; // 4: ld_spi1_p3_sdo_SRC2,<I/O>
// PAD_NAME: C_EN 87
rtd_maskl(0xB80008A0, 0xFFF0FFFF, (RTD1195_BGA_PIN_AM32) << 16);
if (RTD1195_BGA_PIN_AM32 == 0xD) { rtd_maskl(0xb80008c4, ~((0x7)<<12), ((0x2&0x7)<<12)); }; // D: ld_spi0_p4_sdi_SRC2,<I>
if (RTD1195_BGA_PIN_AM32 == 0x4) { rtd_maskl(0xb80008c4, ~((0x7)<<20), ((0x2&0x7)<<20)); }; // 4: ld_spi1_p4_sdi_SRC2,<I>
// PAD_NAME: C_DP 88
rtd_maskl(0xB80008A0, 0xFFFF0FFF, (RTD1195_BGA_PIN_AK30) << 12);
if (RTD1195_BGA_PIN_AK30 == 0x7) { rtd_maskl(0xb80008c8, ~((0x3)<<20), ((0x0&0x3)<<20)); }; // 7: VBY1_HTPD_src0,<I>
// PAD_NAME: C_DN 89
rtd_maskl(0xB80008A0, 0xFFFFF0FF, (RTD1195_BGA_PIN_AL32) << 8);
if (RTD1195_BGA_PIN_AL32 == 0x7) { rtd_maskl(0xb80008c8, ~((0x3)<<16), ((0x0&0x3)<<16)); }; // 7: VBY1_LOCK_src0,<I>
// PAD_NAME: C_CP 90
rtd_maskl(0xB80008A0, 0xFFFFFF0F, (RTD1195_BGA_PIN_AK31) << 4);
// PAD_NAME: C_CN 91
rtd_maskl(0xB80008A0, 0xFFFFFFF0, (RTD1195_BGA_PIN_AK32) << 0);
// PAD_NAME: C_BP 92
rtd_maskl(0xB80008A4, 0x0FFFFFFF, (RTD1195_BGA_PIN_AJ31) << 28);
// PAD_NAME: C_BN 93
rtd_maskl(0xB80008A4, 0xF0FFFFFF, (RTD1195_BGA_PIN_AJ32) << 24);
// PAD_NAME: C_AP 94
rtd_maskl(0xB80008A4, 0xFF0FFFFF, (RTD1195_BGA_PIN_AJ30) << 20);
// PAD_NAME: C_AN 95
rtd_maskl(0xB80008A4, 0xFFF0FFFF, (RTD1195_BGA_PIN_AH32) << 16);
// PAD_NAME: D_FP 96
rtd_maskl(0xB80008A8, 0x0FFFFFFF, (RTD1195_BGA_PIN_AH31) << 28);
// PAD_NAME: D_FN 97
rtd_maskl(0xB80008A8, 0xF0FFFFFF, (RTD1195_BGA_PIN_AH30) << 24);
// PAD_NAME: D_EP 98
rtd_maskl(0xB80008A8, 0xFF0FFFFF, (RTD1195_BGA_PIN_AG31) << 20);
if (RTD1195_BGA_PIN_AG31 == 0x7) { rtd_maskl(0xb80008c8, ~((0x3)<<20), ((0x1&0x3)<<20)); }; // 7: VBY1_HTPD_src1,<I>
// PAD_NAME: D_EN 99
rtd_maskl(0xB80008A8, 0xFFF0FFFF, (RTD1195_BGA_PIN_AG30) << 16);
if (RTD1195_BGA_PIN_AG30 == 0x7) { rtd_maskl(0xb80008c8, ~((0x3)<<16), ((0x1&0x3)<<16)); }; // 7: VBY1_LOCK_src1,<I>
// PAD_NAME: GPIO69 100
rtd_maskl(0xB8000844, 0xFF00FFFF, (((RTD1195_BGA_PIN_AJ25 << 4) | (RTD1195_BGA_PIN_AJ25_UP << 3) | (RTD1195_BGA_PIN_AJ25_PD << 2) |(RTD1195_BGA_PIN_AJ25_DS << 1) | (RTD1195_BGA_PIN_AJ25_SR)) << 16));
// PAD_NAME: GPIO70 101
rtd_maskl(0xB8000844, 0xFFFF00FF, (((RTD1195_BGA_PIN_AH25 << 4) | (RTD1195_BGA_PIN_AH25_UP << 3) | (RTD1195_BGA_PIN_AH25_PD << 2) |(RTD1195_BGA_PIN_AH25_DS << 1) | (RTD1195_BGA_PIN_AH25_SR)) << 8));
// PAD_NAME: GPIO71 102
rtd_maskl(0xB8000844, 0xFFFFFF00, (((RTD1195_BGA_PIN_AG25 << 4) | (RTD1195_BGA_PIN_AG25_UP << 3) | (RTD1195_BGA_PIN_AG25_PD << 2) |(RTD1195_BGA_PIN_AG25_DS << 1) | (RTD1195_BGA_PIN_AG25_SR)) << 0));
// PAD_NAME: GPIO72 103
rtd_maskl(0xB8000848, 0x00FFFFFF, (((RTD1195_BGA_PIN_AH26 << 4) | (RTD1195_BGA_PIN_AH26_UP << 3) | (RTD1195_BGA_PIN_AH26_PD << 2) |(RTD1195_BGA_PIN_AH26_DS << 1) | (RTD1195_BGA_PIN_AH26_SR)) << 24));
// PAD_NAME: GPIO73 104
rtd_maskl(0xB8000848, 0xFF00FFFF, (((RTD1195_BGA_PIN_AJ27 << 4) | (RTD1195_BGA_PIN_AJ27_UP << 3) | (RTD1195_BGA_PIN_AJ27_PD << 2) |(RTD1195_BGA_PIN_AJ27_DS << 1) | (RTD1195_BGA_PIN_AJ27_SR)) << 16));
// PAD_NAME: GPIO74 105
rtd_maskl(0xB8000848, 0xFFFF00FF, (((RTD1195_BGA_PIN_AC32 << 4) | (RTD1195_BGA_PIN_AC32_UP << 3) | (RTD1195_BGA_PIN_AC32_PD << 2) |(RTD1195_BGA_PIN_AC32_DS << 1) | (RTD1195_BGA_PIN_AC32_SR)) << 8));
if (RTD1195_BGA_PIN_AC32 == 0x6) { rtd_maskl(0xb80008c4, ~((0x3)<<4), ((0x2&0x3)<<4)); }; // 6: SC_DATA_SRC2,<I/O>
// PAD_NAME: GPIO75 106
rtd_maskl(0xB8000848, 0xFFFFFF00, (((RTD1195_BGA_PIN_AC31 << 4) | (RTD1195_BGA_PIN_AC31_UP << 3) | (RTD1195_BGA_PIN_AC31_PD << 2) |(RTD1195_BGA_PIN_AC31_DS << 1) | (RTD1195_BGA_PIN_AC31_SR)) << 0));
// PAD_NAME: GPIO76 107
rtd_maskl(0xB800084C, 0x00FFFFFF, (((RTD1195_BGA_PIN_AC30 << 4) | (RTD1195_BGA_PIN_AC30_UP << 3) | (RTD1195_BGA_PIN_AC30_PD << 2) |(RTD1195_BGA_PIN_AC30_DS << 1) | (RTD1195_BGA_PIN_AC30_SR)) << 24));
if (RTD1195_BGA_PIN_AC30 == 0x6) { rtd_maskl(0xb80008c4, ~((0x3)<<4), ((0x2&0x3)<<4)); }; // 6: SC_CD_SRC2,<I>
// PAD_NAME: GPIO77 108
rtd_maskl(0xB800084C, 0xFF00FFFF, (((RTD1195_BGA_PIN_AB30 << 4) | (RTD1195_BGA_PIN_AB30_UP << 3) | (RTD1195_BGA_PIN_AB30_PD << 2) |(RTD1195_BGA_PIN_AB30_DS << 1) | (RTD1195_BGA_PIN_AB30_SR)) << 16));
// PAD_NAME: GPIO78 109
rtd_maskl(0xB800084C, 0xFFFF00FF, (((RTD1195_BGA_PIN_AB29 << 4) | (RTD1195_BGA_PIN_AB29_UP << 3) | (RTD1195_BGA_PIN_AB29_PD << 2) |(RTD1195_BGA_PIN_AB29_DS << 1) | (RTD1195_BGA_PIN_AB29_SR)) << 8));
// PAD_NAME: GPIO79 110
rtd_maskl(0xB800084C, 0xFFFFFF00, (((RTD1195_BGA_PIN_AD29 << 4) | (RTD1195_BGA_PIN_AD29_UP << 3) | (RTD1195_BGA_PIN_AD29_PD << 2) |(RTD1195_BGA_PIN_AD29_DS << 1) | (RTD1195_BGA_PIN_AD29_SR)) << 0));
// PAD_NAME: GPIO80 111
rtd_maskl(0xB8000850, 0x00FFFFFF, (((RTD1195_BGA_PIN_AC29 << 4) | (RTD1195_BGA_PIN_AC29_UP << 3) | (RTD1195_BGA_PIN_AC29_PD << 2) |(RTD1195_BGA_PIN_AC29_DS << 1) | (RTD1195_BGA_PIN_AC29_SR)) << 24));
// PAD_NAME: GPIO81 112
rtd_maskl(0xB8000850, 0xFF00FFFF, (((RTD1195_BGA_PIN_AC28 << 4) | (RTD1195_BGA_PIN_AC28_UP << 3) | (RTD1195_BGA_PIN_AC28_PD << 2) |(RTD1195_BGA_PIN_AC28_DS << 1) | (RTD1195_BGA_PIN_AC28_SR)) << 16));
// PAD_NAME: GPIO82 113
rtd_maskl(0xB8000850, 0xFFFF00FF, (((RTD1195_BGA_PIN_AB28 << 4) | (RTD1195_BGA_PIN_AB28_UP << 3) | (RTD1195_BGA_PIN_AB28_PD << 2) |(RTD1195_BGA_PIN_AB28_DS << 1) | (RTD1195_BGA_PIN_AB28_SR)) << 8));
// PAD_NAME: GPIO83 114
rtd_maskl(0xB8000850, 0xFFFFFF00, (((RTD1195_BGA_PIN_T27 << 4) | (RTD1195_BGA_PIN_T27_UP << 3) | (RTD1195_BGA_PIN_T27_PD << 2) |(RTD1195_BGA_PIN_T27_DS << 1) | (RTD1195_BGA_PIN_T27_SR)) << 0));
// PAD_NAME: GPIO84 115
rtd_maskl(0xB8000854, 0x00FFFFFF, (((RTD1195_BGA_PIN_R27 << 4) | (RTD1195_BGA_PIN_R27_UP << 3) | (RTD1195_BGA_PIN_R27_PD << 2) |(RTD1195_BGA_PIN_R27_DS << 1) | (RTD1195_BGA_PIN_R27_SR)) << 24));
// PAD_NAME: GPIO0 116
rtd_maskl(0xB8000800, 0x00FFFFFF, (((RTD1195_BGA_PIN_G5 << 4) | (RTD1195_BGA_PIN_G5_UP << 3) | (RTD1195_BGA_PIN_G5_PD << 2) |(RTD1195_BGA_PIN_G5_DS << 1) | (RTD1195_BGA_PIN_G5_SR)) << 24));
if (RTD1195_BGA_PIN_G5 == 0x7) { rtd_maskl(0xb80008c8, ~((0x3)<<20), ((0x2&0x3)<<20)); }; // 7: VBY1_HTPD_src2,<I>
if (RTD1195_BGA_PIN_G5 == 0x6) { rtd_maskl(0xb80008c8, ~((0x1)<<28), ((0x0&0x1)<<28)); }; // 6: EPI_LOCK_src0,<I>
// PAD_NAME: GPIO117 117
rtd_maskl(0xB8000858, 0xFF00FFFF, (((RTD1195_BGA_PIN_B8 << 4) | (RTD1195_BGA_PIN_B8_UP << 3) | (RTD1195_BGA_PIN_B8_PD << 2) |(RTD1195_BGA_PIN_B8_DS << 1) | (RTD1195_BGA_PIN_B8_SR)) << 16));
// PAD_NAME: GPIO118 118
rtd_maskl(0xB8000858, 0xFFFF00FF, (((RTD1195_BGA_PIN_C8 << 4) | (RTD1195_BGA_PIN_C8_UP << 3) | (RTD1195_BGA_PIN_C8_PD << 2) |(RTD1195_BGA_PIN_C8_DS << 1) | (RTD1195_BGA_PIN_C8_SR)) << 8));
// PAD_NAME: GPIO119 119
rtd_maskl(0xB8000858, 0xFFFFFF00, (((RTD1195_BGA_PIN_D8 << 4) | (RTD1195_BGA_PIN_D8_UP << 3) | (RTD1195_BGA_PIN_D8_PD << 2) |(RTD1195_BGA_PIN_D8_DS << 1) | (RTD1195_BGA_PIN_D8_SR)) << 0));
// PAD_NAME: GPIO120 120
rtd_maskl(0xB800085C, 0x00FFFFFF, (((RTD1195_BGA_PIN_E8 << 4) | (RTD1195_BGA_PIN_E8_UP << 3) | (RTD1195_BGA_PIN_E8_PD << 2) |(RTD1195_BGA_PIN_E8_DS << 1) | (RTD1195_BGA_PIN_E8_SR)) << 24));
// PAD_NAME: GPIO121 121
rtd_maskl(0xB800085C, 0xFF00FFFF, (((RTD1195_BGA_PIN_A7 << 4) | (RTD1195_BGA_PIN_A7_UP << 3) | (RTD1195_BGA_PIN_A7_PD << 2) |(RTD1195_BGA_PIN_A7_DS << 1) | (RTD1195_BGA_PIN_A7_SR)) << 16));
// PAD_NAME: GPIO122 122
rtd_maskl(0xB800085C, 0xFFFF00FF, (((RTD1195_BGA_PIN_B7 << 4) | (RTD1195_BGA_PIN_B7_UP << 3) | (RTD1195_BGA_PIN_B7_PD << 2) |(RTD1195_BGA_PIN_B7_DS << 1) | (RTD1195_BGA_PIN_B7_SR)) << 8));
if (RTD1195_BGA_PIN_B7 == 0xA) { rtd_maskl(0xb80008c4, ~((0x1)<<28), ((0x0&0x1)<<28)); }; // A: I2S_in_WCLK_SRC0,<I>
// PAD_NAME: GPIO123 123
rtd_maskl(0xB800085C, 0xFFFFFF00, (((RTD1195_BGA_PIN_C7 << 4) | (RTD1195_BGA_PIN_C7_UP << 3) | (RTD1195_BGA_PIN_C7_PD << 2) |(RTD1195_BGA_PIN_C7_DS << 1) | (RTD1195_BGA_PIN_C7_SR)) << 0));
if (RTD1195_BGA_PIN_C7 == 0xD) { rtd_maskl(0xb80008c8, ~((0x7)<<12), ((0x4&0x7)<<12)); }; // D: ld_spi0_p2_sck_src4,<I/O>
if (RTD1195_BGA_PIN_C7 == 0xA) { rtd_maskl(0xb80008c4, ~((0x1)<<28), ((0x0&0x1)<<28)); }; // A: I2S_in_MCLK_SRC0,<I>
if (RTD1195_BGA_PIN_C7 == 0x7) { rtd_maskl(0xb80008c8, ~((0x3)<<16), ((0x2&0x3)<<16)); }; // 7: VBY1_LOCK_src2,<I>
if (RTD1195_BGA_PIN_C7 == 0x6) { rtd_maskl(0xb80008c8, ~((0x1)<<28), ((0x1&0x1)<<28)); }; // 6: EPI_LOCK_src1,<I>
if (RTD1195_BGA_PIN_C7 == 0x4) { rtd_maskl(0xb80008c8, ~((0x7)<<8), ((0x4&0x7)<<8)); }; // 4: ld_spi1_p2_sck_src4,<I/O>
// PAD_NAME: GPIO124 124
rtd_maskl(0xB8000860, 0x00FFFFFF, (((RTD1195_BGA_PIN_D7 << 4) | (RTD1195_BGA_PIN_D7_UP << 3) | (RTD1195_BGA_PIN_D7_PD << 2) |(RTD1195_BGA_PIN_D7_DS << 1) | (RTD1195_BGA_PIN_D7_SR)) << 24));
if (RTD1195_BGA_PIN_D7 == 0xD) { rtd_maskl(0xb80008c4, ~((0x7)<<16), ((0x4&0x7)<<16)); }; // D: ld_spi0_p3_sdo_SRC4,<I/O>
if (RTD1195_BGA_PIN_D7 == 0x4) { rtd_maskl(0xb80008c4, ~((0x7)<<24), ((0x4&0x7)<<24)); }; // 4: ld_spi1_p3_sdo_SRC4,<I/O>
// PAD_NAME: GPIO125 125
rtd_maskl(0xB8000860, 0xFF00FFFF, (((RTD1195_BGA_PIN_B6 << 4) | (RTD1195_BGA_PIN_B6_UP << 3) | (RTD1195_BGA_PIN_B6_PD << 2) |(RTD1195_BGA_PIN_B6_DS << 1) | (RTD1195_BGA_PIN_B6_SR)) << 16));
if (RTD1195_BGA_PIN_B6 == 0x9) { rtd_maskl(0xb80008c0, ~((0x3)<<8), ((0x2&0x3)<<8)); }; // 9: uart2_rxdi_src2,<I>
if (RTD1195_BGA_PIN_B6 == 0x5) { rtd_maskl(0xb80008c0, ~((0x1)<<4), ((0x0&0x1)<<4)); }; // 5: I2C2_SCL_SRC0,<I/O>
// PAD_NAME: GPIO126 126
rtd_maskl(0xB8000860, 0xFFFF00FF, (((RTD1195_BGA_PIN_C6 << 4) | (RTD1195_BGA_PIN_C6_UP << 3) | (RTD1195_BGA_PIN_C6_PD << 2) |(RTD1195_BGA_PIN_C6_DS << 1) | (RTD1195_BGA_PIN_C6_SR)) << 8));
if (RTD1195_BGA_PIN_C6 == 0xA) { rtd_maskl(0xb80008c4, ~((0x1)<<28), ((0x0&0x1)<<28)); }; // A: I2S_in_Data1_SRC0,<I>
if (RTD1195_BGA_PIN_C6 == 0x6) { rtd_maskl(0xb80008c4, ~((0x3)<<4), ((0x3&0x3)<<4)); }; // 6: SC_DATA_SRC3,<I/O>
if (RTD1195_BGA_PIN_C6 == 0x5) { rtd_maskl(0xb80008c0, ~((0x1)<<4), ((0x0&0x1)<<4)); }; // 5: I2C2_SDA_SRC0,<I/O>
// PAD_NAME: GPIO127 127
rtd_maskl(0xB8000860, 0xFFFFFF00, (((RTD1195_BGA_PIN_A5 << 4) | (RTD1195_BGA_PIN_A5_UP << 3) | (RTD1195_BGA_PIN_A5_PD << 2) |(RTD1195_BGA_PIN_A5_DS << 1) | (RTD1195_BGA_PIN_A5_SR)) << 0));
if (RTD1195_BGA_PIN_A5 == 0xD) { rtd_maskl(0xb80008c4, ~((0x7)<<12), ((0x4&0x7)<<12)); }; // D: ld_spi0_p4_sdi_SRC4,<I>
if (RTD1195_BGA_PIN_A5 == 0xA) { rtd_maskl(0xb80008c4, ~((0x1)<<28), ((0x1&0x1)<<28)); }; // A: I2S_in_WCLK_SRC1,<I>
if (RTD1195_BGA_PIN_A5 == 0x4) { rtd_maskl(0xb80008c4, ~((0x7)<<20), ((0x4&0x7)<<20)); }; // 4: ld_spi1_p4_sdi_SRC4,<I>
// PAD_NAME: GPIO128 128
rtd_maskl(0xB8000864, 0x00FFFFFF, (((RTD1195_BGA_PIN_B5 << 4) | (RTD1195_BGA_PIN_B5_UP << 3) | (RTD1195_BGA_PIN_B5_PD << 2) |(RTD1195_BGA_PIN_B5_DS << 1) | (RTD1195_BGA_PIN_B5_SR)) << 24));
if (RTD1195_BGA_PIN_B5 == 0xA) { rtd_maskl(0xb80008c4, ~((0x1)<<28), ((0x1&0x1)<<28)); }; // A: I2S_in_MCLK_SRC1,<I>
if (RTD1195_BGA_PIN_B5 == 0x9) { rtd_maskl(0xb80602a0, ~((0x3)<<12), ((0x0&0x3)<<12)); }; // 9: uart0_rxdi_src0,<I>
if (RTD1195_BGA_PIN_B5 == 0x8) { rtd_maskl(0xb80008c4, ~((0x7)<<8), ((0x3&0x7)<<8)); }; // 8: uart1_rxdi_src3,<I>
if (RTD1195_BGA_PIN_B5 == 0x7) { rtd_maskl(0xb80008c8, ~((0x3)<<20), ((0x3&0x3)<<20)); }; // 7: VBY1_HTPD_src3,<I>
if (RTD1195_BGA_PIN_B5 == 0x5) { rtd_maskl(0xb80008c0, ~((0x1)<<4), ((0x1&0x1)<<4)); }; // 5: I2C2_SCL_SRC1,<I/O>
// PAD_NAME: GPIO129 129
rtd_maskl(0xB8000864, 0xFF00FFFF, (((RTD1195_BGA_PIN_C5 << 4) | (RTD1195_BGA_PIN_C5_UP << 3) | (RTD1195_BGA_PIN_C5_PD << 2) |(RTD1195_BGA_PIN_C5_DS << 1) | (RTD1195_BGA_PIN_C5_SR)) << 16));
if (RTD1195_BGA_PIN_C5 == 0xD) { rtd_maskl(0xb80008c8, ~((0x7)<<12), ((0x5&0x7)<<12)); }; // D: ld_spi0_p2_sck_src5,<I/O>
if (RTD1195_BGA_PIN_C5 == 0xA) { rtd_maskl(0xb80008c4, ~((0x1)<<28), ((0x1&0x1)<<28)); }; // A: I2S_in_Data1_SRC1,<I>
if (RTD1195_BGA_PIN_C5 == 0x7) { rtd_maskl(0xb80008c8, ~((0x3)<<16), ((0x3&0x3)<<16)); }; // 7: VBY1_LOCK_src3,<I>
if (RTD1195_BGA_PIN_C5 == 0x6) { rtd_maskl(0xb80008c4, ~((0x3)<<4), ((0x3&0x3)<<4)); }; // 6: SC_CD_SRC3,<I>
if (RTD1195_BGA_PIN_C5 == 0x5) { rtd_maskl(0xb80008c0, ~((0x1)<<4), ((0x1&0x1)<<4)); }; // 5: I2C2_SDA_SRC1,<I/O>
if (RTD1195_BGA_PIN_C5 == 0x4) { rtd_maskl(0xb80008c8, ~((0x7)<<8), ((0x5&0x7)<<8)); }; // 4: ld_spi1_p2_sck_src5,<I/O>
// PAD_NAME: GPIO130 130
rtd_maskl(0xB8000864, 0xFFFF00FF, (((RTD1195_BGA_PIN_B4 << 4) | (RTD1195_BGA_PIN_B4_UP << 3) | (RTD1195_BGA_PIN_B4_PD << 2) |(RTD1195_BGA_PIN_B4_DS << 1) | (RTD1195_BGA_PIN_B4_SR)) << 8));
// PAD_NAME: GPIO131 131
rtd_maskl(0xB8000864, 0xFFFFFF00, (((RTD1195_BGA_PIN_C4 << 4) | (RTD1195_BGA_PIN_C4_UP << 3) | (RTD1195_BGA_PIN_C4_PD << 2) |(RTD1195_BGA_PIN_C4_DS << 1) | (RTD1195_BGA_PIN_C4_SR)) << 0));
// PAD_NAME: LSADC_REF 132
rtd_maskl(0xB8060208, 0xF0FFFFFF, (RTD1195_BGA_PIN_E1) << 24);
// PAD_NAME: LSADC0 133
rtd_maskl(0xB8060208, 0xFFFFFFF0, (RTD1195_BGA_PIN_E2) << 0);
// PAD_NAME: LSADC1 134
rtd_maskl(0xB8060208, 0xFFFFFF0F, (RTD1195_BGA_PIN_E3) << 4);
// PAD_NAME: LSADC2 135
rtd_maskl(0xB8060208, 0xFFFFF0FF, (RTD1195_BGA_PIN_F2) << 8);
// PAD_NAME: LSADC4 136
rtd_maskl(0xB8060208, 0xFFFF0FFF, (RTD1195_BGA_PIN_F3) << 12);
// PAD_NAME: LSADC6 137
rtd_maskl(0xB8060208, 0xFFF0FFFF, (RTD1195_BGA_PIN_G2) << 16);
// PAD_NAME: LSADC7 138
rtd_maskl(0xB8060208, 0xFF0FFFFF, (RTD1195_BGA_PIN_G3) << 20);
// PAD_NAME: ST_GPIO8 139
rtd_maskl(0xB806022C, 0xFFFFFF00, (((RTD1195_BGA_PIN_J6 << 4) | (RTD1195_BGA_PIN_J6_UP << 3) | (RTD1195_BGA_PIN_J6_PD << 2) |(RTD1195_BGA_PIN_J6_DS << 1) | (RTD1195_BGA_PIN_J6_SR)) << 0));
// PAD_NAME: ST_GPIO9 140
rtd_maskl(0xB806022C, 0xFFFF00FF, (((RTD1195_BGA_PIN_K5 << 4) | (RTD1195_BGA_PIN_K5_UP << 3) | (RTD1195_BGA_PIN_K5_PD << 2) |(RTD1195_BGA_PIN_K5_DS << 1) | (RTD1195_BGA_PIN_K5_SR)) << 8));
// PAD_NAME: ST_GPIO0 141
rtd_maskl(0xB8060234, 0xFFFFFF00, (((RTD1195_BGA_PIN_J5 << 4) | (RTD1195_BGA_PIN_J5_UP << 3) | (RTD1195_BGA_PIN_J5_PD << 2) |(RTD1195_BGA_PIN_J5_DS << 1) | (RTD1195_BGA_PIN_J5_SR)) << 0));
// PAD_NAME: ST_GPIO10 142
rtd_maskl(0xB806022C, 0xFF00FFFF, (((RTD1195_BGA_PIN_M5 << 4) | (RTD1195_BGA_PIN_M5_UP << 3) | (RTD1195_BGA_PIN_M5_PD << 2) |(RTD1195_BGA_PIN_M5_DS << 1) | (RTD1195_BGA_PIN_M5_SR)) << 16));
// PAD_NAME: ST_GPIO1 143
rtd_maskl(0xB8060234, 0xFFFF00FF, (((RTD1195_BGA_PIN_K4 << 4) | (RTD1195_BGA_PIN_K4_UP << 3) | (RTD1195_BGA_PIN_K4_PD << 2) |(RTD1195_BGA_PIN_K4_DS << 1) | (RTD1195_BGA_PIN_K4_SR)) << 8));
// PAD_NAME: ST_GPIO11 144
rtd_maskl(0xB806022C, 0x00FFFFFF, (((RTD1195_BGA_PIN_N4 << 4) | (RTD1195_BGA_PIN_N4_UP << 3) | (RTD1195_BGA_PIN_N4_PD << 2) |(RTD1195_BGA_PIN_N4_DS << 1) | (RTD1195_BGA_PIN_N4_SR)) << 24));
// PAD_NAME: ST_GPIO2 145
rtd_maskl(0xB8060234, 0xFF00FFFF, (((RTD1195_BGA_PIN_K6 << 4) | (RTD1195_BGA_PIN_K6_UP << 3) | (RTD1195_BGA_PIN_K6_PD << 2) |(RTD1195_BGA_PIN_K6_DS << 1) | (RTD1195_BGA_PIN_K6_SR)) << 16));
// PAD_NAME: ST_GPIO3 146
rtd_maskl(0xB8060234, 0x00FFFFFF, (((RTD1195_BGA_PIN_M6 << 4) | (RTD1195_BGA_PIN_M6_UP << 3) | (RTD1195_BGA_PIN_M6_PD << 2) |(RTD1195_BGA_PIN_M6_DS << 1) | (RTD1195_BGA_PIN_M6_SR)) << 24));
// PAD_NAME: ST_GPIO12 147
rtd_maskl(0xB8060228, 0xFFFFFF00, (((RTD1195_BGA_PIN_N6 << 4) | (RTD1195_BGA_PIN_N6_UP << 3) | (RTD1195_BGA_PIN_N6_PD << 2) |(RTD1195_BGA_PIN_N6_DS << 1) | (RTD1195_BGA_PIN_N6_SR)) << 0));
// PAD_NAME: ST_GPIO4 148
rtd_maskl(0xB8060230, 0xFFFFFF00, (((RTD1195_BGA_PIN_N5 << 4) | (RTD1195_BGA_PIN_N5_UP << 3) | (RTD1195_BGA_PIN_N5_PD << 2) |(RTD1195_BGA_PIN_N5_DS << 1) | (RTD1195_BGA_PIN_N5_SR)) << 0));
// PAD_NAME: ST_GPIO5 149
rtd_maskl(0xB8060230, 0xFFFF00FF, (((RTD1195_BGA_PIN_R5 << 4) | (RTD1195_BGA_PIN_R5_UP << 3) | (RTD1195_BGA_PIN_R5_PD << 2) |(RTD1195_BGA_PIN_R5_DS << 1) | (RTD1195_BGA_PIN_R5_SR)) << 8));
// PAD_NAME: ST_GPIO6 150
rtd_maskl(0xB8060230, 0xFF00FFFF, (((RTD1195_BGA_PIN_R6 << 4) | (RTD1195_BGA_PIN_R6_UP << 3) | (RTD1195_BGA_PIN_R6_PD << 2) |(RTD1195_BGA_PIN_R6_DS << 1) | (RTD1195_BGA_PIN_R6_SR)) << 16));
// PAD_NAME: ST_GPIO7 151
rtd_maskl(0xB8060230, 0x00FFFFFF, (((RTD1195_BGA_PIN_T4 << 4) | (RTD1195_BGA_PIN_T4_UP << 3) | (RTD1195_BGA_PIN_T4_PD << 2) |(RTD1195_BGA_PIN_T4_DS << 1) | (RTD1195_BGA_PIN_T4_SR)) << 24));
// PAD_NAME: ST_GPIO22 152
rtd_maskl(0xB8060228, 0x00FFFFFF, (((RTD1195_BGA_PIN_U6 << 4) | (RTD1195_BGA_PIN_U6_UP << 3) | (RTD1195_BGA_PIN_U6_PD << 2) |(RTD1195_BGA_PIN_U6_DS << 1) | (RTD1195_BGA_PIN_U6_SR)) << 24));
if (RTD1195_BGA_PIN_U6 == 0x9) { rtd_maskl(0xb80602a0, ~((0x3)<<12), ((0x1&0x3)<<12)); }; // 9: uart0_rxdi_src1,<I>
if (RTD1195_BGA_PIN_U6 == 0x8) { rtd_maskl(0xb80008c4, ~((0x7)<<8), ((0x4&0x7)<<8)); }; // 8: uart1_rxdi_src4,<I>
if (RTD1195_BGA_PIN_U6 == 0x5) { rtd_maskl(0xb80602a0, ~((0x3)<<8), ((0x0&0x3)<<8)); }; // 5: I2C0_SCL_SRC0,<I/O>
// PAD_NAME: VSCL 153
rtd_maskl(0xB8060200, 0xFFFF00FF, (((RTD1195_BGA_PIN_U5 << 4) | (RTD1195_BGA_PIN_U5_UP << 3) | (RTD1195_BGA_PIN_U5_PD << 2) |(RTD1195_BGA_PIN_U5_DS << 1) | (RTD1195_BGA_PIN_U5_SR)) << 8));
if (RTD1195_BGA_PIN_U5 == 0x9) { rtd_maskl(0xb80602a0, ~((0x3)<<12), ((0x2&0x3)<<12)); }; // 9: uart0_rxdi_src2,<I>
if (RTD1195_BGA_PIN_U5 == 0x8) { rtd_maskl(0xb80008c4, ~((0x7)<<8), ((0x5&0x7)<<8)); }; // 8: uart1_rxdi_src5,<I>
if (RTD1195_BGA_PIN_U5 == 0x7) { rtd_maskl(0xb80602a0, ~((0x3)<<0), ((0x0&0x3)<<0)); }; // 7: ISO_DDC_SCL_src0,<I>
if (RTD1195_BGA_PIN_U5 == 0x5) { rtd_maskl(0xb80602a0, ~((0x3)<<8), ((0x1&0x3)<<8)); }; // 5: I2C0_SCL_SRC1,<I/O>
// PAD_NAME: ST_GPIO13 154
rtd_maskl(0xB8060228, 0xFFFF00FF, (((RTD1195_BGA_PIN_T5 << 4) | (RTD1195_BGA_PIN_T5_UP << 3) | (RTD1195_BGA_PIN_T5_PD << 2) |(RTD1195_BGA_PIN_T5_DS << 1) | (RTD1195_BGA_PIN_T5_SR)) << 8));
if (RTD1195_BGA_PIN_T5 == 0x7) { rtd_maskl(0xb80602a0, ~((0x1)<<4), ((0x0&0x1)<<4)); }; // 7: irrx_src0,<I>
// PAD_NAME: ST_GPIO26 155
rtd_maskl(0xB8060224, 0xFFFF00FF, (((RTD1195_BGA_PIN_H4 << 4) | (RTD1195_BGA_PIN_H4_UP << 3) | (RTD1195_BGA_PIN_H4_PD << 2) |(RTD1195_BGA_PIN_H4_DS << 1) | (RTD1195_BGA_PIN_H4_SR)) << 8));
// PAD_NAME: ST_GPIO21 156
rtd_maskl(0xB8060228, 0xFF00FFFF, (((RTD1195_BGA_PIN_T6 << 4) | (RTD1195_BGA_PIN_T6_UP << 3) | (RTD1195_BGA_PIN_T6_PD << 2) |(RTD1195_BGA_PIN_T6_DS << 1) | (RTD1195_BGA_PIN_T6_SR)) << 16));
if (RTD1195_BGA_PIN_T6 == 0x7) { rtd_maskl(0xb80602a0, ~((0x1)<<4), ((0x1&0x1)<<4)); }; // 7: irrx_src1,<I>
// PAD_NAME: ST_GPIO28 157
rtd_maskl(0xB8060224, 0x00FFFFFF, (((RTD1195_BGA_PIN_P4 << 4) | (RTD1195_BGA_PIN_P4_UP << 3) | (RTD1195_BGA_PIN_P4_PD << 2) |(RTD1195_BGA_PIN_P4_DS << 1) | (RTD1195_BGA_PIN_P4_SR)) << 24));
// PAD_NAME: ST_GPIO23 158
rtd_maskl(0xB8060224, 0xFFFFFF00, (((RTD1195_BGA_PIN_V5 << 4) | (RTD1195_BGA_PIN_V5_UP << 3) | (RTD1195_BGA_PIN_V5_PD << 2) |(RTD1195_BGA_PIN_V5_DS << 1) | (RTD1195_BGA_PIN_V5_SR)) << 0));
if (RTD1195_BGA_PIN_V5 == 0x5) { rtd_maskl(0xb80602a0, ~((0x3)<<8), ((0x0&0x3)<<8)); }; // 5: I2C0_SDA_SRC0,<I/O>
// PAD_NAME: VSDA 159
rtd_maskl(0xB8060200, 0xFFFFFF00, (((RTD1195_BGA_PIN_U4 << 4) | (RTD1195_BGA_PIN_U4_UP << 3) | (RTD1195_BGA_PIN_U4_PD << 2) |(RTD1195_BGA_PIN_U4_DS << 1) | (RTD1195_BGA_PIN_U4_SR)) << 0));
if (RTD1195_BGA_PIN_U4 == 0x7) { rtd_maskl(0xb80602a0, ~((0x3)<<0), ((0x0&0x3)<<0)); }; // 7: ISO_DDC_SDA_src0,<I/O>
if (RTD1195_BGA_PIN_U4 == 0x5) { rtd_maskl(0xb80602a0, ~((0x3)<<8), ((0x1&0x3)<<8)); }; // 5: I2C0_SDA_SRC1,<I/O>
// PAD_NAME: ST_GPIO30 160
rtd_maskl(0xB8060200, 0xFF00FFFF, (((RTD1195_BGA_PIN_H5 << 4) | (RTD1195_BGA_PIN_H5_UP << 3) | (RTD1195_BGA_PIN_H5_PD << 2) |(RTD1195_BGA_PIN_H5_DS << 1) | (RTD1195_BGA_PIN_H5_SR)) << 16));
if (RTD1195_BGA_PIN_H5 == 0x7) { rtd_maskl(0xb80602a0, ~((0x3)<<0), ((0x1&0x3)<<0)); }; // 7: ISO_DDC_SDA_src1,<I/O>
if (RTD1195_BGA_PIN_H5 == 0x5) { rtd_maskl(0xb80602a0, ~((0x3)<<8), ((0x2&0x3)<<8)); }; // 5: I2C0_SDA_SRC2,<I/O>
// PAD_NAME: ST_GPIO27 161
rtd_maskl(0xB8060224, 0xFF00FFFF, (((RTD1195_BGA_PIN_L4 << 4) | (RTD1195_BGA_PIN_L4_UP << 3) | (RTD1195_BGA_PIN_L4_PD << 2) |(RTD1195_BGA_PIN_L4_DS << 1) | (RTD1195_BGA_PIN_L4_SR)) << 16));
// PAD_NAME: ST_GPIO32 162
rtd_maskl(0xB8060204, 0xFFFFFF00, (((RTD1195_BGA_PIN_L5 << 4) | (RTD1195_BGA_PIN_L5_UP << 3) | (RTD1195_BGA_PIN_L5_PD << 2) |(RTD1195_BGA_PIN_L5_DS << 1) | (RTD1195_BGA_PIN_L5_SR)) << 0));
if (RTD1195_BGA_PIN_L5 == 0x7) { rtd_maskl(0xb80602a0, ~((0x3)<<0), ((0x2&0x3)<<0)); }; // 7: ISO_DDC_SDA_src2,<I/O>
// PAD_NAME: ST_GPIO29 163
rtd_maskl(0xB8060200, 0x00FFFFFF, (((RTD1195_BGA_PIN_H6 << 4) | (RTD1195_BGA_PIN_H6_UP << 3) | (RTD1195_BGA_PIN_H6_PD << 2) |(RTD1195_BGA_PIN_H6_DS << 1) | (RTD1195_BGA_PIN_H6_SR)) << 24));
if (RTD1195_BGA_PIN_H6 == 0x7) { rtd_maskl(0xb80602a0, ~((0x3)<<0), ((0x1&0x3)<<0)); }; // 7: ISO_DDC_SCL_src1,<I>
if (RTD1195_BGA_PIN_H6 == 0x5) { rtd_maskl(0xb80602a0, ~((0x3)<<8), ((0x2&0x3)<<8)); }; // 5: I2C0_SCL_SRC2,<I/O>
// PAD_NAME: ST_GPIO34 164
rtd_maskl(0xB8060204, 0xFF00FFFF, (((RTD1195_BGA_PIN_P5 << 4) | (RTD1195_BGA_PIN_P5_UP << 3) | (RTD1195_BGA_PIN_P5_PD << 2) |(RTD1195_BGA_PIN_P5_DS << 1) | (RTD1195_BGA_PIN_P5_SR)) << 16));
if (RTD1195_BGA_PIN_P5 == 0x7) { rtd_maskl(0xb80602a0, ~((0x3)<<0), ((0x3&0x3)<<0)); }; // 7: ISO_DDC_SDA_src3,<I/O>
if (RTD1195_BGA_PIN_P5 == 0x5) { rtd_maskl(0xb80602a0, ~((0x3)<<8), ((0x3&0x3)<<8)); }; // 5: I2C0_SDA_SRC3,<I/O>
// PAD_NAME: ST_GPIO31 165
rtd_maskl(0xB8060204, 0xFFFF00FF, (((RTD1195_BGA_PIN_L6 << 4) | (RTD1195_BGA_PIN_L6_UP << 3) | (RTD1195_BGA_PIN_L6_PD << 2) |(RTD1195_BGA_PIN_L6_DS << 1) | (RTD1195_BGA_PIN_L6_SR)) << 8));
if (RTD1195_BGA_PIN_L6 == 0x7) { rtd_maskl(0xb80602a0, ~((0x3)<<0), ((0x2&0x3)<<0)); }; // 7: ISO_DDC_SCL_src2,<I>
// PAD_NAME: ST_GPIO35 166
rtd_maskl(0xB8060220, 0xFFFFFF00, (((RTD1195_BGA_PIN_V6 << 4) | (RTD1195_BGA_PIN_V6_UP << 3) | (RTD1195_BGA_PIN_V6_PD << 2) |(RTD1195_BGA_PIN_V6_DS << 1) | (RTD1195_BGA_PIN_V6_SR)) << 0));
// PAD_NAME: ST_GPIO33 167
rtd_maskl(0xB8060204, 0x00FFFFFF, (((RTD1195_BGA_PIN_P6 << 4) | (RTD1195_BGA_PIN_P6_UP << 3) | (RTD1195_BGA_PIN_P6_PD << 2) |(RTD1195_BGA_PIN_P6_DS << 1) | (RTD1195_BGA_PIN_P6_SR)) << 24));
if (RTD1195_BGA_PIN_P6 == 0x7) { rtd_maskl(0xb80602a0, ~((0x3)<<0), ((0x3&0x3)<<0)); }; // 7: ISO_DDC_SCL_src3,<I>
if (RTD1195_BGA_PIN_P6 == 0x5) { rtd_maskl(0xb80602a0, ~((0x3)<<8), ((0x3&0x3)<<8)); }; // 5: I2C0_SCL_SRC3,<I/O>
// PAD_NAME: FSW0 168
rtd_maskl(0xB80008B4, 0x0FFFFFFF, (RTD1195_BGA_PIN_Y5) << 28);
// PAD_NAME: FSW1 169
rtd_maskl(0xB80008B4, 0xF0FFFFFF, (RTD1195_BGA_PIN_Y6) << 24);
// PAD_NAME: VIN11P 170
rtd_maskl(0xB80008B0, 0xFFF00FFF, (((RTD1195_BGA_PIN_W6 << 4) | (RTD1195_BGA_PIN_W6_UP << 3) | (RTD1195_BGA_PIN_W6_PD << 2) |(RTD1195_BGA_PIN_W6_DS << 1) | (RTD1195_BGA_PIN_W6_SR)) << 12));
// PAD_NAME: VIN14P 171
rtd_maskl(0xB80008B0, 0xFF00FFFF, (((RTD1195_BGA_PIN_W4 << 4) | (RTD1195_BGA_PIN_W4_UP << 3) | (RTD1195_BGA_PIN_W4_PD << 2) |(RTD1195_BGA_PIN_W4_DS << 1) | (RTD1195_BGA_PIN_W4_SR)) << 16));
// PAD_NAME: VIN13P 172
rtd_maskl(0xB80008B0, 0xF00FFFFF, (((RTD1195_BGA_PIN_AC2 << 4) | (RTD1195_BGA_PIN_AC2_UP << 3) | (RTD1195_BGA_PIN_AC2_PD << 2) |(RTD1195_BGA_PIN_AC2_DS << 1) | (RTD1195_BGA_PIN_AC2_SR)) << 20));
// PAD_NAME: VIN10P 173
rtd_maskl(0xB80008B0, 0x00FFFFFF, (((RTD1195_BGA_PIN_AC3 << 4) | (RTD1195_BGA_PIN_AC3_UP << 3) | (RTD1195_BGA_PIN_AC3_PD << 2) |(RTD1195_BGA_PIN_AC3_DS << 1) | (RTD1195_BGA_PIN_AC3_SR)) << 24));
if (RTD1195_BGA_PIN_AC3 == 0x8) { rtd_maskl(0xb80008c4, ~((0x7)<<8), ((0x6&0x7)<<8)); }; // 8: uart1_rxdi_src6,<I>
// PAD_NAME: GPIO138 174
rtd_maskl(0xB8000868, 0xFFFF00FF, (((RTD1195_BGA_PIN_Y4 << 4) | (RTD1195_BGA_PIN_Y4_UP << 3) | (RTD1195_BGA_PIN_Y4_PD << 2) |(RTD1195_BGA_PIN_Y4_DS << 1) | (RTD1195_BGA_PIN_Y4_SR)) << 8));
if (RTD1195_BGA_PIN_Y4 == 0xB) { rtd_maskl(0xb80008c8, ~((0x1)<<24), ((0x0&0x1)<<24)); }; // B: SPDIF_IN_src0,<I>
// PAD_NAME: GPIO139 175
rtd_maskl(0xB8000868, 0xFFFFFF00, (((RTD1195_BGA_PIN_AA5 << 4) | (RTD1195_BGA_PIN_AA5_UP << 3) | (RTD1195_BGA_PIN_AA5_PD << 2) |(RTD1195_BGA_PIN_AA5_DS << 1) | (RTD1195_BGA_PIN_AA5_SR)) << 0));
if (RTD1195_BGA_PIN_AA5 == 0xB) { rtd_maskl(0xb80008c8, ~((0x1)<<24), ((0x1&0x1)<<24)); }; // B: SPDIF_IN_src1,<I>
// PAD_NAME: GPIO140 176
rtd_maskl(0xB800086C, 0x00FFFFFF, (((RTD1195_BGA_PIN_AA6 << 4) | (RTD1195_BGA_PIN_AA6_UP << 3) | (RTD1195_BGA_PIN_AA6_PD << 2) |(RTD1195_BGA_PIN_AA6_DS << 1) | (RTD1195_BGA_PIN_AA6_SR)) << 24));
// PAD_NAME: GPIO141 177
rtd_maskl(0xB800086C, 0xFF00FFFF, (((RTD1195_BGA_PIN_AB5 << 4) | (RTD1195_BGA_PIN_AB5_UP << 3) | (RTD1195_BGA_PIN_AB5_PD << 2) |(RTD1195_BGA_PIN_AB5_DS << 1) | (RTD1195_BGA_PIN_AB5_SR)) << 16));
if (RTD1195_BGA_PIN_AB5 == 0x5) { rtd_maskl(0xb80008c4, ~((0x1)<<0), ((0x0&0x1)<<0)); }; // 5: DMIC_Data_SRC0,<I>
// PAD_NAME: GPIO142 178
rtd_maskl(0xB800086C, 0xFFFF00FF, (((RTD1195_BGA_PIN_AB6 << 4) | (RTD1195_BGA_PIN_AB6_UP << 3) | (RTD1195_BGA_PIN_AB6_PD << 2) |(RTD1195_BGA_PIN_AB6_DS << 1) | (RTD1195_BGA_PIN_AB6_SR)) << 8));
if (RTD1195_BGA_PIN_AB6 == 0x5) { rtd_maskl(0xb80008c4, ~((0x1)<<0), ((0x1&0x1)<<0)); }; // 5: DMIC_Data_SRC1,<I>
// PAD_NAME: RFAGC 179
rtd_maskl(0xB800086C, 0xFFFFFF00, (((RTD1195_BGA_PIN_AB4 << 4) | (RTD1195_BGA_PIN_AB4_UP << 3) | (RTD1195_BGA_PIN_AB4_PD << 2) |(RTD1195_BGA_PIN_AB4_DS << 1) | (RTD1195_BGA_PIN_AB4_SR)) << 0));
// PAD_NAME: IFAGC 180
rtd_maskl(0xB8000870, 0x00FFFFFF, (((RTD1195_BGA_PIN_AC4 << 4) | (RTD1195_BGA_PIN_AC4_UP << 3) | (RTD1195_BGA_PIN_AC4_PD << 2) |(RTD1195_BGA_PIN_AC4_DS << 1) | (RTD1195_BGA_PIN_AC4_SR)) << 24));
// PAD_NAME: I2C_SCL 181
rtd_maskl(0xB8000870, 0xFF00FFFF, (((RTD1195_BGA_PIN_AF1 << 4) | (RTD1195_BGA_PIN_AF1_UP << 3) | (RTD1195_BGA_PIN_AF1_PD << 2) |(RTD1195_BGA_PIN_AF1_DS << 1) | (RTD1195_BGA_PIN_AF1_SR)) << 16));
if (RTD1195_BGA_PIN_AF1 == 0x5) { rtd_maskl(0xb80008c0, ~((0x3)<<0), ((0x2&0x3)<<0)); }; // 5: I2C1_SCL_SRC2,<I/O>
// PAD_NAME: I2C_SDA 182
rtd_maskl(0xB8000870, 0xFFFF00FF, (((RTD1195_BGA_PIN_AF2 << 4) | (RTD1195_BGA_PIN_AF2_UP << 3) | (RTD1195_BGA_PIN_AF2_PD << 2) |(RTD1195_BGA_PIN_AF2_DS << 1) | (RTD1195_BGA_PIN_AF2_SR)) << 8));
if (RTD1195_BGA_PIN_AF2 == 0x5) { rtd_maskl(0xb80008c0, ~((0x3)<<0), ((0x2&0x3)<<0)); }; // 5: I2C1_SDA_SRC2,<I/O>
}

