// Seed: 2516538003
module module_0 #(
    parameter id_1 = 32'd6,
    parameter id_2 = 32'd51
) (
    _id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  inout wire _id_2;
  inout wire _id_1;
  wire  id_4 [id_1 : id_2];
  logic id_5;
  ;
  assign id_2 = id_5;
endmodule
module module_1 #(
    parameter id_3 = 32'd29,
    parameter id_8 = 32'd7
) (
    output tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    input uwire _id_3,
    input supply0 id_4,
    input tri id_5,
    output uwire id_6
);
  assign id_2 = id_1 - -1;
  parameter id_8 = -1;
  wire [-1 : -1] id_9;
  logic id_10;
  logic id_11;
  assign id_11[id_3==id_8] = id_5;
  wire id_12;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_10
  );
  assign id_10 = 1;
endmodule
