Classic Timing Analyzer report for Mastermind
Wed Dec 15 15:05:27 2010
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
  6. Clock Setup: 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
  7. Clock Setup: 'iCLK_50'
  8. Clock Hold: 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
  9. Clock Hold: 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 10. Clock Hold: 'iCLK_50'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
; Type                                                                                     ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                                                          ; To                                                                                                                                                            ; From Clock                                                                ; To Clock                                                                  ; Failed Paths ;
+------------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                           ; -0.365 ns ; 1.000 ns                         ; 1.365 ns                         ; DRAM_DQ[1]                                                                                                                                                    ; Sdram_Control_4Port:u7|mDATAOUT[1]                                                                                                                            ; --                                                                        ; iCLK_50                                                                   ; 16           ;
; Worst-case tco                                                                           ; -4.982 ns ; 1.000 ns                         ; 5.982 ns                         ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                             ; DRAM_DQ[11]                                                                                                                                                   ; iCLK_50                                                                   ; --                                                                        ; 64           ;
; Worst-case tpd                                                                           ; N/A       ; None                             ; 8.567 ns                         ; iKEY[0]                                                                                                                                                       ; GPIO_0[29]                                                                                                                                                    ; --                                                                        ; --                                                                        ; 0            ;
; Worst-case th                                                                            ; N/A       ; None                             ; -0.627 ns                        ; GPIO_CLKIN_N0                                                                                                                                                 ; adc_spi_controller:u2|d1_PENIRQ_n                                                                                                                             ; --                                                                        ; iCLK_50                                                                   ; 0            ;
; Clock Setup: 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0' ; -2.890 ns ; 120.00 MHz ( period = 8.333 ns ) ; N/A                              ; Reset_Delay:u8|oRST_0                                                                                                                                         ; Sdram_Control_4Port:u7|mWR                                                                                                                                    ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 86           ;
; Clock Setup: 'iCLK_50'                                                                   ; 6.734 ns  ; 50.00 MHz ( period = 20.000 ns ) ; 153.09 MHz ( period = 6.532 ns ) ; lcd_spi_cotroller:u1|m3wire_data[14]                                                                                                                          ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA                                                                                                          ; iCLK_50                                                                   ; iCLK_50                                                                   ; 0            ;
; Clock Setup: 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2' ; 21.897 ns ; 33.33 MHz ( period = 30.000 ns ) ; 123.41 MHz ( period = 8.103 ns ) ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0            ;
; Clock Hold: 'iCLK_50'                                                                    ; 0.099 ns  ; 50.00 MHz ( period = 20.000 ns ) ; N/A                              ; div[2]                                                                                                                                                        ; div[3]                                                                                                                                                        ; iCLK_50                                                                   ; iCLK_50                                                                   ; 0            ;
; Clock Hold: 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 120.00 MHz ( period = 8.333 ns ) ; N/A                              ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                               ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'  ; 0.519 ns  ; 33.33 MHz ( period = 30.000 ns ) ; N/A                              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[8] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0            ;
; Total number of failed paths                                                             ;           ;                                  ;                                  ;                                                                                                                                                               ;                                                                                                                                                               ;                                                                           ;                                                                           ; 166          ;
+------------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                        ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                         ; EP2C70F896C6       ;                 ;                           ;             ;
; Timing Models                                                       ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                           ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;                 ;                           ;             ;
; tsu Requirement                                                     ; 1 ns               ; DRAM_DQ         ; *                         ;             ;
; tco Requirement                                                     ; 1 ns               ; *               ; DRAM_DQ                   ;             ;
; Clock Settings                                                      ; CLK50              ;                 ; iCLK_50                   ;             ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ; dcfifo_21m1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe13|dffe14a ; dcfifo_21m1 ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                           ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+---------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 120.0 MHz        ; 0.000 ns      ; 0.000 ns     ; iCLK_50  ; 12                    ; 5                   ; -2.618 ns ;              ;
; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;                    ; PLL output ; 120.0 MHz        ; 0.000 ns      ; 0.000 ns     ; iCLK_50  ; 12                    ; 5                   ; -4.701 ns ;              ;
; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;                    ; PLL output ; 33.33 MHz        ; 0.000 ns      ; 0.000 ns     ; iCLK_50  ; 2                     ; 3                   ; -2.618 ns ;              ;
; iCLK_50                                                                   ; CLK50              ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; iCLK_50  ; 1                     ; 1                   ; AUTO      ;              ;
+---------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                                   ; From Clock                                                                ; To Clock                                                                  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -2.890 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|mWR           ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.494 ns                  ; 3.384 ns                ;
; -2.890 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|WR_MASK[1]    ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.494 ns                  ; 3.384 ns                ;
; -2.890 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|WR_MASK[0]    ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.494 ns                  ; 3.384 ns                ;
; -2.437 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR2_ADDR[8]  ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.468 ns                  ; 2.905 ns                ;
; -2.437 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR2_ADDR[10] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.468 ns                  ; 2.905 ns                ;
; -2.437 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR2_ADDR[9]  ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.468 ns                  ; 2.905 ns                ;
; -2.437 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR2_ADDR[16] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.468 ns                  ; 2.905 ns                ;
; -2.437 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR2_ADDR[11] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.468 ns                  ; 2.905 ns                ;
; -2.437 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR2_ADDR[12] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.468 ns                  ; 2.905 ns                ;
; -2.437 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR2_ADDR[13] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.468 ns                  ; 2.905 ns                ;
; -2.437 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR2_ADDR[21] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.468 ns                  ; 2.905 ns                ;
; -2.437 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR2_ADDR[22] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.468 ns                  ; 2.905 ns                ;
; -2.437 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR2_ADDR[18] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.468 ns                  ; 2.905 ns                ;
; -2.437 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR2_ADDR[17] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.468 ns                  ; 2.905 ns                ;
; -2.437 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR2_ADDR[14] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.468 ns                  ; 2.905 ns                ;
; -2.437 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR2_ADDR[20] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.468 ns                  ; 2.905 ns                ;
; -2.437 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR2_ADDR[19] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.468 ns                  ; 2.905 ns                ;
; -2.437 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR2_ADDR[7]  ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.468 ns                  ; 2.905 ns                ;
; -2.437 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR2_ADDR[15] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.468 ns                  ; 2.905 ns                ;
; -2.242 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD1_ADDR[9]  ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.483 ns                  ; 2.725 ns                ;
; -2.242 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD1_ADDR[8]  ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.483 ns                  ; 2.725 ns                ;
; -2.242 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD1_ADDR[16] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.483 ns                  ; 2.725 ns                ;
; -2.242 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD1_ADDR[14] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.483 ns                  ; 2.725 ns                ;
; -2.242 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD1_ADDR[12] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.483 ns                  ; 2.725 ns                ;
; -2.242 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD1_ADDR[11] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.483 ns                  ; 2.725 ns                ;
; -2.242 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD1_ADDR[10] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.483 ns                  ; 2.725 ns                ;
; -2.242 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD1_ADDR[19] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.483 ns                  ; 2.725 ns                ;
; -2.242 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD1_ADDR[20] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.483 ns                  ; 2.725 ns                ;
; -2.242 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD1_ADDR[22] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.483 ns                  ; 2.725 ns                ;
; -2.242 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD1_ADDR[17] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.483 ns                  ; 2.725 ns                ;
; -2.242 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD1_ADDR[13] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.483 ns                  ; 2.725 ns                ;
; -2.242 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD1_ADDR[18] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.483 ns                  ; 2.725 ns                ;
; -2.242 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD1_ADDR[21] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.483 ns                  ; 2.725 ns                ;
; -2.242 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD1_ADDR[15] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.483 ns                  ; 2.725 ns                ;
; -2.242 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD1_ADDR[7]  ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.483 ns                  ; 2.725 ns                ;
; -2.215 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|mADDR[16]     ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.483 ns                  ; 2.698 ns                ;
; -2.215 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|mADDR[14]     ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.483 ns                  ; 2.698 ns                ;
; -2.215 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|mADDR[15]     ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.483 ns                  ; 2.698 ns                ;
; -2.209 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR1_ADDR[8]  ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.503 ns                  ; 2.712 ns                ;
; -2.209 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR1_ADDR[9]  ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.503 ns                  ; 2.712 ns                ;
; -2.209 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR1_ADDR[16] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.503 ns                  ; 2.712 ns                ;
; -2.209 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR1_ADDR[11] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.503 ns                  ; 2.712 ns                ;
; -2.209 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR1_ADDR[12] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.503 ns                  ; 2.712 ns                ;
; -2.209 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR1_ADDR[10] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.503 ns                  ; 2.712 ns                ;
; -2.209 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR1_ADDR[14] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.503 ns                  ; 2.712 ns                ;
; -2.209 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR1_ADDR[20] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.503 ns                  ; 2.712 ns                ;
; -2.209 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR1_ADDR[22] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.503 ns                  ; 2.712 ns                ;
; -2.209 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR1_ADDR[19] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.503 ns                  ; 2.712 ns                ;
; -2.209 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR1_ADDR[17] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.503 ns                  ; 2.712 ns                ;
; -2.209 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR1_ADDR[13] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.503 ns                  ; 2.712 ns                ;
; -2.209 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR1_ADDR[18] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.503 ns                  ; 2.712 ns                ;
; -2.209 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR1_ADDR[21] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.503 ns                  ; 2.712 ns                ;
; -2.209 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR1_ADDR[15] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.503 ns                  ; 2.712 ns                ;
; -2.209 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rWR1_ADDR[7]  ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.503 ns                  ; 2.712 ns                ;
; -2.200 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|mADDR[20]     ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.469 ns                  ; 2.669 ns                ;
; -2.200 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|mADDR[19]     ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.469 ns                  ; 2.669 ns                ;
; -2.200 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|mADDR[13]     ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.469 ns                  ; 2.669 ns                ;
; -2.197 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|mADDR[21]     ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.493 ns                  ; 2.690 ns                ;
; -2.197 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|mADDR[22]     ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.493 ns                  ; 2.690 ns                ;
; -2.197 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|mADDR[17]     ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.493 ns                  ; 2.690 ns                ;
; -2.197 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|mADDR[18]     ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.493 ns                  ; 2.690 ns                ;
; -2.187 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|mADDR[12]     ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.492 ns                  ; 2.679 ns                ;
; -2.187 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|mADDR[11]     ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.492 ns                  ; 2.679 ns                ;
; -2.187 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|mADDR[10]     ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.492 ns                  ; 2.679 ns                ;
; -2.187 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|mADDR[9]      ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.492 ns                  ; 2.679 ns                ;
; -2.187 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|mADDR[8]      ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.492 ns                  ; 2.679 ns                ;
; -2.187 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|mADDR[7]      ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.492 ns                  ; 2.679 ns                ;
; -2.139 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|RD_MASK[1]    ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.454 ns                  ; 2.593 ns                ;
; -2.139 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|mRD           ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.454 ns                  ; 2.593 ns                ;
; -2.139 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|RD_MASK[0]    ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.454 ns                  ; 2.593 ns                ;
; -2.104 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD2_ADDR[10] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.493 ns                  ; 2.597 ns                ;
; -2.104 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD2_ADDR[9]  ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.493 ns                  ; 2.597 ns                ;
; -2.104 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD2_ADDR[8]  ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.493 ns                  ; 2.597 ns                ;
; -2.104 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD2_ADDR[13] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.493 ns                  ; 2.597 ns                ;
; -2.104 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD2_ADDR[11] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.493 ns                  ; 2.597 ns                ;
; -2.104 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD2_ADDR[12] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.493 ns                  ; 2.597 ns                ;
; -2.104 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD2_ADDR[16] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.493 ns                  ; 2.597 ns                ;
; -2.104 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD2_ADDR[14] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.493 ns                  ; 2.597 ns                ;
; -2.104 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD2_ADDR[21] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.493 ns                  ; 2.597 ns                ;
; -2.104 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD2_ADDR[22] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.493 ns                  ; 2.597 ns                ;
; -2.104 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD2_ADDR[17] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.493 ns                  ; 2.597 ns                ;
; -2.104 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD2_ADDR[18] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.493 ns                  ; 2.597 ns                ;
; -2.104 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD2_ADDR[20] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.493 ns                  ; 2.597 ns                ;
; -2.104 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD2_ADDR[19] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.493 ns                  ; 2.597 ns                ;
; -2.104 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD2_ADDR[15] ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.493 ns                  ; 2.597 ns                ;
; -2.104 ns                               ; None                                                ; Reset_Delay:u8|oRST_0                                                                                                            ; Sdram_Control_4Port:u7|rRD2_ADDR[7]  ; iCLK_50                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.714 ns                    ; 0.493 ns                  ; 2.597 ns                ;
; 1.740 ns                                ; 151.68 MHz ( period = 6.593 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u7|mWR           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.442 ns                ;
; 1.740 ns                                ; 151.68 MHz ( period = 6.593 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.442 ns                ;
; 1.740 ns                                ; 151.68 MHz ( period = 6.593 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.442 ns                ;
; 1.855 ns                                ; 154.37 MHz ( period = 6.478 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[11]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.180 ns                  ; 6.325 ns                ;
; 1.861 ns                                ; 154.51 MHz ( period = 6.472 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|mWR           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.321 ns                ;
; 1.861 ns                                ; 154.51 MHz ( period = 6.472 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.321 ns                ;
; 1.861 ns                                ; 154.51 MHz ( period = 6.472 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.321 ns                ;
; 1.895 ns                                ; 155.33 MHz ( period = 6.438 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u7|mWR           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.287 ns                ;
; 1.895 ns                                ; 155.33 MHz ( period = 6.438 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.287 ns                ;
; 1.895 ns                                ; 155.33 MHz ( period = 6.438 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.287 ns                ;
; 1.966 ns                                ; 157.06 MHz ( period = 6.367 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u7|mWR           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.216 ns                ;
; 1.966 ns                                ; 157.06 MHz ( period = 6.367 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.216 ns                ;
; 1.966 ns                                ; 157.06 MHz ( period = 6.367 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.216 ns                ;
; 1.976 ns                                ; 157.31 MHz ( period = 6.357 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[11]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.180 ns                  ; 6.204 ns                ;
; 2.003 ns                                ; 157.98 MHz ( period = 6.330 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u7|mWR           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.179 ns                ;
; 2.003 ns                                ; 157.98 MHz ( period = 6.330 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.179 ns                ;
; 2.003 ns                                ; 157.98 MHz ( period = 6.330 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.179 ns                ;
; 2.010 ns                                ; 158.15 MHz ( period = 6.323 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[11]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.180 ns                  ; 6.170 ns                ;
; 2.030 ns                                ; 158.65 MHz ( period = 6.303 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u7|mWR           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.152 ns                ;
; 2.030 ns                                ; 158.65 MHz ( period = 6.303 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.152 ns                ;
; 2.030 ns                                ; 158.65 MHz ( period = 6.303 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.152 ns                ;
; 2.034 ns                                ; 158.76 MHz ( period = 6.299 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[22]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.181 ns                  ; 6.147 ns                ;
; 2.041 ns                                ; 158.93 MHz ( period = 6.292 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[16]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.171 ns                  ; 6.130 ns                ;
; 2.058 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[18]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.181 ns                  ; 6.123 ns                ;
; 2.068 ns                                ; 159.62 MHz ( period = 6.265 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe8a[0] ; Sdram_Control_4Port:u7|mWR           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.139 ns                  ; 6.071 ns                ;
; 2.068 ns                                ; 159.62 MHz ( period = 6.265 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe8a[0] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.139 ns                  ; 6.071 ns                ;
; 2.068 ns                                ; 159.62 MHz ( period = 6.265 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe8a[0] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.139 ns                  ; 6.071 ns                ;
; 2.072 ns                                ; 159.72 MHz ( period = 6.261 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u7|mWR           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.110 ns                ;
; 2.072 ns                                ; 159.72 MHz ( period = 6.261 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.110 ns                ;
; 2.072 ns                                ; 159.72 MHz ( period = 6.261 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.110 ns                ;
; 2.078 ns                                ; 159.87 MHz ( period = 6.255 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[14]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.171 ns                  ; 6.093 ns                ;
; 2.081 ns                                ; 159.95 MHz ( period = 6.252 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[11]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.180 ns                  ; 6.099 ns                ;
; 2.084 ns                                ; 160.03 MHz ( period = 6.249 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[15]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.171 ns                  ; 6.087 ns                ;
; 2.087 ns                                ; 160.10 MHz ( period = 6.246 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[19]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.157 ns                  ; 6.070 ns                ;
; 2.092 ns                                ; 160.23 MHz ( period = 6.241 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[20]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.157 ns                  ; 6.065 ns                ;
; 2.096 ns                                ; 160.33 MHz ( period = 6.237 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[13]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.157 ns                  ; 6.061 ns                ;
; 2.110 ns                                ; 160.69 MHz ( period = 6.223 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u7|mWR           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.072 ns                ;
; 2.110 ns                                ; 160.69 MHz ( period = 6.223 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.072 ns                ;
; 2.110 ns                                ; 160.69 MHz ( period = 6.223 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.072 ns                ;
; 2.118 ns                                ; 160.90 MHz ( period = 6.215 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u7|mADDR[11]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.180 ns                  ; 6.062 ns                ;
; 2.122 ns                                ; 161.00 MHz ( period = 6.211 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:u7|mWR           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.060 ns                ;
; 2.122 ns                                ; 161.00 MHz ( period = 6.211 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.060 ns                ;
; 2.122 ns                                ; 161.00 MHz ( period = 6.211 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 6.060 ns                ;
; 2.138 ns                                ; 161.42 MHz ( period = 6.195 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[10]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.180 ns                  ; 6.042 ns                ;
; 2.138 ns                                ; 161.42 MHz ( period = 6.195 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[8]      ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.180 ns                  ; 6.042 ns                ;
; 2.140 ns                                ; 161.47 MHz ( period = 6.193 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[7]      ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.180 ns                  ; 6.040 ns                ;
; 2.145 ns                                ; 161.60 MHz ( period = 6.188 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u7|mADDR[11]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.180 ns                  ; 6.035 ns                ;
; 2.148 ns                                ; 161.68 MHz ( period = 6.185 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[9]      ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.180 ns                  ; 6.032 ns                ;
; 2.155 ns                                ; 161.86 MHz ( period = 6.178 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[22]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.181 ns                  ; 6.026 ns                ;
; 2.162 ns                                ; 162.05 MHz ( period = 6.171 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[16]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.171 ns                  ; 6.009 ns                ;
; 2.179 ns                                ; 162.50 MHz ( period = 6.154 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[18]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.181 ns                  ; 6.002 ns                ;
; 2.185 ns                                ; 162.65 MHz ( period = 6.148 ns )                    ; Sdram_Control_4Port:u7|ST[9]                                                                                                     ; Sdram_Control_4Port:u7|mWR           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.148 ns                  ; 5.963 ns                ;
; 2.185 ns                                ; 162.65 MHz ( period = 6.148 ns )                    ; Sdram_Control_4Port:u7|ST[9]                                                                                                     ; Sdram_Control_4Port:u7|WR_MASK[1]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.148 ns                  ; 5.963 ns                ;
; 2.185 ns                                ; 162.65 MHz ( period = 6.148 ns )                    ; Sdram_Control_4Port:u7|ST[9]                                                                                                     ; Sdram_Control_4Port:u7|WR_MASK[0]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.148 ns                  ; 5.963 ns                ;
; 2.186 ns                                ; 162.68 MHz ( period = 6.147 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[17]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.181 ns                  ; 5.995 ns                ;
; 2.187 ns                                ; 162.71 MHz ( period = 6.146 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u7|mADDR[11]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.180 ns                  ; 5.993 ns                ;
; 2.189 ns                                ; 162.76 MHz ( period = 6.144 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[22]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.181 ns                  ; 5.992 ns                ;
; 2.190 ns                                ; 162.79 MHz ( period = 6.143 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u7|mWR           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.186 ns                  ; 5.996 ns                ;
; 2.190 ns                                ; 162.79 MHz ( period = 6.143 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.186 ns                  ; 5.996 ns                ;
; 2.190 ns                                ; 162.79 MHz ( period = 6.143 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.186 ns                  ; 5.996 ns                ;
; 2.196 ns                                ; 162.95 MHz ( period = 6.137 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[16]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.171 ns                  ; 5.975 ns                ;
; 2.199 ns                                ; 163.03 MHz ( period = 6.134 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[21]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.181 ns                  ; 5.982 ns                ;
; 2.199 ns                                ; 163.03 MHz ( period = 6.134 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[14]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.171 ns                  ; 5.972 ns                ;
; 2.205 ns                                ; 163.19 MHz ( period = 6.128 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[15]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.171 ns                  ; 5.966 ns                ;
; 2.208 ns                                ; 163.27 MHz ( period = 6.125 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[19]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.157 ns                  ; 5.949 ns                ;
; 2.213 ns                                ; 163.40 MHz ( period = 6.120 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[20]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.157 ns                  ; 5.944 ns                ;
; 2.213 ns                                ; 163.40 MHz ( period = 6.120 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[18]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.181 ns                  ; 5.968 ns                ;
; 2.217 ns                                ; 163.51 MHz ( period = 6.116 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[13]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.157 ns                  ; 5.940 ns                ;
; 2.223 ns                                ; 163.67 MHz ( period = 6.110 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|mWR           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.186 ns                  ; 5.963 ns                ;
; 2.223 ns                                ; 163.67 MHz ( period = 6.110 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.186 ns                  ; 5.963 ns                ;
; 2.223 ns                                ; 163.67 MHz ( period = 6.110 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.186 ns                  ; 5.963 ns                ;
; 2.225 ns                                ; 163.72 MHz ( period = 6.108 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u7|mADDR[11]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.180 ns                  ; 5.955 ns                ;
; 2.233 ns                                ; 163.93 MHz ( period = 6.100 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[14]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.171 ns                  ; 5.938 ns                ;
; 2.234 ns                                ; 163.96 MHz ( period = 6.099 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u7|mWR           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 5.948 ns                ;
; 2.234 ns                                ; 163.96 MHz ( period = 6.099 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 5.948 ns                ;
; 2.234 ns                                ; 163.96 MHz ( period = 6.099 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 5.948 ns                ;
; 2.237 ns                                ; 164.04 MHz ( period = 6.096 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:u7|mADDR[11]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.180 ns                  ; 5.943 ns                ;
; 2.239 ns                                ; 164.10 MHz ( period = 6.094 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[15]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.171 ns                  ; 5.932 ns                ;
; 2.242 ns                                ; 164.18 MHz ( period = 6.091 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[19]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.157 ns                  ; 5.915 ns                ;
; 2.247 ns                                ; 164.31 MHz ( period = 6.086 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[20]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.157 ns                  ; 5.910 ns                ;
; 2.251 ns                                ; 164.42 MHz ( period = 6.082 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[13]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.157 ns                  ; 5.906 ns                ;
; 2.259 ns                                ; 164.64 MHz ( period = 6.074 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[10]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.180 ns                  ; 5.921 ns                ;
; 2.259 ns                                ; 164.64 MHz ( period = 6.074 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[8]      ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.180 ns                  ; 5.921 ns                ;
; 2.260 ns                                ; 164.66 MHz ( period = 6.073 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[22]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.181 ns                  ; 5.921 ns                ;
; 2.261 ns                                ; 164.69 MHz ( period = 6.072 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[7]      ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.180 ns                  ; 5.919 ns                ;
; 2.266 ns                                ; 164.83 MHz ( period = 6.067 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7] ; Sdram_Control_4Port:u7|mWR           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.185 ns                  ; 5.919 ns                ;
; 2.266 ns                                ; 164.83 MHz ( period = 6.067 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.185 ns                  ; 5.919 ns                ;
; 2.266 ns                                ; 164.83 MHz ( period = 6.067 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.185 ns                  ; 5.919 ns                ;
; 2.267 ns                                ; 164.85 MHz ( period = 6.066 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[16]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.171 ns                  ; 5.904 ns                ;
; 2.267 ns                                ; 164.85 MHz ( period = 6.066 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u7|mWR           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 5.915 ns                ;
; 2.267 ns                                ; 164.85 MHz ( period = 6.066 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 5.915 ns                ;
; 2.267 ns                                ; 164.85 MHz ( period = 6.066 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.182 ns                  ; 5.915 ns                ;
; 2.269 ns                                ; 164.91 MHz ( period = 6.064 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[9]      ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.180 ns                  ; 5.911 ns                ;
; 2.274 ns                                ; 165.04 MHz ( period = 6.059 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u7|mWR           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.139 ns                  ; 5.865 ns                ;
; 2.274 ns                                ; 165.04 MHz ( period = 6.059 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.139 ns                  ; 5.865 ns                ;
; 2.274 ns                                ; 165.04 MHz ( period = 6.059 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.139 ns                  ; 5.865 ns                ;
; 2.280 ns                                ; 165.21 MHz ( period = 6.053 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[12]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.180 ns                  ; 5.900 ns                ;
; 2.284 ns                                ; 165.32 MHz ( period = 6.049 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[18]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.181 ns                  ; 5.897 ns                ;
; 2.293 ns                                ; 165.56 MHz ( period = 6.040 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[10]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.180 ns                  ; 5.887 ns                ;
; 2.293 ns                                ; 165.56 MHz ( period = 6.040 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[8]      ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.180 ns                  ; 5.887 ns                ;
; 2.295 ns                                ; 165.62 MHz ( period = 6.038 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[7]      ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.180 ns                  ; 5.885 ns                ;
; 2.297 ns                                ; 165.67 MHz ( period = 6.036 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u7|mADDR[22]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.181 ns                  ; 5.884 ns                ;
; 2.303 ns                                ; 165.84 MHz ( period = 6.030 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[9]      ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.180 ns                  ; 5.877 ns                ;
; 2.304 ns                                ; 165.86 MHz ( period = 6.029 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u7|mADDR[16]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.171 ns                  ; 5.867 ns                ;
; 2.304 ns                                ; 165.86 MHz ( period = 6.029 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[14]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.171 ns                  ; 5.867 ns                ;
; 2.305 ns                                ; 165.89 MHz ( period = 6.028 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[11]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.184 ns                  ; 5.879 ns                ;
; 2.307 ns                                ; 165.95 MHz ( period = 6.026 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[17]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.181 ns                  ; 5.874 ns                ;
; 2.310 ns                                ; 166.03 MHz ( period = 6.023 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[15]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.171 ns                  ; 5.861 ns                ;
; 2.313 ns                                ; 166.11 MHz ( period = 6.020 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[19]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.157 ns                  ; 5.844 ns                ;
; 2.318 ns                                ; 166.25 MHz ( period = 6.015 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[20]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.157 ns                  ; 5.839 ns                ;
; 2.320 ns                                ; 166.31 MHz ( period = 6.013 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|mADDR[21]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.181 ns                  ; 5.861 ns                ;
; 2.321 ns                                ; 166.33 MHz ( period = 6.012 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u7|mADDR[18]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.181 ns                  ; 5.860 ns                ;
; 2.322 ns                                ; 166.36 MHz ( period = 6.011 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u7|mADDR[13]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.157 ns                  ; 5.835 ns                ;
; 2.324 ns                                ; 166.42 MHz ( period = 6.009 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u7|mADDR[22]     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.333 ns                    ; 8.181 ns                  ; 5.857 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                                      ;                                                                           ;                                                                           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                          ; To                                                                                                                                                                                      ; From Clock                                                                ; To Clock                                                                  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 21.897 ns                               ; 123.41 MHz ( period = 8.103 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.847 ns                ;
; 21.968 ns                               ; 124.50 MHz ( period = 8.032 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.776 ns                ;
; 22.039 ns                               ; 125.61 MHz ( period = 7.961 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.705 ns                ;
; 22.047 ns                               ; 125.74 MHz ( period = 7.953 ns )                    ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.697 ns                ;
; 22.110 ns                               ; 126.74 MHz ( period = 7.890 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.634 ns                ;
; 22.118 ns                               ; 126.87 MHz ( period = 7.882 ns )                    ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.626 ns                ;
; 22.135 ns                               ; 127.15 MHz ( period = 7.865 ns )                    ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.609 ns                ;
; 22.162 ns                               ; 127.58 MHz ( period = 7.838 ns )                    ; lcd_timing_controller:u6|y_cnt[7]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.582 ns                ;
; 22.181 ns                               ; 127.89 MHz ( period = 7.819 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.563 ns                ;
; 22.189 ns                               ; 128.02 MHz ( period = 7.811 ns )                    ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.555 ns                ;
; 22.206 ns                               ; 128.30 MHz ( period = 7.794 ns )                    ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.538 ns                ;
; 22.233 ns                               ; 128.75 MHz ( period = 7.767 ns )                    ; lcd_timing_controller:u6|y_cnt[7]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.511 ns                ;
; 22.252 ns                               ; 129.07 MHz ( period = 7.748 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.492 ns                ;
; 22.260 ns                               ; 129.20 MHz ( period = 7.740 ns )                    ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.484 ns                ;
; 22.277 ns                               ; 129.48 MHz ( period = 7.723 ns )                    ; lcd_timing_controller:u6|y_cnt[6]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.467 ns                ;
; 22.277 ns                               ; 129.48 MHz ( period = 7.723 ns )                    ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.467 ns                ;
; 22.304 ns                               ; 129.94 MHz ( period = 7.696 ns )                    ; lcd_timing_controller:u6|y_cnt[7]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.440 ns                ;
; 22.307 ns                               ; 129.99 MHz ( period = 7.693 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 7.456 ns                ;
; 22.323 ns                               ; 130.26 MHz ( period = 7.677 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.421 ns                ;
; 22.331 ns                               ; 130.40 MHz ( period = 7.669 ns )                    ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.413 ns                ;
; 22.348 ns                               ; 130.68 MHz ( period = 7.652 ns )                    ; lcd_timing_controller:u6|y_cnt[6]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.396 ns                ;
; 22.348 ns                               ; 130.68 MHz ( period = 7.652 ns )                    ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.396 ns                ;
; 22.375 ns                               ; 131.15 MHz ( period = 7.625 ns )                    ; lcd_timing_controller:u6|y_cnt[7]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.369 ns                ;
; 22.378 ns                               ; 131.20 MHz ( period = 7.622 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 7.385 ns                ;
; 22.394 ns                               ; 131.48 MHz ( period = 7.606 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.350 ns                ;
; 22.395 ns                               ; 131.49 MHz ( period = 7.605 ns )                    ; lcd_timing_controller:u6|y_cnt[5]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.349 ns                ;
; 22.402 ns                               ; 131.61 MHz ( period = 7.598 ns )                    ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.342 ns                ;
; 22.419 ns                               ; 131.91 MHz ( period = 7.581 ns )                    ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.325 ns                ;
; 22.419 ns                               ; 131.91 MHz ( period = 7.581 ns )                    ; lcd_timing_controller:u6|y_cnt[6]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.325 ns                ;
; 22.446 ns                               ; 132.38 MHz ( period = 7.554 ns )                    ; lcd_timing_controller:u6|y_cnt[7]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.298 ns                ;
; 22.449 ns                               ; 132.43 MHz ( period = 7.551 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 7.314 ns                ;
; 22.457 ns                               ; 132.57 MHz ( period = 7.543 ns )                    ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 7.306 ns                ;
; 22.466 ns                               ; 132.73 MHz ( period = 7.534 ns )                    ; lcd_timing_controller:u6|y_cnt[5]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.278 ns                ;
; 22.473 ns                               ; 132.86 MHz ( period = 7.527 ns )                    ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.271 ns                ;
; 22.478 ns                               ; 132.94 MHz ( period = 7.522 ns )                    ; lcd_timing_controller:u6|x_cnt[9]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 7.276 ns                ;
; 22.490 ns                               ; 133.16 MHz ( period = 7.510 ns )                    ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.254 ns                ;
; 22.490 ns                               ; 133.16 MHz ( period = 7.510 ns )                    ; lcd_timing_controller:u6|y_cnt[6]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.254 ns                ;
; 22.517 ns                               ; 133.64 MHz ( period = 7.483 ns )                    ; lcd_timing_controller:u6|y_cnt[7]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.227 ns                ;
; 22.520 ns                               ; 133.69 MHz ( period = 7.480 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 7.243 ns                ;
; 22.528 ns                               ; 133.83 MHz ( period = 7.472 ns )                    ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 7.235 ns                ;
; 22.537 ns                               ; 133.99 MHz ( period = 7.463 ns )                    ; lcd_timing_controller:u6|y_cnt[5]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.207 ns                ;
; 22.544 ns                               ; 134.12 MHz ( period = 7.456 ns )                    ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.200 ns                ;
; 22.545 ns                               ; 134.14 MHz ( period = 7.455 ns )                    ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 7.218 ns                ;
; 22.549 ns                               ; 134.21 MHz ( period = 7.451 ns )                    ; lcd_timing_controller:u6|x_cnt[9]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 7.205 ns                ;
; 22.553 ns                               ; 134.28 MHz ( period = 7.447 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.191 ns                ;
; 22.561 ns                               ; 134.43 MHz ( period = 7.439 ns )                    ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.183 ns                ;
; 22.561 ns                               ; 134.43 MHz ( period = 7.439 ns )                    ; lcd_timing_controller:u6|y_cnt[6]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.183 ns                ;
; 22.572 ns                               ; 134.63 MHz ( period = 7.428 ns )                    ; lcd_timing_controller:u6|y_cnt[7]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 7.191 ns                ;
; 22.575 ns                               ; 134.68 MHz ( period = 7.425 ns )                    ; lcd_timing_controller:u6|y_cnt[4]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.169 ns                ;
; 22.588 ns                               ; 134.92 MHz ( period = 7.412 ns )                    ; lcd_timing_controller:u6|y_cnt[7]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.156 ns                ;
; 22.599 ns                               ; 135.12 MHz ( period = 7.401 ns )                    ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 7.164 ns                ;
; 22.608 ns                               ; 135.28 MHz ( period = 7.392 ns )                    ; lcd_timing_controller:u6|y_cnt[5]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.136 ns                ;
; 22.616 ns                               ; 135.43 MHz ( period = 7.384 ns )                    ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 7.147 ns                ;
; 22.620 ns                               ; 135.50 MHz ( period = 7.380 ns )                    ; lcd_timing_controller:u6|x_cnt[9]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 7.134 ns                ;
; 22.624 ns                               ; 135.57 MHz ( period = 7.376 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.120 ns                ;
; 22.632 ns                               ; 135.72 MHz ( period = 7.368 ns )                    ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.112 ns                ;
; 22.632 ns                               ; 135.72 MHz ( period = 7.368 ns )                    ; lcd_timing_controller:u6|y_cnt[6]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.112 ns                ;
; 22.643 ns                               ; 135.92 MHz ( period = 7.357 ns )                    ; lcd_timing_controller:u6|y_cnt[7]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 7.120 ns                ;
; 22.646 ns                               ; 135.98 MHz ( period = 7.354 ns )                    ; lcd_timing_controller:u6|y_cnt[4]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.098 ns                ;
; 22.659 ns                               ; 136.22 MHz ( period = 7.341 ns )                    ; lcd_timing_controller:u6|y_cnt[7]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.085 ns                ;
; 22.670 ns                               ; 136.43 MHz ( period = 7.330 ns )                    ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 7.093 ns                ;
; 22.679 ns                               ; 136.59 MHz ( period = 7.321 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 7.084 ns                ;
; 22.679 ns                               ; 136.59 MHz ( period = 7.321 ns )                    ; lcd_timing_controller:u6|y_cnt[5]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.065 ns                ;
; 22.687 ns                               ; 136.74 MHz ( period = 7.313 ns )                    ; lcd_timing_controller:u6|y_cnt[6]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 7.076 ns                ;
; 22.687 ns                               ; 136.74 MHz ( period = 7.313 ns )                    ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 7.076 ns                ;
; 22.691 ns                               ; 136.82 MHz ( period = 7.309 ns )                    ; lcd_timing_controller:u6|x_cnt[9]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 7.063 ns                ;
; 22.703 ns                               ; 137.04 MHz ( period = 7.297 ns )                    ; lcd_timing_controller:u6|y_cnt[6]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.041 ns                ;
; 22.703 ns                               ; 137.04 MHz ( period = 7.297 ns )                    ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.041 ns                ;
; 22.714 ns                               ; 137.25 MHz ( period = 7.286 ns )                    ; lcd_timing_controller:u6|y_cnt[7]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 7.049 ns                ;
; 22.717 ns                               ; 137.31 MHz ( period = 7.283 ns )                    ; lcd_timing_controller:u6|y_cnt[4]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 7.027 ns                ;
; 22.736 ns                               ; 137.67 MHz ( period = 7.264 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.786 ns                 ; 7.050 ns                ;
; 22.750 ns                               ; 137.93 MHz ( period = 7.250 ns )                    ; lcd_timing_controller:u6|y_cnt[5]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 6.994 ns                ;
; 22.750 ns                               ; 137.93 MHz ( period = 7.250 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 7.013 ns                ;
; 22.758 ns                               ; 138.08 MHz ( period = 7.242 ns )                    ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 7.005 ns                ;
; 22.758 ns                               ; 138.08 MHz ( period = 7.242 ns )                    ; lcd_timing_controller:u6|y_cnt[6]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 7.005 ns                ;
; 22.762 ns                               ; 138.16 MHz ( period = 7.238 ns )                    ; lcd_timing_controller:u6|x_cnt[9]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.992 ns                ;
; 22.774 ns                               ; 138.39 MHz ( period = 7.226 ns )                    ; lcd_timing_controller:u6|y_cnt[6]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 6.970 ns                ;
; 22.774 ns                               ; 138.39 MHz ( period = 7.226 ns )                    ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 6.970 ns                ;
; 22.785 ns                               ; 138.60 MHz ( period = 7.215 ns )                    ; lcd_timing_controller:u6|y_cnt[7]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.978 ns                ;
; 22.788 ns                               ; 138.66 MHz ( period = 7.212 ns )                    ; lcd_timing_controller:u6|y_cnt[4]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 6.956 ns                ;
; 22.791 ns                               ; 138.72 MHz ( period = 7.209 ns )                    ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 6.953 ns                ;
; 22.801 ns                               ; 138.91 MHz ( period = 7.199 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.786 ns                 ; 6.985 ns                ;
; 22.805 ns                               ; 138.99 MHz ( period = 7.195 ns )                    ; lcd_timing_controller:u6|y_cnt[5]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.958 ns                ;
; 22.807 ns                               ; 139.02 MHz ( period = 7.193 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.786 ns                 ; 6.979 ns                ;
; 22.818 ns                               ; 139.24 MHz ( period = 7.182 ns )                    ; lcd_timing_controller:u6|y_cnt[7]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 6.926 ns                ;
; 22.821 ns                               ; 139.30 MHz ( period = 7.179 ns )                    ; lcd_timing_controller:u6|y_cnt[5]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 6.923 ns                ;
; 22.821 ns                               ; 139.30 MHz ( period = 7.179 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.942 ns                ;
; 22.829 ns                               ; 139.45 MHz ( period = 7.171 ns )                    ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.934 ns                ;
; 22.829 ns                               ; 139.45 MHz ( period = 7.171 ns )                    ; lcd_timing_controller:u6|y_cnt[6]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.934 ns                ;
; 22.833 ns                               ; 139.53 MHz ( period = 7.167 ns )                    ; lcd_timing_controller:u6|x_cnt[9]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.921 ns                ;
; 22.859 ns                               ; 140.04 MHz ( period = 7.141 ns )                    ; lcd_timing_controller:u6|y_cnt[4]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 6.885 ns                ;
; 22.862 ns                               ; 140.10 MHz ( period = 7.138 ns )                    ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 6.882 ns                ;
; 22.872 ns                               ; 140.29 MHz ( period = 7.128 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.786 ns                 ; 6.914 ns                ;
; 22.876 ns                               ; 140.37 MHz ( period = 7.124 ns )                    ; lcd_timing_controller:u6|y_cnt[5]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.887 ns                ;
; 22.878 ns                               ; 140.41 MHz ( period = 7.122 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.786 ns                 ; 6.908 ns                ;
; 22.885 ns                               ; 140.55 MHz ( period = 7.115 ns )                    ; lcd_timing_controller:u6|x_cnt[6]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.869 ns                ;
; 22.888 ns                               ; 140.61 MHz ( period = 7.112 ns )                    ; lcd_timing_controller:u6|x_cnt[9]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.773 ns                 ; 6.885 ns                ;
; 22.889 ns                               ; 140.63 MHz ( period = 7.111 ns )                    ; lcd_timing_controller:u6|y_cnt[7]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 6.855 ns                ;
; 22.892 ns                               ; 140.69 MHz ( period = 7.108 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.871 ns                ;
; 22.892 ns                               ; 140.69 MHz ( period = 7.108 ns )                    ; lcd_timing_controller:u6|y_cnt[5]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 6.852 ns                ;
; 22.900 ns                               ; 140.85 MHz ( period = 7.100 ns )                    ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.863 ns                ;
; 22.900 ns                               ; 140.85 MHz ( period = 7.100 ns )                    ; lcd_timing_controller:u6|y_cnt[6]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.863 ns                ;
; 22.904 ns                               ; 140.92 MHz ( period = 7.096 ns )                    ; lcd_timing_controller:u6|x_cnt[9]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.850 ns                ;
; 22.917 ns                               ; 141.18 MHz ( period = 7.083 ns )                    ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.846 ns                ;
; 22.930 ns                               ; 141.44 MHz ( period = 7.070 ns )                    ; lcd_timing_controller:u6|y_cnt[4]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 6.814 ns                ;
; 22.933 ns                               ; 141.50 MHz ( period = 7.067 ns )                    ; lcd_timing_controller:u6|y_cnt[6]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 6.811 ns                ;
; 22.940 ns                               ; 141.64 MHz ( period = 7.060 ns )                    ; lcd_timing_controller:u6|x_cnt[1]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.814 ns                ;
; 22.943 ns                               ; 141.70 MHz ( period = 7.057 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.786 ns                 ; 6.843 ns                ;
; 22.944 ns                               ; 141.72 MHz ( period = 7.056 ns )                    ; lcd_timing_controller:u6|y_cnt[7]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.819 ns                ;
; 22.947 ns                               ; 141.78 MHz ( period = 7.053 ns )                    ; lcd_timing_controller:u6|y_cnt[5]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.816 ns                ;
; 22.948 ns                               ; 141.80 MHz ( period = 7.052 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.787 ns                 ; 6.839 ns                ;
; 22.949 ns                               ; 141.82 MHz ( period = 7.051 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.786 ns                 ; 6.837 ns                ;
; 22.956 ns                               ; 141.96 MHz ( period = 7.044 ns )                    ; lcd_timing_controller:u6|x_cnt[6]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.798 ns                ;
; 22.959 ns                               ; 142.03 MHz ( period = 7.041 ns )                    ; lcd_timing_controller:u6|x_cnt[9]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.773 ns                 ; 6.814 ns                ;
; 22.963 ns                               ; 142.11 MHz ( period = 7.037 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.800 ns                ;
; 22.969 ns                               ; 142.23 MHz ( period = 7.031 ns )                    ; lcd_timing_controller:u6|x_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.785 ns                ;
; 22.971 ns                               ; 142.27 MHz ( period = 7.029 ns )                    ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.792 ns                ;
; 22.973 ns                               ; 142.31 MHz ( period = 7.027 ns )                    ; lcd_timing_controller:u6|y_cnt[1]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 6.771 ns                ;
; 22.975 ns                               ; 142.35 MHz ( period = 7.025 ns )                    ; lcd_timing_controller:u6|x_cnt[9]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.779 ns                ;
; 22.980 ns                               ; 142.45 MHz ( period = 7.020 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.787 ns                 ; 6.807 ns                ;
; 22.984 ns                               ; 142.53 MHz ( period = 7.016 ns )                    ; lcd_timing_controller:u6|x_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.770 ns                ;
; 22.985 ns                               ; 142.55 MHz ( period = 7.015 ns )                    ; lcd_timing_controller:u6|y_cnt[4]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.778 ns                ;
; 22.988 ns                               ; 142.61 MHz ( period = 7.012 ns )                    ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.775 ns                ;
; 23.001 ns                               ; 142.88 MHz ( period = 6.999 ns )                    ; lcd_timing_controller:u6|y_cnt[4]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 6.743 ns                ;
; 23.004 ns                               ; 142.94 MHz ( period = 6.996 ns )                    ; lcd_timing_controller:u6|y_cnt[6]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 6.740 ns                ;
; 23.007 ns                               ; 143.00 MHz ( period = 6.993 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 6.737 ns                ;
; 23.011 ns                               ; 143.08 MHz ( period = 6.989 ns )                    ; lcd_timing_controller:u6|x_cnt[1]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.743 ns                ;
; 23.014 ns                               ; 143.14 MHz ( period = 6.986 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.786 ns                 ; 6.772 ns                ;
; 23.014 ns                               ; 143.14 MHz ( period = 6.986 ns )                    ; lcd_timing_controller:u6|x_cnt[7]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.740 ns                ;
; 23.015 ns                               ; 143.16 MHz ( period = 6.985 ns )                    ; lcd_timing_controller:u6|y_cnt[7]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.748 ns                ;
; 23.018 ns                               ; 143.23 MHz ( period = 6.982 ns )                    ; lcd_timing_controller:u6|y_cnt[5]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.745 ns                ;
; 23.019 ns                               ; 143.25 MHz ( period = 6.981 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.796 ns                 ; 6.777 ns                ;
; 23.019 ns                               ; 143.25 MHz ( period = 6.981 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.787 ns                 ; 6.768 ns                ;
; 23.021 ns                               ; 143.29 MHz ( period = 6.979 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.787 ns                 ; 6.766 ns                ;
; 23.023 ns                               ; 143.33 MHz ( period = 6.977 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[2] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.790 ns                 ; 6.767 ns                ;
; 23.027 ns                               ; 143.41 MHz ( period = 6.973 ns )                    ; lcd_timing_controller:u6|x_cnt[6]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.727 ns                ;
; 23.030 ns                               ; 143.47 MHz ( period = 6.970 ns )                    ; lcd_timing_controller:u6|x_cnt[9]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.773 ns                 ; 6.743 ns                ;
; 23.034 ns                               ; 143.55 MHz ( period = 6.966 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.729 ns                ;
; 23.036 ns                               ; 143.60 MHz ( period = 6.964 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg8 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.748 ns                 ; 6.712 ns                ;
; 23.036 ns                               ; 143.60 MHz ( period = 6.964 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg7 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.748 ns                 ; 6.712 ns                ;
; 23.036 ns                               ; 143.60 MHz ( period = 6.964 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg6 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.748 ns                 ; 6.712 ns                ;
; 23.036 ns                               ; 143.60 MHz ( period = 6.964 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.748 ns                 ; 6.712 ns                ;
; 23.036 ns                               ; 143.60 MHz ( period = 6.964 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.748 ns                 ; 6.712 ns                ;
; 23.036 ns                               ; 143.60 MHz ( period = 6.964 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.748 ns                 ; 6.712 ns                ;
; 23.036 ns                               ; 143.60 MHz ( period = 6.964 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.748 ns                 ; 6.712 ns                ;
; 23.036 ns                               ; 143.60 MHz ( period = 6.964 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.748 ns                 ; 6.712 ns                ;
; 23.036 ns                               ; 143.60 MHz ( period = 6.964 ns )                    ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.748 ns                 ; 6.712 ns                ;
; 23.040 ns                               ; 143.68 MHz ( period = 6.960 ns )                    ; lcd_timing_controller:u6|x_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.714 ns                ;
; 23.042 ns                               ; 143.72 MHz ( period = 6.958 ns )                    ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.721 ns                ;
; 23.044 ns                               ; 143.76 MHz ( period = 6.956 ns )                    ; lcd_timing_controller:u6|y_cnt[1]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 6.700 ns                ;
; 23.051 ns                               ; 143.91 MHz ( period = 6.949 ns )                    ; lcd_timing_controller:u6|y_cnt[5]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 6.693 ns                ;
; 23.051 ns                               ; 143.91 MHz ( period = 6.949 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.787 ns                 ; 6.736 ns                ;
; 23.055 ns                               ; 143.99 MHz ( period = 6.945 ns )                    ; lcd_timing_controller:u6|x_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.699 ns                ;
; 23.056 ns                               ; 144.01 MHz ( period = 6.944 ns )                    ; lcd_timing_controller:u6|y_cnt[4]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.707 ns                ;
; 23.058 ns                               ; 144.05 MHz ( period = 6.942 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.786 ns                 ; 6.728 ns                ;
; 23.059 ns                               ; 144.07 MHz ( period = 6.941 ns )                    ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.704 ns                ;
; 23.059 ns                               ; 144.07 MHz ( period = 6.941 ns )                    ; lcd_timing_controller:u6|y_cnt[6]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.704 ns                ;
; 23.072 ns                               ; 144.34 MHz ( period = 6.928 ns )                    ; lcd_timing_controller:u6|y_cnt[4]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 6.672 ns                ;
; 23.082 ns                               ; 144.55 MHz ( period = 6.918 ns )                    ; lcd_timing_controller:u6|x_cnt[1]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.672 ns                ;
; 23.085 ns                               ; 144.61 MHz ( period = 6.915 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.786 ns                 ; 6.701 ns                ;
; 23.085 ns                               ; 144.61 MHz ( period = 6.915 ns )                    ; lcd_timing_controller:u6|x_cnt[7]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.669 ns                ;
; 23.086 ns                               ; 144.63 MHz ( period = 6.914 ns )                    ; lcd_timing_controller:u6|y_cnt[7]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.677 ns                ;
; 23.090 ns                               ; 144.72 MHz ( period = 6.910 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.796 ns                 ; 6.706 ns                ;
; 23.090 ns                               ; 144.72 MHz ( period = 6.910 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.787 ns                 ; 6.697 ns                ;
; 23.092 ns                               ; 144.76 MHz ( period = 6.908 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.787 ns                 ; 6.695 ns                ;
; 23.094 ns                               ; 144.80 MHz ( period = 6.906 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[2] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.790 ns                 ; 6.696 ns                ;
; 23.098 ns                               ; 144.89 MHz ( period = 6.902 ns )                    ; lcd_timing_controller:u6|x_cnt[6]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.656 ns                ;
; 23.101 ns                               ; 144.95 MHz ( period = 6.899 ns )                    ; lcd_timing_controller:u6|x_cnt[9]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.773 ns                 ; 6.672 ns                ;
; 23.108 ns                               ; 145.10 MHz ( period = 6.892 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.786 ns                 ; 6.678 ns                ;
; 23.110 ns                               ; 145.14 MHz ( period = 6.890 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.786 ns                 ; 6.676 ns                ;
; 23.111 ns                               ; 145.16 MHz ( period = 6.889 ns )                    ; lcd_timing_controller:u6|x_cnt[0]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.643 ns                ;
; 23.111 ns                               ; 145.16 MHz ( period = 6.889 ns )                    ; lcd_timing_controller:u6|x_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.643 ns                ;
; 23.113 ns                               ; 145.20 MHz ( period = 6.887 ns )                    ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.650 ns                ;
; 23.115 ns                               ; 145.24 MHz ( period = 6.885 ns )                    ; lcd_timing_controller:u6|y_cnt[1]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 6.629 ns                ;
; 23.116 ns                               ; 145.26 MHz ( period = 6.884 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.790 ns                 ; 6.674 ns                ;
; 23.122 ns                               ; 145.39 MHz ( period = 6.878 ns )                    ; lcd_timing_controller:u6|y_cnt[5]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 6.622 ns                ;
; 23.122 ns                               ; 145.39 MHz ( period = 6.878 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.787 ns                 ; 6.665 ns                ;
; 23.126 ns                               ; 145.48 MHz ( period = 6.874 ns )                    ; lcd_timing_controller:u6|x_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.628 ns                ;
; 23.127 ns                               ; 145.50 MHz ( period = 6.873 ns )                    ; lcd_timing_controller:u6|y_cnt[4]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.636 ns                ;
; 23.129 ns                               ; 145.54 MHz ( period = 6.871 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.786 ns                 ; 6.657 ns                ;
; 23.130 ns                               ; 145.56 MHz ( period = 6.870 ns )                    ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.633 ns                ;
; 23.130 ns                               ; 145.56 MHz ( period = 6.870 ns )                    ; lcd_timing_controller:u6|y_cnt[6]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.633 ns                ;
; 23.134 ns                               ; 145.65 MHz ( period = 6.866 ns )                    ; lcd_timing_controller:u6|x_cnt[9]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.620 ns                ;
; 23.153 ns                               ; 146.05 MHz ( period = 6.847 ns )                    ; lcd_timing_controller:u6|x_cnt[1]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.601 ns                ;
; 23.156 ns                               ; 146.11 MHz ( period = 6.844 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.786 ns                 ; 6.630 ns                ;
; 23.156 ns                               ; 146.11 MHz ( period = 6.844 ns )                    ; lcd_timing_controller:u6|x_cnt[7]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.598 ns                ;
; 23.157 ns                               ; 146.13 MHz ( period = 6.843 ns )                    ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.744 ns                 ; 6.587 ns                ;
; 23.157 ns                               ; 146.13 MHz ( period = 6.843 ns )                    ; lcd_timing_controller:u6|y_cnt[7]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.606 ns                ;
; 23.161 ns                               ; 146.22 MHz ( period = 6.839 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.787 ns                 ; 6.626 ns                ;
; 23.161 ns                               ; 146.22 MHz ( period = 6.839 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.796 ns                 ; 6.635 ns                ;
; 23.163 ns                               ; 146.26 MHz ( period = 6.837 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.787 ns                 ; 6.624 ns                ;
; 23.165 ns                               ; 146.31 MHz ( period = 6.835 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[2] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.790 ns                 ; 6.625 ns                ;
; 23.169 ns                               ; 146.39 MHz ( period = 6.831 ns )                    ; lcd_timing_controller:u6|x_cnt[6]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.585 ns                ;
; 23.177 ns                               ; 146.56 MHz ( period = 6.823 ns )                    ; lcd_timing_controller:u6|y_cnt[5]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.586 ns                ;
; 23.179 ns                               ; 146.61 MHz ( period = 6.821 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.786 ns                 ; 6.607 ns                ;
; 23.181 ns                               ; 146.65 MHz ( period = 6.819 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.786 ns                 ; 6.605 ns                ;
; 23.182 ns                               ; 146.67 MHz ( period = 6.818 ns )                    ; lcd_timing_controller:u6|x_cnt[0]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.572 ns                ;
; 23.182 ns                               ; 146.67 MHz ( period = 6.818 ns )                    ; lcd_timing_controller:u6|x_cnt[2]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.754 ns                 ; 6.572 ns                ;
; 23.183 ns                               ; 146.69 MHz ( period = 6.817 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.787 ns                 ; 6.604 ns                ;
; 23.184 ns                               ; 146.71 MHz ( period = 6.816 ns )                    ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 30.000 ns                   ; 29.763 ns                 ; 6.579 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                               ;                                                                                                                                                                                         ;                                                                           ;                                                                           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'iCLK_50'                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                 ; To                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 6.734 ns                                ; 153.09 MHz ( period = 6.532 ns )                    ; lcd_spi_cotroller:u1|m3wire_data[14]                 ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA    ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.791 ns                  ; 3.057 ns                ;
; 6.822 ns                                ; 157.33 MHz ( period = 6.356 ns )                    ; lcd_spi_cotroller:u1|m3wire_data[10]                 ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA    ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.791 ns                  ; 2.969 ns                ;
; 6.878 ns                                ; 160.15 MHz ( period = 6.244 ns )                    ; lcd_spi_cotroller:u1|m3wire_data[15]                 ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA    ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.791 ns                  ; 2.913 ns                ;
; 6.903 ns                                ; 161.45 MHz ( period = 6.194 ns )                    ; lcd_spi_cotroller:u1|m3wire_data[11]                 ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA    ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.791 ns                  ; 2.888 ns                ;
; 7.004 ns                                ; 166.89 MHz ( period = 5.992 ns )                    ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[2] ; lcd_spi_cotroller:u1|msetup_st.0000                     ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.781 ns                  ; 2.777 ns                ;
; 7.056 ns                                ; 169.84 MHz ( period = 5.888 ns )                    ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[2] ; lcd_spi_cotroller:u1|msetup_st.0100                     ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.781 ns                  ; 2.725 ns                ;
; 7.087 ns                                ; 171.64 MHz ( period = 5.826 ns )                    ; lcd_spi_cotroller:u1|m3wire_data[2]                  ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA    ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.791 ns                  ; 2.704 ns                ;
; 7.113 ns                                ; 173.19 MHz ( period = 5.774 ns )                    ; lcd_spi_cotroller:u1|m3wire_data[3]                  ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA    ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.791 ns                  ; 2.678 ns                ;
; 7.154 ns                                ; 175.69 MHz ( period = 5.692 ns )                    ; lcd_spi_cotroller:u1|m3wire_data[7]                  ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA    ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.791 ns                  ; 2.637 ns                ;
; 7.154 ns                                ; 175.69 MHz ( period = 5.692 ns )                    ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[1] ; lcd_spi_cotroller:u1|msetup_st.0000                     ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.781 ns                  ; 2.627 ns                ;
; 7.169 ns                                ; 176.62 MHz ( period = 5.662 ns )                    ; lcd_spi_cotroller:u1|m3wire_data[5]                  ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA    ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.791 ns                  ; 2.622 ns                ;
; 7.206 ns                                ; 178.95 MHz ( period = 5.588 ns )                    ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[1] ; lcd_spi_cotroller:u1|msetup_st.0100                     ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.781 ns                  ; 2.575 ns                ;
; 7.298 ns                                ; 185.05 MHz ( period = 5.404 ns )                    ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[2] ; lcd_spi_cotroller:u1|msetup_st.0011                     ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.781 ns                  ; 2.483 ns                ;
; 7.298 ns                                ; 185.05 MHz ( period = 5.404 ns )                    ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[2] ; lcd_spi_cotroller:u1|m3wire_str                         ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.781 ns                  ; 2.483 ns                ;
; 7.401 ns                                ; 192.38 MHz ( period = 5.198 ns )                    ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[3] ; lcd_spi_cotroller:u1|msetup_st.0000                     ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.781 ns                  ; 2.380 ns                ;
; 7.430 ns                                ; 194.55 MHz ( period = 5.140 ns )                    ; lcd_spi_cotroller:u1|m3wire_data[12]                 ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA    ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.791 ns                  ; 2.361 ns                ;
; 7.448 ns                                ; 195.92 MHz ( period = 5.104 ns )                    ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[1] ; lcd_spi_cotroller:u1|msetup_st.0011                     ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.781 ns                  ; 2.333 ns                ;
; 7.448 ns                                ; 195.92 MHz ( period = 5.104 ns )                    ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[1] ; lcd_spi_cotroller:u1|m3wire_str                         ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.781 ns                  ; 2.333 ns                ;
; 7.453 ns                                ; 196.31 MHz ( period = 5.094 ns )                    ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[3] ; lcd_spi_cotroller:u1|msetup_st.0100                     ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.781 ns                  ; 2.328 ns                ;
; 7.473 ns                                ; 197.86 MHz ( period = 5.054 ns )                    ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[0] ; lcd_spi_cotroller:u1|msetup_st.0000                     ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.781 ns                  ; 2.308 ns                ;
; 7.484 ns                                ; 198.73 MHz ( period = 5.032 ns )                    ; lcd_spi_cotroller:u1|m3wire_data[8]                  ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA    ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.791 ns                  ; 2.307 ns                ;
; 7.525 ns                                ; 202.02 MHz ( period = 4.950 ns )                    ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[0] ; lcd_spi_cotroller:u1|msetup_st.0100                     ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.781 ns                  ; 2.256 ns                ;
; 7.599 ns                                ; 208.25 MHz ( period = 4.802 ns )                    ; lcd_spi_cotroller:u1|m3wire_data[6]                  ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA    ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.791 ns                  ; 2.192 ns                ;
; 7.667 ns                                ; 214.32 MHz ( period = 4.666 ns )                    ; lcd_spi_cotroller:u1|m3wire_str                      ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSEN      ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.791 ns                  ; 2.124 ns                ;
; 7.667 ns                                ; 214.32 MHz ( period = 4.666 ns )                    ; lcd_spi_cotroller:u1|m3wire_str                      ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSCLK     ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.791 ns                  ; 2.124 ns                ;
; 7.683 ns                                ; 215.80 MHz ( period = 4.634 ns )                    ; lcd_spi_cotroller:u1|m3wire_data[4]                  ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA    ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.791 ns                  ; 2.108 ns                ;
; 7.695 ns                                ; 216.92 MHz ( period = 4.610 ns )                    ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[3] ; lcd_spi_cotroller:u1|msetup_st.0011                     ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.781 ns                  ; 2.086 ns                ;
; 7.695 ns                                ; 216.92 MHz ( period = 4.610 ns )                    ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[3] ; lcd_spi_cotroller:u1|m3wire_str                         ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.781 ns                  ; 2.086 ns                ;
; 7.767 ns                                ; 223.91 MHz ( period = 4.466 ns )                    ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[0] ; lcd_spi_cotroller:u1|msetup_st.0011                     ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.781 ns                  ; 2.014 ns                ;
; 7.767 ns                                ; 223.91 MHz ( period = 4.466 ns )                    ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[0] ; lcd_spi_cotroller:u1|m3wire_str                         ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.781 ns                  ; 2.014 ns                ;
; 7.815 ns                                ; 228.83 MHz ( period = 4.370 ns )                    ; lcd_spi_cotroller:u1|m3wire_data[1]                  ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA    ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.791 ns                  ; 1.976 ns                ;
; 7.839 ns                                ; 231.37 MHz ( period = 4.322 ns )                    ; lcd_spi_cotroller:u1|m3wire_data[13]                 ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA    ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.791 ns                  ; 1.952 ns                ;
; 7.846 ns                                ; 232.13 MHz ( period = 4.308 ns )                    ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[4] ; lcd_spi_cotroller:u1|msetup_st.0000                     ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.781 ns                  ; 1.935 ns                ;
; 7.898 ns                                ; 237.87 MHz ( period = 4.204 ns )                    ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[4] ; lcd_spi_cotroller:u1|msetup_st.0100                     ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.781 ns                  ; 1.883 ns                ;
; 7.967 ns                                ; 245.94 MHz ( period = 4.066 ns )                    ; lcd_spi_cotroller:u1|m3wire_str                      ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA~en ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.790 ns                  ; 1.823 ns                ;
; 7.967 ns                                ; 245.94 MHz ( period = 4.066 ns )                    ; lcd_spi_cotroller:u1|m3wire_str                      ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA    ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.790 ns                  ; 1.823 ns                ;
; 8.095 ns                                ; 262.47 MHz ( period = 3.810 ns )                    ; lcd_spi_cotroller:u1|m3wire_data[0]                  ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA    ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.791 ns                  ; 1.696 ns                ;
; 8.140 ns                                ; 268.82 MHz ( period = 3.720 ns )                    ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[4] ; lcd_spi_cotroller:u1|msetup_st.0011                     ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.781 ns                  ; 1.641 ns                ;
; 8.140 ns                                ; 268.82 MHz ( period = 3.720 ns )                    ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[4] ; lcd_spi_cotroller:u1|m3wire_str                         ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.781 ns                  ; 1.641 ns                ;
; 8.252 ns                                ; 286.04 MHz ( period = 3.496 ns )                    ; lcd_spi_cotroller:u1|three_wire_controller:u0|mACK   ; lcd_spi_cotroller:u1|msetup_st.0000                     ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.781 ns                  ; 1.529 ns                ;
; 8.280 ns                                ; 290.70 MHz ( period = 3.440 ns )                    ; lcd_spi_cotroller:u1|three_wire_controller:u0|mACK   ; lcd_spi_cotroller:u1|msetup_st.0100                     ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.781 ns                  ; 1.501 ns                ;
; 8.491 ns                                ; 331.35 MHz ( period = 3.018 ns )                    ; lcd_spi_cotroller:u1|m3wire_str                      ; lcd_spi_cotroller:u1|three_wire_controller:u0|mACK      ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.791 ns                  ; 1.300 ns                ;
; 8.491 ns                                ; 331.35 MHz ( period = 3.018 ns )                    ; lcd_spi_cotroller:u1|m3wire_str                      ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[4]    ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.791 ns                  ; 1.300 ns                ;
; 8.491 ns                                ; 331.35 MHz ( period = 3.018 ns )                    ; lcd_spi_cotroller:u1|m3wire_str                      ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[0]    ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.791 ns                  ; 1.300 ns                ;
; 8.491 ns                                ; 331.35 MHz ( period = 3.018 ns )                    ; lcd_spi_cotroller:u1|m3wire_str                      ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[1]    ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.791 ns                  ; 1.300 ns                ;
; 8.491 ns                                ; 331.35 MHz ( period = 3.018 ns )                    ; lcd_spi_cotroller:u1|m3wire_str                      ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[2]    ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.791 ns                  ; 1.300 ns                ;
; 8.491 ns                                ; 331.35 MHz ( period = 3.018 ns )                    ; lcd_spi_cotroller:u1|m3wire_str                      ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[3]    ; iCLK_50    ; iCLK_50  ; 10.000 ns                   ; 9.791 ns                  ; 1.300 ns                ;
; 9.922 ns                                ; 99.23 MHz ( period = 10.078 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[2]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.824 ns                 ; 9.902 ns                ;
; 9.922 ns                                ; 99.23 MHz ( period = 10.078 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[4]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.824 ns                 ; 9.902 ns                ;
; 9.927 ns                                ; 99.28 MHz ( period = 10.073 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[0]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.898 ns                ;
; 9.927 ns                                ; 99.28 MHz ( period = 10.073 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[1]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.898 ns                ;
; 9.927 ns                                ; 99.28 MHz ( period = 10.073 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[3]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.898 ns                ;
; 9.927 ns                                ; 99.28 MHz ( period = 10.073 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[11]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.898 ns                ;
; 9.955 ns                                ; 99.55 MHz ( period = 10.045 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[2]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.824 ns                 ; 9.869 ns                ;
; 9.955 ns                                ; 99.55 MHz ( period = 10.045 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[4]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.824 ns                 ; 9.869 ns                ;
; 9.960 ns                                ; 99.60 MHz ( period = 10.040 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[0]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.865 ns                ;
; 9.960 ns                                ; 99.60 MHz ( period = 10.040 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[1]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.865 ns                ;
; 9.960 ns                                ; 99.60 MHz ( period = 10.040 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[3]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.865 ns                ;
; 9.960 ns                                ; 99.60 MHz ( period = 10.040 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[11]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.865 ns                ;
; 10.151 ns                               ; 101.53 MHz ( period = 9.849 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[13]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.678 ns                ;
; 10.151 ns                               ; 101.53 MHz ( period = 9.849 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[16]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.678 ns                ;
; 10.151 ns                               ; 101.53 MHz ( period = 9.849 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[12]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.678 ns                ;
; 10.151 ns                               ; 101.53 MHz ( period = 9.849 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[18]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.678 ns                ;
; 10.151 ns                               ; 101.53 MHz ( period = 9.849 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[20]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.678 ns                ;
; 10.151 ns                               ; 101.53 MHz ( period = 9.849 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[22]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.678 ns                ;
; 10.151 ns                               ; 101.53 MHz ( period = 9.849 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[14]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.678 ns                ;
; 10.151 ns                               ; 101.53 MHz ( period = 9.849 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[21]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.678 ns                ;
; 10.168 ns                               ; 101.71 MHz ( period = 9.832 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[17]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.657 ns                ;
; 10.168 ns                               ; 101.71 MHz ( period = 9.832 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[10]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.657 ns                ;
; 10.168 ns                               ; 101.71 MHz ( period = 9.832 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[9]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.657 ns                ;
; 10.168 ns                               ; 101.71 MHz ( period = 9.832 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[15]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.657 ns                ;
; 10.168 ns                               ; 101.71 MHz ( period = 9.832 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[8]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.657 ns                ;
; 10.168 ns                               ; 101.71 MHz ( period = 9.832 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[5]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.657 ns                ;
; 10.168 ns                               ; 101.71 MHz ( period = 9.832 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[7]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.657 ns                ;
; 10.168 ns                               ; 101.71 MHz ( period = 9.832 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[6]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.657 ns                ;
; 10.168 ns                               ; 101.71 MHz ( period = 9.832 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[19]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.657 ns                ;
; 10.168 ns                               ; 101.71 MHz ( period = 9.832 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[24]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.657 ns                ;
; 10.168 ns                               ; 101.71 MHz ( period = 9.832 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|debounceCounter[23]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.657 ns                ;
; 10.184 ns                               ; 101.87 MHz ( period = 9.816 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[13]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.645 ns                ;
; 10.184 ns                               ; 101.87 MHz ( period = 9.816 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[16]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.645 ns                ;
; 10.184 ns                               ; 101.87 MHz ( period = 9.816 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[12]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.645 ns                ;
; 10.184 ns                               ; 101.87 MHz ( period = 9.816 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[18]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.645 ns                ;
; 10.184 ns                               ; 101.87 MHz ( period = 9.816 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[20]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.645 ns                ;
; 10.184 ns                               ; 101.87 MHz ( period = 9.816 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[22]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.645 ns                ;
; 10.184 ns                               ; 101.87 MHz ( period = 9.816 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[14]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.645 ns                ;
; 10.184 ns                               ; 101.87 MHz ( period = 9.816 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[21]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.645 ns                ;
; 10.201 ns                               ; 102.05 MHz ( period = 9.799 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[17]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.624 ns                ;
; 10.201 ns                               ; 102.05 MHz ( period = 9.799 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[10]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.624 ns                ;
; 10.201 ns                               ; 102.05 MHz ( period = 9.799 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[9]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.624 ns                ;
; 10.201 ns                               ; 102.05 MHz ( period = 9.799 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[15]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.624 ns                ;
; 10.201 ns                               ; 102.05 MHz ( period = 9.799 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[8]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.624 ns                ;
; 10.201 ns                               ; 102.05 MHz ( period = 9.799 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[5]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.624 ns                ;
; 10.201 ns                               ; 102.05 MHz ( period = 9.799 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[7]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.624 ns                ;
; 10.201 ns                               ; 102.05 MHz ( period = 9.799 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[6]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.624 ns                ;
; 10.201 ns                               ; 102.05 MHz ( period = 9.799 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[19]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.624 ns                ;
; 10.201 ns                               ; 102.05 MHz ( period = 9.799 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[24]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.624 ns                ;
; 10.201 ns                               ; 102.05 MHz ( period = 9.799 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|debounceCounter[23]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.624 ns                ;
; 10.205 ns                               ; 102.09 MHz ( period = 9.795 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[2]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.824 ns                 ; 9.619 ns                ;
; 10.205 ns                               ; 102.09 MHz ( period = 9.795 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[4]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.824 ns                 ; 9.619 ns                ;
; 10.210 ns                               ; 102.15 MHz ( period = 9.790 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[0]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.615 ns                ;
; 10.210 ns                               ; 102.15 MHz ( period = 9.790 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[1]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.615 ns                ;
; 10.210 ns                               ; 102.15 MHz ( period = 9.790 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[3]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.615 ns                ;
; 10.210 ns                               ; 102.15 MHz ( period = 9.790 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[11]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.615 ns                ;
; 10.434 ns                               ; 104.54 MHz ( period = 9.566 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[13]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.395 ns                ;
; 10.434 ns                               ; 104.54 MHz ( period = 9.566 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[16]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.395 ns                ;
; 10.434 ns                               ; 104.54 MHz ( period = 9.566 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[12]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.395 ns                ;
; 10.434 ns                               ; 104.54 MHz ( period = 9.566 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[18]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.395 ns                ;
; 10.434 ns                               ; 104.54 MHz ( period = 9.566 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[20]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.395 ns                ;
; 10.434 ns                               ; 104.54 MHz ( period = 9.566 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[22]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.395 ns                ;
; 10.434 ns                               ; 104.54 MHz ( period = 9.566 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[14]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.395 ns                ;
; 10.434 ns                               ; 104.54 MHz ( period = 9.566 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[21]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 9.395 ns                ;
; 10.451 ns                               ; 104.72 MHz ( period = 9.549 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[17]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.374 ns                ;
; 10.451 ns                               ; 104.72 MHz ( period = 9.549 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[10]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.374 ns                ;
; 10.451 ns                               ; 104.72 MHz ( period = 9.549 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[9]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.374 ns                ;
; 10.451 ns                               ; 104.72 MHz ( period = 9.549 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[15]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.374 ns                ;
; 10.451 ns                               ; 104.72 MHz ( period = 9.549 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[8]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.374 ns                ;
; 10.451 ns                               ; 104.72 MHz ( period = 9.549 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[5]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.374 ns                ;
; 10.451 ns                               ; 104.72 MHz ( period = 9.549 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[7]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.374 ns                ;
; 10.451 ns                               ; 104.72 MHz ( period = 9.549 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[6]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.374 ns                ;
; 10.451 ns                               ; 104.72 MHz ( period = 9.549 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[19]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.374 ns                ;
; 10.451 ns                               ; 104.72 MHz ( period = 9.549 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[24]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.374 ns                ;
; 10.451 ns                               ; 104.72 MHz ( period = 9.549 ns )                    ; adc_spi_controller:u2|oX_COORD[4]                    ; touch_detector:ts|debounceCounter[23]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.374 ns                ;
; 10.598 ns                               ; 106.36 MHz ( period = 9.402 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[2]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.784 ns                 ; 9.186 ns                ;
; 10.598 ns                               ; 106.36 MHz ( period = 9.402 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[4]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.784 ns                 ; 9.186 ns                ;
; 10.603 ns                               ; 106.42 MHz ( period = 9.397 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[0]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 9.182 ns                ;
; 10.603 ns                               ; 106.42 MHz ( period = 9.397 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[1]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 9.182 ns                ;
; 10.603 ns                               ; 106.42 MHz ( period = 9.397 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[3]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 9.182 ns                ;
; 10.603 ns                               ; 106.42 MHz ( period = 9.397 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[11]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 9.182 ns                ;
; 10.688 ns                               ; 107.39 MHz ( period = 9.312 ns )                    ; adc_spi_controller:u2|oX_COORD[6]                    ; touch_detector:ts|debounceCounter[2]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.824 ns                 ; 9.136 ns                ;
; 10.688 ns                               ; 107.39 MHz ( period = 9.312 ns )                    ; adc_spi_controller:u2|oX_COORD[6]                    ; touch_detector:ts|debounceCounter[4]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.824 ns                 ; 9.136 ns                ;
; 10.693 ns                               ; 107.45 MHz ( period = 9.307 ns )                    ; adc_spi_controller:u2|oX_COORD[6]                    ; touch_detector:ts|debounceCounter[0]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.132 ns                ;
; 10.693 ns                               ; 107.45 MHz ( period = 9.307 ns )                    ; adc_spi_controller:u2|oX_COORD[6]                    ; touch_detector:ts|debounceCounter[1]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.132 ns                ;
; 10.693 ns                               ; 107.45 MHz ( period = 9.307 ns )                    ; adc_spi_controller:u2|oX_COORD[6]                    ; touch_detector:ts|debounceCounter[3]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.132 ns                ;
; 10.693 ns                               ; 107.45 MHz ( period = 9.307 ns )                    ; adc_spi_controller:u2|oX_COORD[6]                    ; touch_detector:ts|debounceCounter[11]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.132 ns                ;
; 10.697 ns                               ; 107.49 MHz ( period = 9.303 ns )                    ; adc_spi_controller:u2|oY_COORD[4]                    ; touch_detector:ts|debounceCounter[2]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.784 ns                 ; 9.087 ns                ;
; 10.697 ns                               ; 107.49 MHz ( period = 9.303 ns )                    ; adc_spi_controller:u2|oY_COORD[4]                    ; touch_detector:ts|debounceCounter[4]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.784 ns                 ; 9.087 ns                ;
; 10.702 ns                               ; 107.55 MHz ( period = 9.298 ns )                    ; adc_spi_controller:u2|oY_COORD[4]                    ; touch_detector:ts|debounceCounter[0]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 9.083 ns                ;
; 10.702 ns                               ; 107.55 MHz ( period = 9.298 ns )                    ; adc_spi_controller:u2|oY_COORD[4]                    ; touch_detector:ts|debounceCounter[1]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 9.083 ns                ;
; 10.702 ns                               ; 107.55 MHz ( period = 9.298 ns )                    ; adc_spi_controller:u2|oY_COORD[4]                    ; touch_detector:ts|debounceCounter[3]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 9.083 ns                ;
; 10.702 ns                               ; 107.55 MHz ( period = 9.298 ns )                    ; adc_spi_controller:u2|oY_COORD[4]                    ; touch_detector:ts|debounceCounter[11]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 9.083 ns                ;
; 10.724 ns                               ; 107.81 MHz ( period = 9.276 ns )                    ; adc_spi_controller:u2|oY_COORD[2]                    ; touch_detector:ts|debounceCounter[2]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.784 ns                 ; 9.060 ns                ;
; 10.724 ns                               ; 107.81 MHz ( period = 9.276 ns )                    ; adc_spi_controller:u2|oY_COORD[2]                    ; touch_detector:ts|debounceCounter[4]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.784 ns                 ; 9.060 ns                ;
; 10.729 ns                               ; 107.86 MHz ( period = 9.271 ns )                    ; adc_spi_controller:u2|oY_COORD[2]                    ; touch_detector:ts|debounceCounter[0]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 9.056 ns                ;
; 10.729 ns                               ; 107.86 MHz ( period = 9.271 ns )                    ; adc_spi_controller:u2|oY_COORD[2]                    ; touch_detector:ts|debounceCounter[1]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 9.056 ns                ;
; 10.729 ns                               ; 107.86 MHz ( period = 9.271 ns )                    ; adc_spi_controller:u2|oY_COORD[2]                    ; touch_detector:ts|debounceCounter[3]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 9.056 ns                ;
; 10.729 ns                               ; 107.86 MHz ( period = 9.271 ns )                    ; adc_spi_controller:u2|oY_COORD[2]                    ; touch_detector:ts|debounceCounter[11]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 9.056 ns                ;
; 10.739 ns                               ; 107.98 MHz ( period = 9.261 ns )                    ; adc_spi_controller:u2|oX_COORD[1]                    ; touch_detector:ts|showcounter[0]                        ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.813 ns                 ; 9.074 ns                ;
; 10.753 ns                               ; 108.14 MHz ( period = 9.247 ns )                    ; adc_spi_controller:u2|oX_COORD[3]                    ; touch_detector:ts|debounceCounter[2]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.824 ns                 ; 9.071 ns                ;
; 10.753 ns                               ; 108.14 MHz ( period = 9.247 ns )                    ; adc_spi_controller:u2|oX_COORD[3]                    ; touch_detector:ts|debounceCounter[4]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.824 ns                 ; 9.071 ns                ;
; 10.758 ns                               ; 108.20 MHz ( period = 9.242 ns )                    ; adc_spi_controller:u2|oX_COORD[3]                    ; touch_detector:ts|debounceCounter[0]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.067 ns                ;
; 10.758 ns                               ; 108.20 MHz ( period = 9.242 ns )                    ; adc_spi_controller:u2|oX_COORD[3]                    ; touch_detector:ts|debounceCounter[1]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.067 ns                ;
; 10.758 ns                               ; 108.20 MHz ( period = 9.242 ns )                    ; adc_spi_controller:u2|oX_COORD[3]                    ; touch_detector:ts|debounceCounter[3]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.067 ns                ;
; 10.758 ns                               ; 108.20 MHz ( period = 9.242 ns )                    ; adc_spi_controller:u2|oX_COORD[3]                    ; touch_detector:ts|debounceCounter[11]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 9.067 ns                ;
; 10.772 ns                               ; 108.37 MHz ( period = 9.228 ns )                    ; adc_spi_controller:u2|oX_COORD[2]                    ; touch_detector:ts|showcounter[0]                        ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.813 ns                 ; 9.041 ns                ;
; 10.827 ns                               ; 109.02 MHz ( period = 9.173 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[13]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.789 ns                 ; 8.962 ns                ;
; 10.827 ns                               ; 109.02 MHz ( period = 9.173 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[16]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.789 ns                 ; 8.962 ns                ;
; 10.827 ns                               ; 109.02 MHz ( period = 9.173 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[12]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.789 ns                 ; 8.962 ns                ;
; 10.827 ns                               ; 109.02 MHz ( period = 9.173 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[18]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.789 ns                 ; 8.962 ns                ;
; 10.827 ns                               ; 109.02 MHz ( period = 9.173 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[20]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.789 ns                 ; 8.962 ns                ;
; 10.827 ns                               ; 109.02 MHz ( period = 9.173 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[22]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.789 ns                 ; 8.962 ns                ;
; 10.827 ns                               ; 109.02 MHz ( period = 9.173 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[14]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.789 ns                 ; 8.962 ns                ;
; 10.827 ns                               ; 109.02 MHz ( period = 9.173 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[21]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.789 ns                 ; 8.962 ns                ;
; 10.844 ns                               ; 109.22 MHz ( period = 9.156 ns )                    ; adc_spi_controller:u2|oY_COORD[3]                    ; touch_detector:ts|debounceCounter[2]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.784 ns                 ; 8.940 ns                ;
; 10.844 ns                               ; 109.22 MHz ( period = 9.156 ns )                    ; adc_spi_controller:u2|oY_COORD[3]                    ; touch_detector:ts|debounceCounter[4]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.784 ns                 ; 8.940 ns                ;
; 10.844 ns                               ; 109.22 MHz ( period = 9.156 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[17]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 8.941 ns                ;
; 10.844 ns                               ; 109.22 MHz ( period = 9.156 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[10]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 8.941 ns                ;
; 10.844 ns                               ; 109.22 MHz ( period = 9.156 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[9]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 8.941 ns                ;
; 10.844 ns                               ; 109.22 MHz ( period = 9.156 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[15]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 8.941 ns                ;
; 10.844 ns                               ; 109.22 MHz ( period = 9.156 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[8]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 8.941 ns                ;
; 10.844 ns                               ; 109.22 MHz ( period = 9.156 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[5]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 8.941 ns                ;
; 10.844 ns                               ; 109.22 MHz ( period = 9.156 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[7]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 8.941 ns                ;
; 10.844 ns                               ; 109.22 MHz ( period = 9.156 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[6]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 8.941 ns                ;
; 10.844 ns                               ; 109.22 MHz ( period = 9.156 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[19]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 8.941 ns                ;
; 10.844 ns                               ; 109.22 MHz ( period = 9.156 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[24]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 8.941 ns                ;
; 10.844 ns                               ; 109.22 MHz ( period = 9.156 ns )                    ; adc_spi_controller:u2|oY_COORD[5]                    ; touch_detector:ts|debounceCounter[23]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 8.941 ns                ;
; 10.849 ns                               ; 109.28 MHz ( period = 9.151 ns )                    ; adc_spi_controller:u2|oY_COORD[3]                    ; touch_detector:ts|debounceCounter[0]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 8.936 ns                ;
; 10.849 ns                               ; 109.28 MHz ( period = 9.151 ns )                    ; adc_spi_controller:u2|oY_COORD[3]                    ; touch_detector:ts|debounceCounter[1]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 8.936 ns                ;
; 10.849 ns                               ; 109.28 MHz ( period = 9.151 ns )                    ; adc_spi_controller:u2|oY_COORD[3]                    ; touch_detector:ts|debounceCounter[3]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 8.936 ns                ;
; 10.849 ns                               ; 109.28 MHz ( period = 9.151 ns )                    ; adc_spi_controller:u2|oY_COORD[3]                    ; touch_detector:ts|debounceCounter[11]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.785 ns                 ; 8.936 ns                ;
; 10.917 ns                               ; 110.10 MHz ( period = 9.083 ns )                    ; adc_spi_controller:u2|oX_COORD[6]                    ; touch_detector:ts|debounceCounter[13]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 8.912 ns                ;
; 10.917 ns                               ; 110.10 MHz ( period = 9.083 ns )                    ; adc_spi_controller:u2|oX_COORD[6]                    ; touch_detector:ts|debounceCounter[16]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 8.912 ns                ;
; 10.917 ns                               ; 110.10 MHz ( period = 9.083 ns )                    ; adc_spi_controller:u2|oX_COORD[6]                    ; touch_detector:ts|debounceCounter[12]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 8.912 ns                ;
; 10.917 ns                               ; 110.10 MHz ( period = 9.083 ns )                    ; adc_spi_controller:u2|oX_COORD[6]                    ; touch_detector:ts|debounceCounter[18]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 8.912 ns                ;
; 10.917 ns                               ; 110.10 MHz ( period = 9.083 ns )                    ; adc_spi_controller:u2|oX_COORD[6]                    ; touch_detector:ts|debounceCounter[20]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 8.912 ns                ;
; 10.917 ns                               ; 110.10 MHz ( period = 9.083 ns )                    ; adc_spi_controller:u2|oX_COORD[6]                    ; touch_detector:ts|debounceCounter[22]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 8.912 ns                ;
; 10.917 ns                               ; 110.10 MHz ( period = 9.083 ns )                    ; adc_spi_controller:u2|oX_COORD[6]                    ; touch_detector:ts|debounceCounter[14]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 8.912 ns                ;
; 10.917 ns                               ; 110.10 MHz ( period = 9.083 ns )                    ; adc_spi_controller:u2|oX_COORD[6]                    ; touch_detector:ts|debounceCounter[21]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.829 ns                 ; 8.912 ns                ;
; 10.926 ns                               ; 110.20 MHz ( period = 9.074 ns )                    ; adc_spi_controller:u2|oY_COORD[4]                    ; touch_detector:ts|debounceCounter[13]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.789 ns                 ; 8.863 ns                ;
; 10.926 ns                               ; 110.20 MHz ( period = 9.074 ns )                    ; adc_spi_controller:u2|oY_COORD[4]                    ; touch_detector:ts|debounceCounter[16]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.789 ns                 ; 8.863 ns                ;
; 10.926 ns                               ; 110.20 MHz ( period = 9.074 ns )                    ; adc_spi_controller:u2|oY_COORD[4]                    ; touch_detector:ts|debounceCounter[12]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.789 ns                 ; 8.863 ns                ;
; 10.926 ns                               ; 110.20 MHz ( period = 9.074 ns )                    ; adc_spi_controller:u2|oY_COORD[4]                    ; touch_detector:ts|debounceCounter[18]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.789 ns                 ; 8.863 ns                ;
; 10.926 ns                               ; 110.20 MHz ( period = 9.074 ns )                    ; adc_spi_controller:u2|oY_COORD[4]                    ; touch_detector:ts|debounceCounter[20]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.789 ns                 ; 8.863 ns                ;
; 10.926 ns                               ; 110.20 MHz ( period = 9.074 ns )                    ; adc_spi_controller:u2|oY_COORD[4]                    ; touch_detector:ts|debounceCounter[22]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.789 ns                 ; 8.863 ns                ;
; 10.926 ns                               ; 110.20 MHz ( period = 9.074 ns )                    ; adc_spi_controller:u2|oY_COORD[4]                    ; touch_detector:ts|debounceCounter[14]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.789 ns                 ; 8.863 ns                ;
; 10.926 ns                               ; 110.20 MHz ( period = 9.074 ns )                    ; adc_spi_controller:u2|oY_COORD[4]                    ; touch_detector:ts|debounceCounter[21]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.789 ns                 ; 8.863 ns                ;
; 10.934 ns                               ; 110.30 MHz ( period = 9.066 ns )                    ; adc_spi_controller:u2|oX_COORD[6]                    ; touch_detector:ts|debounceCounter[17]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 8.891 ns                ;
; 10.934 ns                               ; 110.30 MHz ( period = 9.066 ns )                    ; adc_spi_controller:u2|oX_COORD[6]                    ; touch_detector:ts|debounceCounter[10]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 8.891 ns                ;
; 10.934 ns                               ; 110.30 MHz ( period = 9.066 ns )                    ; adc_spi_controller:u2|oX_COORD[6]                    ; touch_detector:ts|debounceCounter[9]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 8.891 ns                ;
; 10.934 ns                               ; 110.30 MHz ( period = 9.066 ns )                    ; adc_spi_controller:u2|oX_COORD[6]                    ; touch_detector:ts|debounceCounter[15]                   ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 8.891 ns                ;
; 10.934 ns                               ; 110.30 MHz ( period = 9.066 ns )                    ; adc_spi_controller:u2|oX_COORD[6]                    ; touch_detector:ts|debounceCounter[8]                    ; iCLK_50    ; iCLK_50  ; 20.000 ns                   ; 19.825 ns                 ; 8.891 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                      ;                                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                           ; To                                                                                                                                                             ; From Clock                                                                ; To Clock                                                                  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                                ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                  ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                               ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                  ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                  ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|Read                                                                                                                                    ; Sdram_Control_4Port:u7|Read                                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|Write                                                                                                                                   ; Sdram_Control_4Port:u7|Write                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                               ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                      ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                      ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                   ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                           ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                      ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                      ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                           ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[0] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[4] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u7|command:command1|BA[0]                                                                                                                  ; Sdram_Control_4Port:u7|BA[0]                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[9] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[9] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[1] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[4] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[4] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[6] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[6] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                      ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.526 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[6]                                                                                                       ; Sdram_Control_4Port:u7|command:command1|command_delay[5]                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[2]                                                                                                       ; Sdram_Control_4Port:u7|command:command1|command_delay[1]                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|READA                                                                                                        ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|WRITEA                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u7|command:command1|BA[1]                                                                                                                  ; Sdram_Control_4Port:u7|BA[1]                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.530 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                           ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                           ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                               ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.536 ns                                ; Sdram_Control_4Port:u7|Write                                                                                                                                   ; Sdram_Control_4Port:u7|DQM[0]                                                                                                                                  ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                    ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; Sdram_Control_4Port:u7|Write                                                                                                                                   ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; Sdram_Control_4Port:u7|Write                                                                                                                                   ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                  ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe8a[7]                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.541 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[3]                                                                                                       ; Sdram_Control_4Port:u7|command:command1|command_delay[2]                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe8a[8]                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.544 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[5]                                                                                                       ; Sdram_Control_4Port:u7|command:command1|command_delay[4]                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.544 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe8a[7]                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.545 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.546 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[9] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[8]                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.546 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe8a[8]                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.550 ns                                ; Sdram_Control_4Port:u7|command:command1|command_done                                                                                                           ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.552 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[0]                                                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.556 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.559 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[0]                                                                                                       ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.575 ns                 ;
; 0.562 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[0]                                                                                                       ; Sdram_Control_4Port:u7|command:command1|command_done                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.578 ns                 ;
; 0.628 ns                                ; Sdram_Control_4Port:u7|command:command1|CAS_N                                                                                                                  ; Sdram_Control_4Port:u7|CAS_N                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.644 ns                 ;
; 0.646 ns                                ; Sdram_Control_4Port:u7|command:command1|rw_shift[1]                                                                                                            ; Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.662 ns                 ;
; 0.649 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[0]                                                                                                                  ; Sdram_Control_4Port:u7|SA[0]                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.665 ns                 ;
; 0.653 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[6] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.654 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[7]                                                                                                       ; Sdram_Control_4Port:u7|command:command1|command_delay[6]                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.656 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[1] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                            ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[10]                                                                                                                 ; Sdram_Control_4Port:u7|SA[10]                                                                                                                                  ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.659 ns                                ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                                ; Sdram_Control_4Port:u7|command:command1|WE_N                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.660 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[0] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[8] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                            ; Sdram_Control_4Port:u7|command:command1|rp_done                                                                                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.661 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[8] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.662 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[1] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[1] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.663 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.664 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.665 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.668 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe8a[7]                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.671 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[1]                                                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe8a[0]                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.671 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[1]                                                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe8a[1]                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.678 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|WRITEA                                                                                                       ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.694 ns                 ;
; 0.690 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[0]                                                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.706 ns                 ;
; 0.691 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[4]                                                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.707 ns                 ;
; 0.692 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[1]                                                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.708 ns                 ;
; 0.693 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[6] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.711 ns                 ;
; 0.697 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.713 ns                 ;
; 0.699 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[3] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.717 ns                 ;
; 0.701 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[4] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[4] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.718 ns                 ;
; 0.709 ns                                ; Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                                                ; Sdram_Control_4Port:u7|CS_N[0]                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.724 ns                 ;
; 0.710 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.726 ns                 ;
; 0.711 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[5] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[5] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.726 ns                 ;
; 0.713 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.731 ns                 ;
; 0.713 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.731 ns                 ;
; 0.723 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[1] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.019 ns                   ; 0.742 ns                 ;
; 0.724 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.742 ns                 ;
; 0.725 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[1] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.019 ns                   ; 0.744 ns                 ;
; 0.725 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[7]                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 0.731 ns                 ;
; 0.729 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[9] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[9] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.746 ns                 ;
; 0.731 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.749 ns                 ;
; 0.731 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[14]                                                                                               ; Sdram_Control_4Port:u7|control_interface:control1|INIT_REQ                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.749 ns                 ;
; 0.735 ns                                ; Sdram_Control_4Port:u7|PM_STOP                                                                                                                                 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.749 ns                 ;
; 0.736 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.754 ns                 ;
; 0.736 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[7]                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.753 ns                 ;
; 0.737 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[9]                                          ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.751 ns                 ;
; 0.737 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[8]                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.754 ns                 ;
; 0.739 ns                                ; Sdram_Control_4Port:u7|PM_STOP                                                                                                                                 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.753 ns                 ;
; 0.750 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[2] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.764 ns                 ;
; 0.751 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[2] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.765 ns                 ;
; 0.753 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[2] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.767 ns                 ;
; 0.756 ns                                ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[10]                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.772 ns                 ;
; 0.764 ns                                ; Sdram_Control_4Port:u7|ST[7]                                                                                                                                   ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.782 ns                 ;
; 0.764 ns                                ; Sdram_Control_4Port:u7|ST[7]                                                                                                                                   ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.782 ns                 ;
; 0.778 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[1]                                                                                                     ; Sdram_Control_4Port:u7|control_interface:control1|timer[1]                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.794 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[9]                                                                                                     ; Sdram_Control_4Port:u7|control_interface:control1|timer[9]                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[11]                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|timer[11]                                                                                                    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[13]                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|timer[13]                                                                                                    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[7]                                                                                                     ; Sdram_Control_4Port:u7|control_interface:control1|timer[7]                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.782 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.798 ns                 ;
; 0.788 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[7]                                                                                                     ; Sdram_Control_4Port:u7|command:command1|SA[7]                                                                                                                  ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.790 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.790 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.791 ns                                ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                      ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.792 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.808 ns                 ;
; 0.794 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.812 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                     ; Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[7]                                                                                                                            ; Sdram_Control_4Port:u7|rWR2_ADDR[7]                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[7]                                                                                                                            ; Sdram_Control_4Port:u7|rRD2_ADDR[7]                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|PRECHARGE                                                                                                    ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[7]                                                                                                                            ; Sdram_Control_4Port:u7|rRD1_ADDR[7]                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[7]                                                                                                                            ; Sdram_Control_4Port:u7|rWR1_ADDR[7]                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.796 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[2]                                                                                                                  ; Sdram_Control_4Port:u7|SA[2]                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.797 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[9]                                                                                                                  ; Sdram_Control_4Port:u7|SA[9]                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.798 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.799 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.817 ns                 ;
; 0.799 ns                                ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                            ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[3] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.818 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u7|CMD[1]                                                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|READA                                                                                                        ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.803 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                                                  ; Sdram_Control_4Port:u7|SA[1]                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                            ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                            ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                            ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                            ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[11]                                                                                               ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[11]                                                                                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|Read                                                                                                                                    ; Sdram_Control_4Port:u7|DQM[0]                                                                                                                                  ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[9]                                                                                                                            ; Sdram_Control_4Port:u7|rRD2_ADDR[9]                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[9]                                                                                                                            ; Sdram_Control_4Port:u7|rWR2_ADDR[9]                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[11]                                                                                                                           ; Sdram_Control_4Port:u7|rRD2_ADDR[11]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[16]                                                                                                                           ; Sdram_Control_4Port:u7|rRD2_ADDR[16]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                            ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                            ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[14]                                                                                                                           ; Sdram_Control_4Port:u7|rRD2_ADDR[14]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[16]                                                                                                                           ; Sdram_Control_4Port:u7|rWR2_ADDR[16]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[11]                                                                                                                           ; Sdram_Control_4Port:u7|rWR2_ADDR[11]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[21]                                                                                                                           ; Sdram_Control_4Port:u7|rRD2_ADDR[21]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[18]                                                                                                                           ; Sdram_Control_4Port:u7|rRD2_ADDR[18]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[16]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[16]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[14]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[14]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[21]                                                                                                                           ; Sdram_Control_4Port:u7|rWR2_ADDR[21]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[18]                                                                                                                           ; Sdram_Control_4Port:u7|rWR2_ADDR[18]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[14]                                                                                                                           ; Sdram_Control_4Port:u7|rWR2_ADDR[14]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[20]                                                                                                                           ; Sdram_Control_4Port:u7|rRD2_ADDR[20]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[20]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[20]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[20]                                                                                                                           ; Sdram_Control_4Port:u7|rWR2_ADDR[20]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|Read                                                                                                                                    ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[2]                                                                                                     ; Sdram_Control_4Port:u7|control_interface:control1|timer[2]                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[14]                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|timer[14]                                                                                                    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[4]                                                                                                     ; Sdram_Control_4Port:u7|control_interface:control1|timer[4]                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[4]                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[4]                                                                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[7]                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[7]                                                                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[2]                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[2]                                                                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[14]                                                                                               ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[14]                                                                                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[13]                                                                                               ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[13]                                                                                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; Sdram_Control_4Port:u7|Read                                                                                                                                    ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.808 ns                                ; Sdram_Control_4Port:u7|command:command1|RAS_N                                                                                                                  ; Sdram_Control_4Port:u7|RAS_N                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.808 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[1]                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[1]                                                                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[9]                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[9]                                                                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.811 ns                                ; Sdram_Control_4Port:u7|command:command1|do_initial                                                                                                             ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.811 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.825 ns                 ;
; 0.812 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[3]                                                                                                     ; Sdram_Control_4Port:u7|control_interface:control1|timer[3]                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                             ; Sdram_Control_4Port:u7|command:command1|command_delay[7]                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[5]                                                                                                     ; Sdram_Control_4Port:u7|control_interface:control1|timer[5]                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                      ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.815 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[9] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[7]                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                        ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                        ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                            ;                                                                                                                                                                ;                                                                           ;                                                                           ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                          ; To                                                                                                                                                                                      ; From Clock                                                                ; To Clock                                                                  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.519 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[8] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8]                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[4] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[4]                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[2] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[2]                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[3] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[3]                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.542 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[0]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.546 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.549 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.551 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[4]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.553 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.554 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.658 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[0]                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[0]                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.659 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[4] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[4]                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.661 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[6] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[6]                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.663 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[9] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[9]                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.670 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7]                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 0.684 ns                 ;
; 0.682 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 0.697 ns                 ;
; 0.687 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 0.730 ns                 ;
; 0.691 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 0.734 ns                 ;
; 0.693 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7]                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 0.712 ns                 ;
; 0.696 ns                                ; lcd_timing_controller:u6|mhd                                                                                                                                  ; lcd_timing_controller:u6|oHD                                                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 0.715 ns                 ;
; 0.696 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.037 ns                   ; 0.733 ns                 ;
; 0.696 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.037 ns                   ; 0.733 ns                 ;
; 0.696 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[6]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.712 ns                 ;
; 0.697 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[0]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.713 ns                 ;
; 0.698 ns                                ; lcd_timing_controller:u6|mvd                                                                                                                                  ; lcd_timing_controller:u6|oVD                                                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.715 ns                 ;
; 0.699 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.715 ns                 ;
; 0.700 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.037 ns                   ; 0.737 ns                 ;
; 0.700 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[8] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8]                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 0.718 ns                 ;
; 0.702 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.037 ns                   ; 0.739 ns                 ;
; 0.703 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[3] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[3]                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 0.722 ns                 ;
; 0.703 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[2] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[2]                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 0.717 ns                 ;
; 0.704 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.037 ns                   ; 0.741 ns                 ;
; 0.715 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 0.730 ns                 ;
; 0.716 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.037 ns                   ; 0.753 ns                 ;
; 0.792 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[1] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[1]                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 0.811 ns                 ;
; 0.801 ns                                ; lcd_timing_controller:u6|x_cnt[7]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[7]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; lcd_timing_controller:u6|x_cnt[9]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[9]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.804 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[5] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[5]                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 0.819 ns                 ;
; 0.807 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.808 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; lcd_timing_controller:u6|y_cnt[4]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[4]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; lcd_timing_controller:u6|y_cnt[1]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[1]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.816 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; lcd_timing_controller:u6|y_cnt[6]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[6]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.818 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.819 ns                                ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.820 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.820 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.820 ns                                ; lcd_timing_controller:u6|x_cnt[0]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[0]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.820 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.821 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.821 ns                                ; lcd_timing_controller:u6|x_cnt[2]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[2]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.824 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.824 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.824 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.826 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[1]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 0.841 ns                 ;
; 0.829 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.830 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.846 ns                 ;
; 0.831 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.831 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.834 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.834 ns                                ; lcd_timing_controller:u6|y_cnt[7]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[7]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.834 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.835 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.836 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[5] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[5]                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 0.855 ns                 ;
; 0.837 ns                                ; lcd_timing_controller:u6|x_cnt[6]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[6]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.837 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.837 ns                                ; lcd_timing_controller:u6|y_cnt[5]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[5]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.838 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; lcd_timing_controller:u6|x_cnt[8]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[8]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.842 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[6] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[6]                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 0.861 ns                 ;
; 0.843 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[9] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[9]                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 0.862 ns                 ;
; 0.845 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.849 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; lcd_timing_controller:u6|x_cnt[1]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[1]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.850 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.850 ns                                ; lcd_timing_controller:u6|x_cnt[4]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[4]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.850 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[1] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[1]                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 0.868 ns                 ;
; 0.853 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.853 ns                                ; lcd_timing_controller:u6|x_cnt[3]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[3]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.854 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.857 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.858 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.874 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.865 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.881 ns                 ;
; 0.872 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 0.887 ns                 ;
; 0.877 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 0.892 ns                 ;
; 0.922 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.059 ns                   ; 0.981 ns                 ;
; 0.931 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.037 ns                   ; 0.968 ns                 ;
; 0.941 ns                                ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; lcd_timing_controller:u6|mvd                                                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.957 ns                 ;
; 0.948 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 0.991 ns                 ;
; 0.950 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 0.993 ns                 ;
; 0.953 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 0.996 ns                 ;
; 0.955 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.037 ns                   ; 0.992 ns                 ;
; 0.965 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.059 ns                   ; 1.024 ns                 ;
; 0.976 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.059 ns                   ; 1.035 ns                 ;
; 0.978 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.006 ns                   ; 0.984 ns                 ;
; 0.980 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[6]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.006 ns                   ; 0.986 ns                 ;
; 0.981 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.006 ns                   ; 0.987 ns                 ;
; 0.986 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[1]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.006 ns                   ; 0.992 ns                 ;
; 0.987 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[4]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.030 ns                   ; 1.017 ns                 ;
; 0.988 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.006 ns                   ; 0.994 ns                 ;
; 0.992 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.008 ns                 ;
; 0.993 ns                                ; lcd_timing_controller:u6|y_cnt[9]                                                                                                                             ; lcd_timing_controller:u6|mvd                                                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.010 ns                 ;
; 1.023 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.039 ns                 ;
; 1.066 ns                                ; lcd_timing_controller:u6|x_cnt[10]                                                                                                                            ; lcd_timing_controller:u6|x_cnt[10]                                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.082 ns                 ;
; 1.087 ns                                ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.103 ns                 ;
; 1.087 ns                                ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.103 ns                 ;
; 1.114 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.037 ns                   ; 1.151 ns                 ;
; 1.139 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.006 ns                   ; 1.145 ns                 ;
; 1.144 ns                                ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[0]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.159 ns                 ;
; 1.179 ns                                ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; lcd_timing_controller:u6|mvd                                                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.195 ns                 ;
; 1.184 ns                                ; lcd_timing_controller:u6|x_cnt[7]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[8]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.191 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.207 ns                 ;
; 1.199 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.215 ns                 ;
; 1.200 ns                                ; lcd_timing_controller:u6|y_cnt[6]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[7]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.216 ns                 ;
; 1.203 ns                                ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[4]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.219 ns                 ;
; 1.203 ns                                ; lcd_timing_controller:u6|x_cnt[0]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[1]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.219 ns                 ;
; 1.204 ns                                ; lcd_timing_controller:u6|x_cnt[2]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[3]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.220 ns                 ;
; 1.207 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.223 ns                 ;
; 1.207 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.223 ns                 ;
; 1.207 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.223 ns                 ;
; 1.211 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.059 ns                   ; 1.270 ns                 ;
; 1.214 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.059 ns                   ; 1.273 ns                 ;
; 1.214 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.230 ns                 ;
; 1.217 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.233 ns                 ;
; 1.220 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg6 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.059 ns                   ; 1.279 ns                 ;
; 1.220 ns                                ; lcd_timing_controller:u6|y_cnt[7]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.236 ns                 ;
; 1.220 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.236 ns                 ;
; 1.221 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.237 ns                 ;
; 1.223 ns                                ; lcd_timing_controller:u6|y_cnt[5]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[6]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.239 ns                 ;
; 1.223 ns                                ; lcd_timing_controller:u6|x_cnt[6]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[7]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.239 ns                 ;
; 1.224 ns                                ; lcd_timing_controller:u6|x_cnt[8]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[9]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.232 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.235 ns                                ; lcd_timing_controller:u6|x_cnt[1]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[2]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.251 ns                 ;
; 1.239 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.037 ns                   ; 1.276 ns                 ;
; 1.239 ns                                ; lcd_timing_controller:u6|x_cnt[3]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[4]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.255 ns                 ;
; 1.240 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.256 ns                 ;
; 1.245 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.261 ns                 ;
; 1.246 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg7 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.059 ns                   ; 1.305 ns                 ;
; 1.249 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.265 ns                 ;
; 1.252 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.268 ns                 ;
; 1.255 ns                                ; lcd_timing_controller:u6|x_cnt[7]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[9]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.259 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.059 ns                   ; 1.318 ns                 ;
; 1.262 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.278 ns                 ;
; 1.267 ns                                ; lcd_timing_controller:u6|y_cnt[0]                                                                                                                             ; lcd_timing_controller:u6|mvd                                                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.284 ns                 ;
; 1.270 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.286 ns                 ;
; 1.271 ns                                ; lcd_timing_controller:u6|y_cnt[6]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.287 ns                 ;
; 1.273 ns                                ; lcd_timing_controller:u6|x_cnt[5]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[6]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.289 ns                 ;
; 1.274 ns                                ; lcd_timing_controller:u6|x_cnt[0]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[2]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.290 ns                 ;
; 1.275 ns                                ; lcd_timing_controller:u6|x_cnt[2]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[4]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.291 ns                 ;
; 1.277 ns                                ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[4]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.293 ns                 ;
; 1.278 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.294 ns                 ;
; 1.278 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.294 ns                 ;
; 1.285 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.301 ns                 ;
; 1.285 ns                                ; lcd_timing_controller:u6|y_cnt[4]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[5]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.301 ns                 ;
; 1.288 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.304 ns                 ;
; 1.291 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.307 ns                 ;
; 1.292 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.308 ns                 ;
; 1.294 ns                                ; lcd_timing_controller:u6|y_cnt[5]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[7]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.310 ns                 ;
; 1.294 ns                                ; lcd_timing_controller:u6|x_cnt[6]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[8]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.310 ns                 ;
; 1.301 ns                                ; lcd_timing_controller:u6|y_cnt[9]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[9]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.317 ns                 ;
; 1.303 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.319 ns                 ;
; 1.306 ns                                ; lcd_timing_controller:u6|x_cnt[1]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[3]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.322 ns                 ;
; 1.311 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.327 ns                 ;
; 1.316 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.332 ns                 ;
; 1.320 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.336 ns                 ;
; 1.323 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.339 ns                 ;
; 1.325 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.341 ns                 ;
; 1.333 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.349 ns                 ;
; 1.333 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.349 ns                 ;
; 1.335 ns                                ; lcd_timing_controller:u6|y_cnt[1]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[4]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.351 ns                 ;
; 1.338 ns                                ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.338 ns                                ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[2]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.341 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.357 ns                 ;
; 1.344 ns                                ; lcd_timing_controller:u6|x_cnt[5]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[7]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.360 ns                 ;
; 1.345 ns                                ; lcd_timing_controller:u6|x_cnt[5]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[5]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.361 ns                 ;
; 1.345 ns                                ; lcd_timing_controller:u6|x_cnt[0]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[3]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.361 ns                 ;
; 1.349 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.365 ns                 ;
; 1.349 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.365 ns                 ;
; 1.356 ns                                ; lcd_timing_controller:u6|y_cnt[4]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[6]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.372 ns                 ;
; 1.356 ns                                ; lcd_timing_controller:u6|y_cnt[0]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[1]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.373 ns                 ;
; 1.359 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.375 ns                 ;
; 1.362 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.378 ns                 ;
; 1.362 ns                                ; lcd_timing_controller:u6|y_cnt[3]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[5]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.378 ns                 ;
; 1.363 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 1.406 ns                 ;
; 1.365 ns                                ; lcd_timing_controller:u6|y_cnt[5]                                                                                                                             ; lcd_timing_controller:u6|y_cnt[8]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.381 ns                 ;
; 1.365 ns                                ; lcd_timing_controller:u6|x_cnt[6]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[9]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.381 ns                 ;
; 1.375 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.391 ns                 ;
; 1.377 ns                                ; lcd_timing_controller:u6|x_cnt[1]                                                                                                                             ; lcd_timing_controller:u6|x_cnt[4]                                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.393 ns                 ;
; 1.382 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.398 ns                 ;
; 1.387 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.403 ns                 ;
; 1.394 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.410 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                           ;                                                                                                                                                                                         ;                                                                           ;                                                                           ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'iCLK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                            ; To                                                                                                                                                                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.099 ns                                ; div[2]                                                                                                                                                          ; div[3]                                                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 1.088 ns                   ; 1.187 ns                 ;
; 0.176 ns                                ; div[0]                                                                                                                                                          ; div[3]                                                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 1.088 ns                   ; 1.264 ns                 ;
; 0.213 ns                                ; div[1]                                                                                                                                                          ; div[3]                                                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 1.088 ns                   ; 1.301 ns                 ;
; 0.391 ns                                ; lcd_spi_cotroller:u1|three_wire_controller:u0|mACK                                                                                                              ; lcd_spi_cotroller:u1|three_wire_controller:u0|mACK                                                                                                                                       ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; lcd_spi_cotroller:u1|lut_index[0]                                                                                                                               ; lcd_spi_cotroller:u1|lut_index[0]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; lcd_spi_cotroller:u1|msetup_st.0011                                                                                                                             ; lcd_spi_cotroller:u1|msetup_st.0011                                                                                                                                                      ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK                                                                                                          ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; lcd_spi_cotroller:u1|m3wire_str                                                                                                                                 ; lcd_spi_cotroller:u1|m3wire_str                                                                                                                                                          ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; flash_to_sdram_controller:u4|flash_addr_cnt[1]                                                                                                                  ; flash_to_sdram_controller:u4|flash_addr_cnt[1]                                                                                                                                           ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; flash_to_sdram_controller:u4|flash_addr_cnt[0]                                                                                                                  ; flash_to_sdram_controller:u4|flash_addr_cnt[0]                                                                                                                                           ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:u8|oRST_1                                                                                                                                           ; Reset_Delay:u8|oRST_1                                                                                                                                                                    ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; div[0]                                                                                                                                                          ; div[0]                                                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:u8|oRST_2                                                                                                                                           ; Reset_Delay:u8|oRST_2                                                                                                                                                                    ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; touch_detector:ts|activesquare[11]                                                                                                                              ; touch_detector:ts|activesquare[11]                                                                                                                                                       ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; touch_detector:ts|activesquare[10]                                                                                                                              ; touch_detector:ts|activesquare[10]                                                                                                                                                       ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; touch_detector:ts|activesquare[6]                                                                                                                               ; touch_detector:ts|activesquare[6]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; touch_detector:ts|activesquare[7]                                                                                                                               ; touch_detector:ts|activesquare[7]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; touch_detector:ts|activesquare[9]                                                                                                                               ; touch_detector:ts|activesquare[9]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; touch_detector:ts|activesquare[12]                                                                                                                              ; touch_detector:ts|activesquare[12]                                                                                                                                                       ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; touch_detector:ts|activesquare[14]                                                                                                                              ; touch_detector:ts|activesquare[14]                                                                                                                                                       ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; touch_detector:ts|activesquare[13]                                                                                                                              ; touch_detector:ts|activesquare[13]                                                                                                                                                       ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; touch_detector:ts|activesquare[15]                                                                                                                              ; touch_detector:ts|activesquare[15]                                                                                                                                                       ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; touch_detector:ts|checkedsquares[10]                                                                                                                            ; touch_detector:ts|checkedsquares[10]                                                                                                                                                     ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; touch_detector:ts|checkedsquares[6]                                                                                                                             ; touch_detector:ts|checkedsquares[6]                                                                                                                                                      ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; touch_detector:ts|checkedsquares[4]                                                                                                                             ; touch_detector:ts|checkedsquares[4]                                                                                                                                                      ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; touch_detector:ts|checkedsquares[12]                                                                                                                            ; touch_detector:ts|checkedsquares[12]                                                                                                                                                     ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; touch_detector:ts|checkedsquares[13]                                                                                                                            ; touch_detector:ts|checkedsquares[13]                                                                                                                                                     ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; adc_spi_controller:u2|transmit_en                                                                                                                               ; adc_spi_controller:u2|transmit_en                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; adc_spi_controller:u2|mdclk                                                                                                                                     ; adc_spi_controller:u2|mdclk                                                                                                                                                              ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:u8|Cont[0]                                                                                                                                          ; Reset_Delay:u8|Cont[0]                                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; adc_spi_controller:u2|y_coordinate_config                                                                                                                       ; adc_spi_controller:u2|y_coordinate_config                                                                                                                                                ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; touch_detector:ts|showcounter[0]                                                                                                                                ; touch_detector:ts|showcounter[0]                                                                                                                                                         ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:u8|oRST_0                                                                                                                                           ; Reset_Delay:u8|oRST_0                                                                                                                                                                    ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; touch_detector:ts|activesquare[2]                                                                                                                               ; touch_detector:ts|activesquare[2]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7]                          ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[4]                          ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[0]                          ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay2[1]                                                                                                                    ; flash_to_sdram_controller:u4|fl_dq_delay3[1]                                                                                                                                             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9]                          ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay2[6]                                                                                                                    ; flash_to_sdram_controller:u4|fl_dq_delay3[6]                                                                                                                                             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; adc_spi_controller:u2|mx_coordinate[7]                                                                                                                          ; adc_spi_controller:u2|mx_coordinate[8]                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay1[3]                                                                                                                    ; flash_to_sdram_controller:u4|fl_dq_delay2[3]                                                                                                                                             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[3]                          ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9]                          ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7]                          ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[2]                          ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[6]                          ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay2[5]                                                                                                                    ; flash_to_sdram_controller:u4|fl_dq_delay3[5]                                                                                                                                             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay1[0]                                                                                                                    ; flash_to_sdram_controller:u4|fl_dq_delay2[0]                                                                                                                                             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; lcd_spi_cotroller:u1|msetup_st.0000                                                                                                                             ; lcd_spi_cotroller:u1|msetup_st.0001                                                                                                                                                      ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay1[4]                                                                                                                    ; flash_to_sdram_controller:u4|fl_dq_delay2[4]                                                                                                                                             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay2[7]                                                                                                                    ; flash_to_sdram_controller:u4|fl_dq_delay3[7]                                                                                                                                             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay1[2]                                                                                                                    ; flash_to_sdram_controller:u4|fl_dq_delay2[2]                                                                                                                                             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; flash_to_sdram_controller:u4|write_cnt[18]                                                                                                                      ; flash_to_sdram_controller:u4|write_cnt[18]                                                                                                                                               ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; adc_spi_controller:u2|mx_coordinate[0]                                                                                                                          ; adc_spi_controller:u2|mx_coordinate[1]                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; adc_spi_controller:u2|mx_coordinate[4]                                                                                                                          ; adc_spi_controller:u2|mx_coordinate[5]                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; lcd_spi_cotroller:u1|msetup_st.0001                                                                                                                             ; lcd_spi_cotroller:u1|msetup_st.0010                                                                                                                                                      ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; adc_spi_controller:u2|mx_coordinate[3]                                                                                                                          ; adc_spi_controller:u2|mx_coordinate[4]                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[15]                                                                                                  ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[15]                                                                                                                           ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay2[3]                                                                                                                    ; flash_to_sdram_controller:u4|fl_dq_delay3[3]                                                                                                                                             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; adc_spi_controller:u2|dclk_cnt[15]                                                                                                                              ; adc_spi_controller:u2|dclk_cnt[15]                                                                                                                                                       ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; adc_spi_controller:u2|mx_coordinate[1]                                                                                                                          ; adc_spi_controller:u2|mx_coordinate[2]                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; adc_spi_controller:u2|mx_coordinate[5]                                                                                                                          ; adc_spi_controller:u2|mx_coordinate[6]                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay2[4]                                                                                                                    ; flash_to_sdram_controller:u4|fl_dq_delay3[4]                                                                                                                                             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; adc_spi_controller:u2|mx_coordinate[9]                                                                                                                          ; adc_spi_controller:u2|mx_coordinate[10]                                                                                                                                                  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.534 ns                                ; lcd_spi_cotroller:u1|msetup_st.0100                                                                                                                             ; lcd_spi_cotroller:u1|msetup_st.0000                                                                                                                                                      ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[9]                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; adc_spi_controller:u2|spi_ctrl_cnt[6]                                                                                                                           ; adc_spi_controller:u2|spi_ctrl_cnt[6]                                                                                                                                                    ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.540 ns                                ; touch_detector:ts|activesquare[11]                                                                                                                              ; touch_detector:ts|checkedsquares[10]                                                                                                                                                     ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.541 ns                                ; flash_to_sdram_controller:u4|flash_addr_o[22]                                                                                                                   ; flash_to_sdram_controller:u4|flash_addr_o[22]                                                                                                                                            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; adc_spi_controller:u2|my_coordinate[6]                                                                                                                          ; adc_spi_controller:u2|my_coordinate[7]                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; adc_spi_controller:u2|my_coordinate[7]                                                                                                                          ; adc_spi_controller:u2|my_coordinate[8]                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; adc_spi_controller:u2|my_coordinate[4]                                                                                                                          ; adc_spi_controller:u2|my_coordinate[5]                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.544 ns                                ; adc_spi_controller:u2|my_coordinate[5]                                                                                                                          ; adc_spi_controller:u2|my_coordinate[6]                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.545 ns                                ; Reset_Delay:u8|Cont[20]                                                                                                                                         ; Reset_Delay:u8|Cont[0]                                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.545 ns                                ; adc_spi_controller:u2|my_coordinate[3]                                                                                                                          ; adc_spi_controller:u2|my_coordinate[4]                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.546 ns                                ; lcd_spi_cotroller:u1|lut_index[5]                                                                                                                               ; lcd_spi_cotroller:u1|lut_index[5]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.546 ns                                ; adc_spi_controller:u2|my_coordinate[0]                                                                                                                          ; adc_spi_controller:u2|my_coordinate[1]                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.547 ns                                ; touch_detector:ts|activesquare[6]                                                                                                                               ; touch_detector:ts|checkedsquares[6]                                                                                                                                                      ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.551 ns                                ; touch_detector:ts|activesquare[12]                                                                                                                              ; touch_detector:ts|checkedsquares[12]                                                                                                                                                     ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.555 ns                                ; lcd_spi_cotroller:u1|msetup_st.0011                                                                                                                             ; lcd_spi_cotroller:u1|msetup_st.0100                                                                                                                                                      ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.557 ns                                ; touch_detector:ts|activesquare[13]                                                                                                                              ; touch_detector:ts|checkedsquares[13]                                                                                                                                                     ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.572 ns                                ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[4]                                                                                                            ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[4]                                                                                                                                     ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.588 ns                 ;
; 0.577 ns                                ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[4]                                                                                                            ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSEN                                                                                                                                       ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.593 ns                 ;
; 0.579 ns                                ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[4]                                                                                                            ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSCLK                                                                                                                                      ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.595 ns                 ;
; 0.625 ns                                ; flash_to_sdram_controller:u4|oBLUE[5]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg5  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.051 ns                   ; 0.676 ns                 ;
; 0.626 ns                                ; flash_to_sdram_controller:u4|oBLUE[6]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg6  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.051 ns                   ; 0.677 ns                 ;
; 0.634 ns                                ; flash_to_sdram_controller:u4|oRED[5]                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg4  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.051 ns                   ; 0.685 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5]                          ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.658 ns                                ; adc_spi_controller:u2|mdata_in[6]                                                                                                                               ; adc_spi_controller:u2|mdata_in[7]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.659 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay1[6]                                                                                                                    ; flash_to_sdram_controller:u4|oRED[6]                                                                                                                                                     ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.660 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[2]                          ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.662 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8]                          ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.662 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5]                          ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.663 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[3]                          ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.664 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay1[1]                                                                                                                    ; flash_to_sdram_controller:u4|fl_dq_delay2[1]                                                                                                                                             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[1]                          ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.665 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[4]                          ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[6]                          ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8]                          ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.666 ns                                ; adc_spi_controller:u2|mx_coordinate[8]                                                                                                                          ; adc_spi_controller:u2|mx_coordinate[9]                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.667 ns                                ; adc_spi_controller:u2|d1_PENIRQ_n                                                                                                                               ; adc_spi_controller:u2|d2_PENIRQ_n                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; adc_spi_controller:u2|my_coordinate[11]                                                                                                                         ; adc_spi_controller:u2|oY_COORD[11]                                                                                                                                                       ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.668 ns                                ; adc_spi_controller:u2|mx_coordinate[2]                                                                                                                          ; adc_spi_controller:u2|mx_coordinate[3]                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.671 ns                                ; adc_spi_controller:u2|mx_coordinate[10]                                                                                                                         ; adc_spi_controller:u2|mx_coordinate[11]                                                                                                                                                  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.671 ns                                ; adc_spi_controller:u2|my_coordinate[9]                                                                                                                          ; adc_spi_controller:u2|oY_COORD[9]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.672 ns                                ; adc_spi_controller:u2|madc_out                                                                                                                                  ; adc_spi_controller:u2|mx_coordinate[0]                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.674 ns                                ; adc_spi_controller:u2|mx_coordinate[6]                                                                                                                          ; adc_spi_controller:u2|mx_coordinate[7]                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.690 ns                 ;
; 0.675 ns                                ; adc_spi_controller:u2|my_coordinate[9]                                                                                                                          ; adc_spi_controller:u2|my_coordinate[10]                                                                                                                                                  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.691 ns                 ;
; 0.677 ns                                ; adc_spi_controller:u2|my_coordinate[8]                                                                                                                          ; adc_spi_controller:u2|my_coordinate[9]                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.693 ns                 ;
; 0.678 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg7 ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.059 ns                   ; 0.737 ns                 ;
; 0.683 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg6 ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.059 ns                   ; 0.742 ns                 ;
; 0.685 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay1[7]                                                                                                                    ; flash_to_sdram_controller:u4|fl_dq_delay2[7]                                                                                                                                             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.015 ns                   ; 0.700 ns                 ;
; 0.687 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay1[7]                                                                                                                    ; flash_to_sdram_controller:u4|oRED[7]                                                                                                                                                     ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.015 ns                   ; 0.702 ns                 ;
; 0.687 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg5 ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.059 ns                   ; 0.746 ns                 ;
; 0.687 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[9]                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.703 ns                 ;
; 0.694 ns                                ; adc_spi_controller:u2|mdata_in[4]                                                                                                                               ; adc_spi_controller:u2|mdata_in[5]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.710 ns                 ;
; 0.698 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[8]                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.714 ns                 ;
; 0.708 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[4]                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.017 ns                   ; 0.725 ns                 ;
; 0.713 ns                                ; adc_spi_controller:u2|mx_coordinate[9]                                                                                                                          ; adc_spi_controller:u2|oX_COORD[9]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.015 ns                   ; 0.728 ns                 ;
; 0.716 ns                                ; adc_spi_controller:u2|mx_coordinate[7]                                                                                                                          ; adc_spi_controller:u2|oX_COORD[7]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.015 ns                   ; 0.731 ns                 ;
; 0.717 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[8]                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.017 ns                   ; 0.734 ns                 ;
; 0.717 ns                                ; adc_spi_controller:u2|mx_coordinate[11]                                                                                                                         ; adc_spi_controller:u2|oX_COORD[11]                                                                                                                                                       ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.015 ns                   ; 0.732 ns                 ;
; 0.718 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay1[0]                                                                                                                    ; flash_to_sdram_controller:u4|oRED[0]                                                                                                                                                     ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.015 ns                   ; 0.733 ns                 ;
; 0.719 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[2]                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.017 ns                   ; 0.736 ns                 ;
; 0.721 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay2[2]                                                                                                                    ; flash_to_sdram_controller:u4|fl_dq_delay3[2]                                                                                                                                             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.015 ns                   ; 0.736 ns                 ;
; 0.722 ns                                ; adc_spi_controller:u2|mdclk                                                                                                                                     ; adc_spi_controller:u2|mdata_in[3]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.738 ns                 ;
; 0.722 ns                                ; adc_spi_controller:u2|mdclk                                                                                                                                     ; adc_spi_controller:u2|mdata_in[4]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.738 ns                 ;
; 0.723 ns                                ; flash_to_sdram_controller:u4|flash_addr_o[20]                                                                                                                   ; flash_to_sdram_controller:u4|oSDRAM_WRITE_EN                                                                                                                                             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.015 ns                   ; 0.738 ns                 ;
; 0.724 ns                                ; adc_spi_controller:u2|mdclk                                                                                                                                     ; adc_spi_controller:u2|mdata_in[6]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.740 ns                 ;
; 0.724 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay1[1]                                                                                                                    ; flash_to_sdram_controller:u4|oRED[1]                                                                                                                                                     ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.015 ns                   ; 0.739 ns                 ;
; 0.724 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[1]                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.017 ns                   ; 0.741 ns                 ;
; 0.724 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[0]                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.017 ns                   ; 0.741 ns                 ;
; 0.728 ns                                ; adc_spi_controller:u2|mdclk                                                                                                                                     ; adc_spi_controller:u2|mdata_in[2]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.744 ns                 ;
; 0.729 ns                                ; touch_detector:ts|showcounter[1]                                                                                                                                ; touch_detector:ts|activesquare[6]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.017 ns                   ; 0.746 ns                 ;
; 0.730 ns                                ; adc_spi_controller:u2|mdclk                                                                                                                                     ; adc_spi_controller:u2|mdata_in[1]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.746 ns                 ;
; 0.736 ns                                ; adc_spi_controller:u2|my_coordinate[8]                                                                                                                          ; adc_spi_controller:u2|oY_COORD[8]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.752 ns                 ;
; 0.757 ns                                ; flash_to_sdram_controller:u4|flash_addr_cnt[1]                                                                                                                  ; flash_to_sdram_controller:u4|flash_addr_cnt[0]                                                                                                                                           ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.773 ns                 ;
; 0.758 ns                                ; flash_to_sdram_controller:u4|flash_addr_cnt[1]                                                                                                                  ; flash_to_sdram_controller:u4|mrgb_sync                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.774 ns                 ;
; 0.765 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay3[6]                                                                                                                    ; flash_to_sdram_controller:u4|oBLUE[6]                                                                                                                                                    ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.781 ns                 ;
; 0.771 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay2[6]                                                                                                                    ; flash_to_sdram_controller:u4|oGREEN[6]                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.787 ns                 ;
; 0.773 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay3[5]                                                                                                                    ; flash_to_sdram_controller:u4|oBLUE[5]                                                                                                                                                    ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.789 ns                 ;
; 0.776 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay2[5]                                                                                                                    ; flash_to_sdram_controller:u4|oGREEN[5]                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.792 ns                 ;
; 0.783 ns                                ; lcd_spi_cotroller:u1|lut_index[0]                                                                                                                               ; lcd_spi_cotroller:u1|m3wire_data[13]                                                                                                                                                     ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.015 ns                   ; 0.798 ns                 ;
; 0.786 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.802 ns                 ;
; 0.787 ns                                ; lcd_spi_cotroller:u1|lut_index[0]                                                                                                                               ; lcd_spi_cotroller:u1|m3wire_data[3]                                                                                                                                                      ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.015 ns                   ; 0.802 ns                 ;
; 0.788 ns                                ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[0]                                                                                                   ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[0]                                                                                                                            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.788 ns                                ; flash_to_sdram_controller:u4|write_cnt[0]                                                                                                                       ; flash_to_sdram_controller:u4|write_cnt[0]                                                                                                                                                ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.788 ns                                ; flash_to_sdram_controller:u4|write_cnt[9]                                                                                                                       ; flash_to_sdram_controller:u4|write_cnt[9]                                                                                                                                                ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.788 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                        ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                                                 ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.788 ns                                ; div[2]                                                                                                                                                          ; div[2]                                                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.790 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay3[2]                                                                                                                    ; flash_to_sdram_controller:u4|oBLUE[2]                                                                                                                                                    ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.793 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay3[0]                                                                                                                    ; flash_to_sdram_controller:u4|oBLUE[0]                                                                                                                                                    ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.809 ns                 ;
; 0.794 ns                                ; adc_spi_controller:u2|mdata_in[1]                                                                                                                               ; adc_spi_controller:u2|mdata_in[2]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.794 ns                                ; flash_to_sdram_controller:u4|write_cnt[2]                                                                                                                       ; flash_to_sdram_controller:u4|write_cnt[2]                                                                                                                                                ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.794 ns                                ; div[0]                                                                                                                                                          ; div[1]                                                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.795 ns                                ; flash_to_sdram_controller:u4|write_cnt[4]                                                                                                                       ; flash_to_sdram_controller:u4|write_cnt[4]                                                                                                                                                ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; flash_to_sdram_controller:u4|flash_addr_o[11]                                                                                                                   ; flash_to_sdram_controller:u4|flash_addr_o[11]                                                                                                                                            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; touch_detector:ts|offsetCounter[0]                                                                                                                              ; touch_detector:ts|offsetCounter[0]                                                                                                                                                       ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; touch_detector:ts|offsetCounter[3]                                                                                                                              ; touch_detector:ts|offsetCounter[3]                                                                                                                                                       ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; adc_spi_controller:u2|dclk_cnt[0]                                                                                                                               ; adc_spi_controller:u2|dclk_cnt[0]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Reset_Delay:u8|Cont[11]                                                                                                                                         ; Reset_Delay:u8|Cont[11]                                                                                                                                                                  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.797 ns                                ; adc_spi_controller:u2|mdata_in[5]                                                                                                                               ; adc_spi_controller:u2|mdata_in[6]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.797 ns                                ; touch_detector:ts|offsetCounter[12]                                                                                                                             ; touch_detector:ts|offsetCounter[12]                                                                                                                                                      ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.798 ns                                ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[1]                                                                                                   ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[1]                                                                                                                            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.798 ns                                ; touch_detector:ts|offsetCounter[5]                                                                                                                              ; touch_detector:ts|offsetCounter[5]                                                                                                                                                       ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.798 ns                                ; Reset_Delay:u8|Cont[2]                                                                                                                                          ; Reset_Delay:u8|Cont[2]                                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.799 ns                                ; adc_spi_controller:u2|mdata_in[2]                                                                                                                               ; adc_spi_controller:u2|mdata_in[3]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.799 ns                                ; flash_to_sdram_controller:u4|write_cnt[6]                                                                                                                       ; flash_to_sdram_controller:u4|write_cnt[6]                                                                                                                                                ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.799 ns                                ; flash_to_sdram_controller:u4|write_cnt[7]                                                                                                                       ; flash_to_sdram_controller:u4|write_cnt[7]                                                                                                                                                ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.799 ns                                ; flash_to_sdram_controller:u4|write_cnt[8]                                                                                                                       ; flash_to_sdram_controller:u4|write_cnt[8]                                                                                                                                                ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.800 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay1[5]                                                                                                                    ; flash_to_sdram_controller:u4|oRED[5]                                                                                                                                                     ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.800 ns                                ; flash_to_sdram_controller:u4|write_cnt[10]                                                                                                                      ; flash_to_sdram_controller:u4|write_cnt[10]                                                                                                                                               ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[0]                          ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.017 ns                   ; 0.818 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; touch_detector:ts|offsetCounter[7]                                                                                                                              ; touch_detector:ts|offsetCounter[7]                                                                                                                                                       ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; adc_spi_controller:u2|dclk_cnt[1]                                                                                                                               ; adc_spi_controller:u2|dclk_cnt[1]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[4]                                                                                                   ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[4]                                                                                                                            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[2]                                                                                                   ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[2]                                                                                                                            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[7]                                                                                                   ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[7]                                                                                                                            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[9]                                                                                                   ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[9]                                                                                                                            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[13]                                                                                                  ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[13]                                                                                                                           ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[14]                                                                                                  ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[14]                                                                                                                           ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[11]                                                                                                  ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[11]                                                                                                                           ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; flash_to_sdram_controller:u4|flash_addr_o[10]                                                                                                                   ; flash_to_sdram_controller:u4|flash_addr_o[10]                                                                                                                                            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; adc_spi_controller:u2|dclk_cnt[2]                                                                                                                               ; adc_spi_controller:u2|dclk_cnt[2]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; adc_spi_controller:u2|dclk_cnt[14]                                                                                                                              ; adc_spi_controller:u2|dclk_cnt[14]                                                                                                                                                       ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; adc_spi_controller:u2|dclk_cnt[13]                                                                                                                              ; adc_spi_controller:u2|dclk_cnt[13]                                                                                                                                                       ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; adc_spi_controller:u2|dclk_cnt[9]                                                                                                                               ; adc_spi_controller:u2|dclk_cnt[9]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; adc_spi_controller:u2|dclk_cnt[11]                                                                                                                              ; adc_spi_controller:u2|dclk_cnt[11]                                                                                                                                                       ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; adc_spi_controller:u2|dclk_cnt[4]                                                                                                                               ; adc_spi_controller:u2|dclk_cnt[4]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; adc_spi_controller:u2|dclk_cnt[7]                                                                                                                               ; adc_spi_controller:u2|dclk_cnt[7]                                                                                                                                                        ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; Reset_Delay:u8|Cont[12]                                                                                                                                         ; Reset_Delay:u8|Cont[12]                                                                                                                                                                  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.808 ns                                ; touch_detector:ts|offsetCounter[13]                                                                                                                             ; touch_detector:ts|offsetCounter[13]                                                                                                                                                      ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.808 ns                                ; Reset_Delay:u8|Cont[4]                                                                                                                                          ; Reset_Delay:u8|Cont[4]                                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; flash_to_sdram_controller:u4|fl_dq_delay2[7]                                                                                                                    ; flash_to_sdram_controller:u4|oGREEN[7]                                                                                                                                                   ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; flash_to_sdram_controller:u4|flash_addr_o[9]                                                                                                                    ; flash_to_sdram_controller:u4|flash_addr_o[9]                                                                                                                                             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; flash_to_sdram_controller:u4|flash_addr_o[13]                                                                                                                   ; flash_to_sdram_controller:u4|flash_addr_o[13]                                                                                                                                            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                             ;                                                                                                                                                                                          ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                             ;
+-----------+--------------+------------+---------------+----------------------------------------------+----------+
; Slack     ; Required tsu ; Actual tsu ; From          ; To                                           ; To Clock ;
+-----------+--------------+------------+---------------+----------------------------------------------+----------+
; -0.365 ns ; 1.000 ns     ; 1.365 ns   ; DRAM_DQ[1]    ; Sdram_Control_4Port:u7|mDATAOUT[1]           ; iCLK_50  ;
; -0.365 ns ; 1.000 ns     ; 1.365 ns   ; DRAM_DQ[0]    ; Sdram_Control_4Port:u7|mDATAOUT[0]           ; iCLK_50  ;
; -0.361 ns ; 1.000 ns     ; 1.361 ns   ; DRAM_DQ[3]    ; Sdram_Control_4Port:u7|mDATAOUT[3]           ; iCLK_50  ;
; -0.361 ns ; 1.000 ns     ; 1.361 ns   ; DRAM_DQ[4]    ; Sdram_Control_4Port:u7|mDATAOUT[4]           ; iCLK_50  ;
; -0.351 ns ; 1.000 ns     ; 1.351 ns   ; DRAM_DQ[2]    ; Sdram_Control_4Port:u7|mDATAOUT[2]           ; iCLK_50  ;
; -0.341 ns ; 1.000 ns     ; 1.341 ns   ; DRAM_DQ[5]    ; Sdram_Control_4Port:u7|mDATAOUT[5]           ; iCLK_50  ;
; -0.332 ns ; 1.000 ns     ; 1.332 ns   ; DRAM_DQ[7]    ; Sdram_Control_4Port:u7|mDATAOUT[7]           ; iCLK_50  ;
; -0.332 ns ; 1.000 ns     ; 1.332 ns   ; DRAM_DQ[6]    ; Sdram_Control_4Port:u7|mDATAOUT[6]           ; iCLK_50  ;
; -0.327 ns ; 1.000 ns     ; 1.327 ns   ; DRAM_DQ[9]    ; Sdram_Control_4Port:u7|mDATAOUT[9]           ; iCLK_50  ;
; -0.327 ns ; 1.000 ns     ; 1.327 ns   ; DRAM_DQ[10]   ; Sdram_Control_4Port:u7|mDATAOUT[10]          ; iCLK_50  ;
; -0.321 ns ; 1.000 ns     ; 1.321 ns   ; DRAM_DQ[13]   ; Sdram_Control_4Port:u7|mDATAOUT[13]          ; iCLK_50  ;
; -0.321 ns ; 1.000 ns     ; 1.321 ns   ; DRAM_DQ[15]   ; Sdram_Control_4Port:u7|mDATAOUT[15]          ; iCLK_50  ;
; -0.321 ns ; 1.000 ns     ; 1.321 ns   ; DRAM_DQ[14]   ; Sdram_Control_4Port:u7|mDATAOUT[14]          ; iCLK_50  ;
; -0.311 ns ; 1.000 ns     ; 1.311 ns   ; DRAM_DQ[12]   ; Sdram_Control_4Port:u7|mDATAOUT[12]          ; iCLK_50  ;
; -0.294 ns ; 1.000 ns     ; 1.294 ns   ; DRAM_DQ[11]   ; Sdram_Control_4Port:u7|mDATAOUT[11]          ; iCLK_50  ;
; -0.287 ns ; 1.000 ns     ; 1.287 ns   ; DRAM_DQ[8]    ; Sdram_Control_4Port:u7|mDATAOUT[8]           ; iCLK_50  ;
; N/A       ; None         ; 5.722 ns   ; GPIO_0[0]     ; adc_spi_controller:u2|madc_out               ; iCLK_50  ;
; N/A       ; None         ; 1.486 ns   ; FLASH_DQ[5]   ; flash_to_sdram_controller:u4|fl_dq_delay1[5] ; iCLK_50  ;
; N/A       ; None         ; 1.471 ns   ; FLASH_DQ[6]   ; flash_to_sdram_controller:u4|fl_dq_delay1[6] ; iCLK_50  ;
; N/A       ; None         ; 1.312 ns   ; FLASH_DQ[7]   ; flash_to_sdram_controller:u4|fl_dq_delay1[7] ; iCLK_50  ;
; N/A       ; None         ; 1.209 ns   ; FLASH_DQ[2]   ; flash_to_sdram_controller:u4|fl_dq_delay1[2] ; iCLK_50  ;
; N/A       ; None         ; 1.196 ns   ; FLASH_DQ[4]   ; flash_to_sdram_controller:u4|fl_dq_delay1[4] ; iCLK_50  ;
; N/A       ; None         ; 1.162 ns   ; FLASH_DQ[3]   ; flash_to_sdram_controller:u4|fl_dq_delay1[3] ; iCLK_50  ;
; N/A       ; None         ; 0.993 ns   ; FLASH_DQ[0]   ; flash_to_sdram_controller:u4|fl_dq_delay1[0] ; iCLK_50  ;
; N/A       ; None         ; 0.992 ns   ; FLASH_DQ[1]   ; flash_to_sdram_controller:u4|fl_dq_delay1[1] ; iCLK_50  ;
; N/A       ; None         ; 0.858 ns   ; GPIO_CLKIN_N0 ; adc_spi_controller:u2|transmit_en            ; iCLK_50  ;
; N/A       ; None         ; 0.857 ns   ; GPIO_CLKIN_N0 ; adc_spi_controller:u2|d1_PENIRQ_n            ; iCLK_50  ;
+-----------+--------------+------------+---------------+----------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                                             ; To             ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+------------+
; -4.982 ns                               ; 1.000 ns                                            ; 5.982 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                ; DRAM_DQ[11]    ; iCLK_50    ;
; -4.959 ns                               ; 1.000 ns                                            ; 5.959 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] ; DRAM_DQ[11]    ; iCLK_50    ;
; -4.879 ns                               ; 1.000 ns                                            ; 5.879 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14] ; DRAM_DQ[14]    ; iCLK_50    ;
; -4.854 ns                               ; 1.000 ns                                            ; 5.854 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]  ; DRAM_DQ[8]     ; iCLK_50    ;
; -4.835 ns                               ; 1.000 ns                                            ; 5.835 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] ; DRAM_DQ[11]    ; iCLK_50    ;
; -4.793 ns                               ; 1.000 ns                                            ; 5.793 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]  ; DRAM_DQ[0]     ; iCLK_50    ;
; -4.785 ns                               ; 1.000 ns                                            ; 5.785 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]  ; DRAM_DQ[2]     ; iCLK_50    ;
; -4.779 ns                               ; 1.000 ns                                            ; 5.779 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]  ; DRAM_DQ[5]     ; iCLK_50    ;
; -4.758 ns                               ; 1.000 ns                                            ; 5.758 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]  ; DRAM_DQ[4]     ; iCLK_50    ;
; -4.753 ns                               ; 1.000 ns                                            ; 5.753 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14] ; DRAM_DQ[14]    ; iCLK_50    ;
; -4.743 ns                               ; 1.000 ns                                            ; 5.743 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] ; DRAM_DQ[12]    ; iCLK_50    ;
; -4.739 ns                               ; 1.000 ns                                            ; 5.739 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]  ; DRAM_DQ[9]     ; iCLK_50    ;
; -4.725 ns                               ; 1.000 ns                                            ; 5.725 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10] ; DRAM_DQ[10]    ; iCLK_50    ;
; -4.714 ns                               ; 1.000 ns                                            ; 5.714 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]  ; DRAM_DQ[8]     ; iCLK_50    ;
; -4.695 ns                               ; 1.000 ns                                            ; 5.695 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]  ; DRAM_DQ[7]     ; iCLK_50    ;
; -4.693 ns                               ; 1.000 ns                                            ; 5.693 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]  ; DRAM_DQ[2]     ; iCLK_50    ;
; -4.686 ns                               ; 1.000 ns                                            ; 5.686 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13] ; DRAM_DQ[13]    ; iCLK_50    ;
; -4.660 ns                               ; 1.000 ns                                            ; 5.660 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]  ; DRAM_DQ[9]     ; iCLK_50    ;
; -4.655 ns                               ; 1.000 ns                                            ; 5.655 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13] ; DRAM_DQ[13]    ; iCLK_50    ;
; -4.654 ns                               ; 1.000 ns                                            ; 5.654 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10] ; DRAM_DQ[10]    ; iCLK_50    ;
; -4.649 ns                               ; 1.000 ns                                            ; 5.649 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]  ; DRAM_DQ[4]     ; iCLK_50    ;
; -4.647 ns                               ; 1.000 ns                                            ; 5.647 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]  ; DRAM_DQ[0]     ; iCLK_50    ;
; -4.627 ns                               ; 1.000 ns                                            ; 5.627 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] ; DRAM_DQ[12]    ; iCLK_50    ;
; -4.610 ns                               ; 1.000 ns                                            ; 5.610 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]  ; DRAM_DQ[5]     ; iCLK_50    ;
; -4.596 ns                               ; 1.000 ns                                            ; 5.596 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                ; DRAM_DQ[3]     ; iCLK_50    ;
; -4.576 ns                               ; 1.000 ns                                            ; 5.576 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]  ; DRAM_DQ[7]     ; iCLK_50    ;
; -4.563 ns                               ; 1.000 ns                                            ; 5.563 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]  ; DRAM_DQ[6]     ; iCLK_50    ;
; -4.542 ns                               ; 1.000 ns                                            ; 5.542 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                ; DRAM_DQ[14]    ; iCLK_50    ;
; -4.535 ns                               ; 1.000 ns                                            ; 5.535 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                ; DRAM_DQ[12]    ; iCLK_50    ;
; -4.533 ns                               ; 1.000 ns                                            ; 5.533 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                ; DRAM_DQ[9]     ; iCLK_50    ;
; -4.525 ns                               ; 1.000 ns                                            ; 5.525 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                ; DRAM_DQ[13]    ; iCLK_50    ;
; -4.524 ns                               ; 1.000 ns                                            ; 5.524 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                ; DRAM_DQ[4]     ; iCLK_50    ;
; -4.522 ns                               ; 1.000 ns                                            ; 5.522 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                ; DRAM_DQ[10]    ; iCLK_50    ;
; -4.506 ns                               ; 1.000 ns                                            ; 5.506 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                ; DRAM_DQ[0]     ; iCLK_50    ;
; -4.494 ns                               ; 1.000 ns                                            ; 5.494 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                ; DRAM_DQ[1]     ; iCLK_50    ;
; -4.487 ns                               ; 1.000 ns                                            ; 5.487 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                ; DRAM_DQ[5]     ; iCLK_50    ;
; -4.446 ns                               ; 1.000 ns                                            ; 5.446 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]  ; DRAM_DQ[6]     ; iCLK_50    ;
; -4.444 ns                               ; 1.000 ns                                            ; 5.444 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] ; DRAM_DQ[15]    ; iCLK_50    ;
; -4.429 ns                               ; 1.000 ns                                            ; 5.429 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                ; DRAM_DQ[2]     ; iCLK_50    ;
; -4.428 ns                               ; 1.000 ns                                            ; 5.428 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]  ; DRAM_DQ[1]     ; iCLK_50    ;
; -4.405 ns                               ; 1.000 ns                                            ; 5.405 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]  ; DRAM_DQ[3]     ; iCLK_50    ;
; -4.356 ns                               ; 1.000 ns                                            ; 5.356 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                ; DRAM_DQ[6]     ; iCLK_50    ;
; -4.313 ns                               ; 1.000 ns                                            ; 5.313 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                ; DRAM_DQ[8]     ; iCLK_50    ;
; -4.296 ns                               ; 1.000 ns                                            ; 5.296 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]  ; DRAM_DQ[1]     ; iCLK_50    ;
; -4.229 ns                               ; 1.000 ns                                            ; 5.229 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                ; DRAM_DQ[7]     ; iCLK_50    ;
; -4.116 ns                               ; 1.000 ns                                            ; 5.116 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]  ; DRAM_DQ[3]     ; iCLK_50    ;
; -4.088 ns                               ; 1.000 ns                                            ; 5.088 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                ; DRAM_DQ[15]    ; iCLK_50    ;
; -4.019 ns                               ; 1.000 ns                                            ; 5.019 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] ; DRAM_DQ[15]    ; iCLK_50    ;
; -3.154 ns                               ; 1.000 ns                                            ; 4.154 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[13]    ; iCLK_50    ;
; -3.154 ns                               ; 1.000 ns                                            ; 4.154 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[14]    ; iCLK_50    ;
; -3.154 ns                               ; 1.000 ns                                            ; 4.154 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[15]    ; iCLK_50    ;
; -3.150 ns                               ; 1.000 ns                                            ; 4.150 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[11]    ; iCLK_50    ;
; -3.144 ns                               ; 1.000 ns                                            ; 4.144 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[12]    ; iCLK_50    ;
; -3.137 ns                               ; 1.000 ns                                            ; 4.137 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[9]     ; iCLK_50    ;
; -3.137 ns                               ; 1.000 ns                                            ; 4.137 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[10]    ; iCLK_50    ;
; -3.134 ns                               ; 1.000 ns                                            ; 4.134 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[8]     ; iCLK_50    ;
; -2.826 ns                               ; 1.000 ns                                            ; 3.826 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[6]     ; iCLK_50    ;
; -2.826 ns                               ; 1.000 ns                                            ; 3.826 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[7]     ; iCLK_50    ;
; -2.789 ns                               ; 1.000 ns                                            ; 3.789 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[5]     ; iCLK_50    ;
; -2.777 ns                               ; 1.000 ns                                            ; 3.777 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[0]     ; iCLK_50    ;
; -2.777 ns                               ; 1.000 ns                                            ; 3.777 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[1]     ; iCLK_50    ;
; -2.505 ns                               ; 1.000 ns                                            ; 3.505 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[3]     ; iCLK_50    ;
; -2.505 ns                               ; 1.000 ns                                            ; 3.505 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[4]     ; iCLK_50    ;
; -2.495 ns                               ; 1.000 ns                                            ; 3.495 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[2]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 14.303 ns  ; adc_spi_controller:u2|mdclk                                                                                                                                      ; GPIO_0[2]      ; iCLK_50    ;
; N/A                                     ; None                                                ; 12.514 ns  ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[2]                                                                                                             ; GPIO_0[31]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 12.364 ns  ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[1]                                                                                                             ; GPIO_0[31]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 12.359 ns  ; lcd_spi_cotroller:u1|o3WIRE_BUSY_n                                                                                                                               ; GPIO_0[2]      ; iCLK_50    ;
; N/A                                     ; None                                                ; 12.076 ns  ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[3]                                                                                                             ; GPIO_0[31]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 12.004 ns  ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[0]                                                                                                             ; GPIO_0[31]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 11.939 ns  ; adc_spi_controller:u2|oX_COORD[9]                                                                                                                                ; oHEX6_D[5]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 11.931 ns  ; adc_spi_controller:u2|oX_COORD[9]                                                                                                                                ; oHEX6_D[0]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 11.916 ns  ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSCLK                                                                                                              ; GPIO_0[2]      ; iCLK_50    ;
; N/A                                     ; None                                                ; 11.903 ns  ; adc_spi_controller:u2|oX_COORD[8]                                                                                                                                ; oHEX6_D[0]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 11.885 ns  ; adc_spi_controller:u2|oX_COORD[9]                                                                                                                                ; oHEX6_D[4]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 11.878 ns  ; adc_spi_controller:u2|oX_COORD[8]                                                                                                                                ; oHEX6_D[5]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 11.826 ns  ; adc_spi_controller:u2|oX_COORD[8]                                                                                                                                ; oHEX6_D[4]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 11.784 ns  ; adc_spi_controller:u2|oX_COORD[10]                                                                                                                               ; oHEX6_D[0]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 11.761 ns  ; adc_spi_controller:u2|oX_COORD[10]                                                                                                                               ; oHEX6_D[5]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 11.708 ns  ; adc_spi_controller:u2|oX_COORD[11]                                                                                                                               ; oHEX6_D[0]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 11.707 ns  ; adc_spi_controller:u2|oX_COORD[10]                                                                                                                               ; oHEX6_D[4]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 11.680 ns  ; adc_spi_controller:u2|oX_COORD[11]                                                                                                                               ; oHEX6_D[5]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 11.659 ns  ; lcd_spi_cotroller:u1|three_wire_controller:u0|mST[4]                                                                                                             ; GPIO_0[31]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 11.626 ns  ; adc_spi_controller:u2|oX_COORD[11]                                                                                                                               ; oHEX6_D[4]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 11.411 ns  ; adc_spi_controller:u2|oX_COORD[9]                                                                                                                                ; oHEX6_D[3]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 11.410 ns  ; adc_spi_controller:u2|oY_COORD[11]                                                                                                                               ; oHEX2_D[6]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 11.370 ns  ; adc_spi_controller:u2|oX_COORD[8]                                                                                                                                ; oHEX6_D[3]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 11.234 ns  ; adc_spi_controller:u2|oX_COORD[10]                                                                                                                               ; oHEX6_D[3]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 11.210 ns  ; adc_spi_controller:u2|oY_COORD[11]                                                                                                                               ; oHEX2_D[5]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 11.175 ns  ; adc_spi_controller:u2|oX_COORD[11]                                                                                                                               ; oHEX6_D[3]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 11.084 ns  ; touch_detector:ts|led[1]                                                                                                                                         ; oLEDG[1]       ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.985 ns  ; adc_spi_controller:u2|oX_COORD[6]                                                                                                                                ; oHEX5_D[6]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.952 ns  ; adc_spi_controller:u2|oX_COORD[4]                                                                                                                                ; oHEX5_D[6]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.902 ns  ; adc_spi_controller:u2|oY_COORD[8]                                                                                                                                ; oHEX2_D[6]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.899 ns  ; adc_spi_controller:u2|oY_COORD[10]                                                                                                                               ; oHEX2_D[6]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.886 ns  ; flash_to_sdram_controller:u4|flash_addr_o[18]                                                                                                                    ; oFLASH_A[17]   ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.838 ns  ; flash_to_sdram_controller:u4|flash_addr_o[10]                                                                                                                    ; oFLASH_A[9]    ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.824 ns  ; flash_to_sdram_controller:u4|flash_addr_o[6]                                                                                                                     ; oFLASH_A[5]    ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.820 ns  ; flash_to_sdram_controller:u4|flash_addr_o[4]                                                                                                                     ; oFLASH_A[3]    ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.815 ns  ; flash_to_sdram_controller:u4|flash_addr_o[15]                                                                                                                    ; oFLASH_A[14]   ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.812 ns  ; adc_spi_controller:u2|oX_COORD[9]                                                                                                                                ; oHEX6_D[1]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.806 ns  ; flash_to_sdram_controller:u4|flash_addr_o[7]                                                                                                                     ; oFLASH_A[6]    ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.798 ns  ; flash_to_sdram_controller:u4|flash_addr_o[9]                                                                                                                     ; oFLASH_A[8]    ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.766 ns  ; flash_to_sdram_controller:u4|flash_addr_o[22]                                                                                                                    ; oFLASH_A[21]   ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.763 ns  ; flash_to_sdram_controller:u4|flash_addr_o[0]                                                                                                                     ; FLASH_DQ15_AM1 ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.762 ns  ; adc_spi_controller:u2|oX_COORD[8]                                                                                                                                ; oHEX6_D[1]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.754 ns  ; flash_to_sdram_controller:u4|flash_addr_o[3]                                                                                                                     ; oFLASH_A[2]    ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.719 ns  ; adc_spi_controller:u2|oY_COORD[8]                                                                                                                                ; oHEX2_D[5]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.713 ns  ; adc_spi_controller:u2|oY_COORD[10]                                                                                                                               ; oHEX2_D[5]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.687 ns  ; adc_spi_controller:u2|oX_COORD[6]                                                                                                                                ; oHEX5_D[5]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.670 ns  ; adc_spi_controller:u2|oX_COORD[6]                                                                                                                                ; oHEX5_D[3]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.659 ns  ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA~en                                                                                                          ; GPIO_0[31]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.652 ns  ; adc_spi_controller:u2|oX_COORD[4]                                                                                                                                ; oHEX5_D[5]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.638 ns  ; adc_spi_controller:u2|oY_COORD[9]                                                                                                                                ; oHEX2_D[6]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.637 ns  ; adc_spi_controller:u2|oX_COORD[4]                                                                                                                                ; oHEX5_D[3]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.632 ns  ; touch_detector:ts|led[3]                                                                                                                                         ; oLEDG[3]       ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.631 ns  ; adc_spi_controller:u2|oX_COORD[10]                                                                                                                               ; oHEX6_D[1]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.601 ns  ; flash_to_sdram_controller:u4|flash_addr_o[13]                                                                                                                    ; oFLASH_A[12]   ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.594 ns  ; flash_to_sdram_controller:u4|flash_addr_o[12]                                                                                                                    ; oFLASH_A[11]   ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.589 ns  ; flash_to_sdram_controller:u4|flash_addr_o[14]                                                                                                                    ; oFLASH_A[13]   ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.579 ns  ; flash_to_sdram_controller:u4|flash_addr_o[20]                                                                                                                    ; oFLASH_A[19]   ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.577 ns  ; flash_to_sdram_controller:u4|flash_addr_o[8]                                                                                                                     ; oFLASH_A[7]    ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.575 ns  ; flash_to_sdram_controller:u4|flash_addr_o[16]                                                                                                                    ; oFLASH_A[15]   ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.570 ns  ; adc_spi_controller:u2|oX_COORD[11]                                                                                                                               ; oHEX6_D[1]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.569 ns  ; flash_to_sdram_controller:u4|flash_addr_o[1]                                                                                                                     ; oFLASH_A[0]    ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.568 ns  ; flash_to_sdram_controller:u4|flash_addr_o[21]                                                                                                                    ; oFLASH_A[20]   ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.562 ns  ; adc_spi_controller:u2|oX_COORD[6]                                                                                                                                ; oHEX5_D[4]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.550 ns  ; flash_to_sdram_controller:u4|flash_addr_o[5]                                                                                                                     ; oFLASH_A[4]    ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.542 ns  ; adc_spi_controller:u2|oX_COORD[6]                                                                                                                                ; oHEX5_D[0]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.526 ns  ; adc_spi_controller:u2|oX_COORD[4]                                                                                                                                ; oHEX5_D[4]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.509 ns  ; flash_to_sdram_controller:u4|flash_addr_o[19]                                                                                                                    ; oFLASH_A[18]   ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.508 ns  ; adc_spi_controller:u2|oX_COORD[4]                                                                                                                                ; oHEX5_D[0]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.484 ns  ; adc_spi_controller:u2|oY_COORD[4]                                                                                                                                ; oHEX1_D[5]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.457 ns  ; adc_spi_controller:u2|oY_COORD[9]                                                                                                                                ; oHEX2_D[5]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.444 ns  ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA                                                                                                             ; GPIO_0[31]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.444 ns  ; adc_spi_controller:u2|oX_COORD[3]                                                                                                                                ; oHEX4_D[6]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.436 ns  ; adc_spi_controller:u2|oX_COORD[3]                                                                                                                                ; oHEX4_D[5]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.423 ns  ; adc_spi_controller:u2|oX_COORD[3]                                                                                                                                ; oHEX4_D[3]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.420 ns  ; touch_detector:ts|led[0]                                                                                                                                         ; oLEDG[0]       ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.416 ns  ; adc_spi_controller:u2|oX_COORD[3]                                                                                                                                ; oHEX4_D[2]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.399 ns  ; adc_spi_controller:u2|oX_COORD[3]                                                                                                                                ; oHEX4_D[4]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.397 ns  ; adc_spi_controller:u2|oX_COORD[6]                                                                                                                                ; oHEX5_D[1]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.385 ns  ; adc_spi_controller:u2|oY_COORD[7]                                                                                                                                ; oHEX1_D[5]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.359 ns  ; adc_spi_controller:u2|oX_COORD[4]                                                                                                                                ; oHEX5_D[1]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.351 ns  ; adc_spi_controller:u2|oX_COORD[6]                                                                                                                                ; oHEX5_D[2]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.343 ns  ; flash_to_sdram_controller:u4|flash_addr_o[2]                                                                                                                     ; oFLASH_A[1]    ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.336 ns  ; flash_to_sdram_controller:u4|flash_addr_o[11]                                                                                                                    ; oFLASH_A[10]   ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.331 ns  ; flash_to_sdram_controller:u4|flash_addr_o[17]                                                                                                                    ; oFLASH_A[16]   ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.329 ns  ; adc_spi_controller:u2|oY_COORD[11]                                                                                                                               ; oHEX2_D[4]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.314 ns  ; adc_spi_controller:u2|oX_COORD[4]                                                                                                                                ; oHEX5_D[2]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.289 ns  ; adc_spi_controller:u2|oX_COORD[1]                                                                                                                                ; oHEX4_D[5]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.283 ns  ; adc_spi_controller:u2|oY_COORD[6]                                                                                                                                ; oHEX1_D[5]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.282 ns  ; adc_spi_controller:u2|oX_COORD[1]                                                                                                                                ; oHEX4_D[6]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.262 ns  ; adc_spi_controller:u2|oX_COORD[1]                                                                                                                                ; oHEX4_D[3]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.253 ns  ; adc_spi_controller:u2|oX_COORD[1]                                                                                                                                ; oHEX4_D[2]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.236 ns  ; adc_spi_controller:u2|oX_COORD[1]                                                                                                                                ; oHEX4_D[4]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.230 ns  ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSEN                                                                                                               ; GPIO_0[30]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.169 ns  ; adc_spi_controller:u2|oX_COORD[2]                                                                                                                                ; oHEX4_D[5]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.157 ns  ; adc_spi_controller:u2|oY_COORD[5]                                                                                                                                ; oHEX1_D[5]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.152 ns  ; adc_spi_controller:u2|oX_COORD[2]                                                                                                                                ; oHEX4_D[6]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.148 ns  ; adc_spi_controller:u2|oX_COORD[3]                                                                                                                                ; oHEX4_D[1]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.131 ns  ; adc_spi_controller:u2|oX_COORD[2]                                                                                                                                ; oHEX4_D[3]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.130 ns  ; adc_spi_controller:u2|oX_COORD[2]                                                                                                                                ; oHEX4_D[4]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.122 ns  ; adc_spi_controller:u2|oX_COORD[2]                                                                                                                                ; oHEX4_D[2]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.114 ns  ; adc_spi_controller:u2|oX_COORD[3]                                                                                                                                ; oHEX4_D[0]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.112 ns  ; adc_spi_controller:u2|oX_COORD[0]                                                                                                                                ; oHEX4_D[5]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.095 ns  ; adc_spi_controller:u2|oX_COORD[0]                                                                                                                                ; oHEX4_D[6]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.075 ns  ; adc_spi_controller:u2|oX_COORD[0]                                                                                                                                ; oHEX4_D[3]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.074 ns  ; adc_spi_controller:u2|oX_COORD[0]                                                                                                                                ; oHEX4_D[4]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.065 ns  ; adc_spi_controller:u2|oX_COORD[0]                                                                                                                                ; oHEX4_D[2]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.025 ns  ; adc_spi_controller:u2|oY_COORD[4]                                                                                                                                ; oHEX1_D[4]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 10.021 ns  ; adc_spi_controller:u2|oY_COORD[4]                                                                                                                                ; oHEX1_D[6]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.995 ns   ; adc_spi_controller:u2|oY_COORD[4]                                                                                                                                ; oHEX1_D[2]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.989 ns   ; adc_spi_controller:u2|oX_COORD[9]                                                                                                                                ; oHEX6_D[6]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.985 ns   ; adc_spi_controller:u2|oX_COORD[1]                                                                                                                                ; oHEX4_D[1]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.982 ns   ; adc_spi_controller:u2|oX_COORD[9]                                                                                                                                ; oHEX6_D[2]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.947 ns   ; adc_spi_controller:u2|oX_COORD[8]                                                                                                                                ; oHEX6_D[6]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.940 ns   ; adc_spi_controller:u2|oX_COORD[1]                                                                                                                                ; oHEX4_D[0]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.927 ns   ; adc_spi_controller:u2|oY_COORD[7]                                                                                                                                ; oHEX1_D[4]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.924 ns   ; adc_spi_controller:u2|oY_COORD[7]                                                                                                                                ; oHEX1_D[6]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.920 ns   ; adc_spi_controller:u2|oY_COORD[7]                                                                                                                                ; oHEX1_D[2]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.892 ns   ; adc_spi_controller:u2|oX_COORD[8]                                                                                                                                ; oHEX6_D[2]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.858 ns   ; adc_spi_controller:u2|oY_COORD[4]                                                                                                                                ; oHEX1_D[3]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.852 ns   ; adc_spi_controller:u2|oX_COORD[2]                                                                                                                                ; oHEX4_D[1]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.851 ns   ; lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK                                                                                                           ; GPIO_0[2]      ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.847 ns   ; adc_spi_controller:u2|oX_COORD[2]                                                                                                                                ; oHEX4_D[0]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.839 ns   ; adc_spi_controller:u2|oY_COORD[8]                                                                                                                                ; oHEX2_D[4]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.831 ns   ; adc_spi_controller:u2|oY_COORD[10]                                                                                                                               ; oHEX2_D[4]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.827 ns   ; adc_spi_controller:u2|oY_COORD[6]                                                                                                                                ; oHEX1_D[4]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.823 ns   ; adc_spi_controller:u2|oY_COORD[6]                                                                                                                                ; oHEX1_D[6]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.823 ns   ; adc_spi_controller:u2|oY_COORD[6]                                                                                                                                ; oHEX1_D[2]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.811 ns   ; adc_spi_controller:u2|oX_COORD[10]                                                                                                                               ; oHEX6_D[6]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.809 ns   ; adc_spi_controller:u2|oY_COORD[11]                                                                                                                               ; oHEX2_D[3]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.803 ns   ; adc_spi_controller:u2|oX_COORD[10]                                                                                                                               ; oHEX6_D[2]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.796 ns   ; adc_spi_controller:u2|oX_COORD[0]                                                                                                                                ; oHEX4_D[1]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.791 ns   ; adc_spi_controller:u2|oX_COORD[0]                                                                                                                                ; oHEX4_D[0]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.785 ns   ; adc_spi_controller:u2|oY_COORD[5]                                                                                                                                ; oHEX1_D[1]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.758 ns   ; adc_spi_controller:u2|oY_COORD[7]                                                                                                                                ; oHEX1_D[3]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.751 ns   ; adc_spi_controller:u2|oX_COORD[11]                                                                                                                               ; oHEX6_D[6]     ; iCLK_50    ;
; N/A                                     ; None                                                ; 9.727 ns   ; adc_spi_controller:u2|oY_COORD[7]                                                                                                                                ; oHEX1_D[1]     ; iCLK_50    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                                                  ;                ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+------------+


+--------------------------------------------------------------------+
; tpd                                                                ;
+-------+-------------------+-----------------+---------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To         ;
+-------+-------------------+-----------------+---------+------------+
; N/A   ; None              ; 8.567 ns        ; iKEY[0] ; GPIO_0[29] ;
+-------+-------------------+-----------------+---------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                ;
+---------------+-------------+-----------+---------------+----------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From          ; To                                           ; To Clock ;
+---------------+-------------+-----------+---------------+----------------------------------------------+----------+
; N/A           ; None        ; -0.627 ns ; GPIO_CLKIN_N0 ; adc_spi_controller:u2|d1_PENIRQ_n            ; iCLK_50  ;
; N/A           ; None        ; -0.628 ns ; GPIO_CLKIN_N0 ; adc_spi_controller:u2|transmit_en            ; iCLK_50  ;
; N/A           ; None        ; -0.762 ns ; FLASH_DQ[1]   ; flash_to_sdram_controller:u4|fl_dq_delay1[1] ; iCLK_50  ;
; N/A           ; None        ; -0.763 ns ; FLASH_DQ[0]   ; flash_to_sdram_controller:u4|fl_dq_delay1[0] ; iCLK_50  ;
; N/A           ; None        ; -0.932 ns ; FLASH_DQ[3]   ; flash_to_sdram_controller:u4|fl_dq_delay1[3] ; iCLK_50  ;
; N/A           ; None        ; -0.966 ns ; FLASH_DQ[4]   ; flash_to_sdram_controller:u4|fl_dq_delay1[4] ; iCLK_50  ;
; N/A           ; None        ; -0.979 ns ; FLASH_DQ[2]   ; flash_to_sdram_controller:u4|fl_dq_delay1[2] ; iCLK_50  ;
; N/A           ; None        ; -1.082 ns ; FLASH_DQ[7]   ; flash_to_sdram_controller:u4|fl_dq_delay1[7] ; iCLK_50  ;
; N/A           ; None        ; -1.123 ns ; DRAM_DQ[8]    ; Sdram_Control_4Port:u7|mDATAOUT[8]           ; iCLK_50  ;
; N/A           ; None        ; -1.130 ns ; DRAM_DQ[11]   ; Sdram_Control_4Port:u7|mDATAOUT[11]          ; iCLK_50  ;
; N/A           ; None        ; -1.147 ns ; DRAM_DQ[12]   ; Sdram_Control_4Port:u7|mDATAOUT[12]          ; iCLK_50  ;
; N/A           ; None        ; -1.157 ns ; DRAM_DQ[15]   ; Sdram_Control_4Port:u7|mDATAOUT[15]          ; iCLK_50  ;
; N/A           ; None        ; -1.157 ns ; DRAM_DQ[14]   ; Sdram_Control_4Port:u7|mDATAOUT[14]          ; iCLK_50  ;
; N/A           ; None        ; -1.157 ns ; DRAM_DQ[13]   ; Sdram_Control_4Port:u7|mDATAOUT[13]          ; iCLK_50  ;
; N/A           ; None        ; -1.163 ns ; DRAM_DQ[10]   ; Sdram_Control_4Port:u7|mDATAOUT[10]          ; iCLK_50  ;
; N/A           ; None        ; -1.163 ns ; DRAM_DQ[9]    ; Sdram_Control_4Port:u7|mDATAOUT[9]           ; iCLK_50  ;
; N/A           ; None        ; -1.168 ns ; DRAM_DQ[7]    ; Sdram_Control_4Port:u7|mDATAOUT[7]           ; iCLK_50  ;
; N/A           ; None        ; -1.168 ns ; DRAM_DQ[6]    ; Sdram_Control_4Port:u7|mDATAOUT[6]           ; iCLK_50  ;
; N/A           ; None        ; -1.177 ns ; DRAM_DQ[5]    ; Sdram_Control_4Port:u7|mDATAOUT[5]           ; iCLK_50  ;
; N/A           ; None        ; -1.187 ns ; DRAM_DQ[2]    ; Sdram_Control_4Port:u7|mDATAOUT[2]           ; iCLK_50  ;
; N/A           ; None        ; -1.197 ns ; DRAM_DQ[4]    ; Sdram_Control_4Port:u7|mDATAOUT[4]           ; iCLK_50  ;
; N/A           ; None        ; -1.197 ns ; DRAM_DQ[3]    ; Sdram_Control_4Port:u7|mDATAOUT[3]           ; iCLK_50  ;
; N/A           ; None        ; -1.201 ns ; DRAM_DQ[1]    ; Sdram_Control_4Port:u7|mDATAOUT[1]           ; iCLK_50  ;
; N/A           ; None        ; -1.201 ns ; DRAM_DQ[0]    ; Sdram_Control_4Port:u7|mDATAOUT[0]           ; iCLK_50  ;
; N/A           ; None        ; -1.241 ns ; FLASH_DQ[6]   ; flash_to_sdram_controller:u4|fl_dq_delay1[6] ; iCLK_50  ;
; N/A           ; None        ; -1.256 ns ; FLASH_DQ[5]   ; flash_to_sdram_controller:u4|fl_dq_delay1[5] ; iCLK_50  ;
; N/A           ; None        ; -5.492 ns ; GPIO_0[0]     ; adc_spi_controller:u2|madc_out               ; iCLK_50  ;
+---------------+-------------+-----------+---------------+----------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed Dec 15 15:05:25 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mastermind -c Mastermind --timing_analysis_only
Warning: Can't find clock settings "CLK50" in current project -- ignoring clock settings
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK" as buffer
    Info: Detected ripple clock "div[3]" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -2.89 ns for clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" between source register "Reset_Delay:u8|oRST_0" and destination register "Sdram_Control_4Port:u7|mWR"
    Info: + Largest register to register requirement is 0.494 ns
        Info: + Setup relationship between source and destination is 0.714 ns
            Info: + Latch edge is 0.714 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 8.333 ns with  offset of -2.618 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "iCLK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.006 ns
            Info: + Shortest clock path from clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.787 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 632; COMB Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.225 ns) + CELL(0.537 ns) = 2.787 ns; Loc. = LCFF_X16_Y9_N9; Fanout = 4; REG Node = 'Sdram_Control_4Port:u7|mWR'
                Info: Total cell delay = 0.537 ns ( 19.27 % )
                Info: Total interconnect delay = 2.250 ns ( 80.73 % )
            Info: - Longest clock path from clock "iCLK_50" to source register is 2.793 ns
                Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 6; CLK Node = 'iCLK_50'
                Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 204; COMB Node = 'iCLK_50~clkctrl'
                Info: 3: + IC(1.185 ns) + CELL(0.537 ns) = 2.793 ns; Loc. = LCFF_X20_Y13_N29; Fanout = 34; REG Node = 'Reset_Delay:u8|oRST_0'
                Info: Total cell delay = 1.496 ns ( 53.56 % )
                Info: Total interconnect delay = 1.297 ns ( 46.44 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 3.384 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y13_N29; Fanout = 34; REG Node = 'Reset_Delay:u8|oRST_0'
        Info: 2: + IC(0.342 ns) + CELL(0.150 ns) = 0.492 ns; Loc. = LCCOMB_X20_Y13_N22; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|WR_MASK[1]~418'
        Info: 3: + IC(0.246 ns) + CELL(0.149 ns) = 0.887 ns; Loc. = LCCOMB_X20_Y13_N0; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|WR_MASK[1]~419'
        Info: 4: + IC(0.244 ns) + CELL(0.150 ns) = 1.281 ns; Loc. = LCCOMB_X20_Y13_N12; Fanout = 18; COMB Node = 'Sdram_Control_4Port:u7|WR_MASK[1]~421'
        Info: 5: + IC(1.023 ns) + CELL(0.149 ns) = 2.453 ns; Loc. = LCCOMB_X16_Y9_N30; Fanout = 3; COMB Node = 'Sdram_Control_4Port:u7|WR_MASK[1]~422'
        Info: 6: + IC(0.271 ns) + CELL(0.660 ns) = 3.384 ns; Loc. = LCFF_X16_Y9_N9; Fanout = 4; REG Node = 'Sdram_Control_4Port:u7|mWR'
        Info: Total cell delay = 1.258 ns ( 37.17 % )
        Info: Total interconnect delay = 2.126 ns ( 62.83 % )
Warning: Can't achieve timing requirement Clock Setup: 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0' along 86 path(s). See Report window for details.
Info: No valid register-to-register data paths exist for clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1"
Info: Slack time is 21.897 ns for clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" between source register "lcd_timing_controller:u6|y_cnt[2]" and destination register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]"
    Info: Fmax is 123.41 MHz (period= 8.103 ns)
    Info: + Largest register to register requirement is 29.744 ns
        Info: + Setup relationship between source and destination is 30.000 ns
            Info: + Latch edge is 27.382 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" is 30.000 ns with  offset of -2.618 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.618 ns
                Info: Clock period of Source clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" is 30.000 ns with  offset of -2.618 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.042 ns
            Info: + Shortest clock path from clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" to destination register is 2.712 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G12; Fanout = 188; COMB Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.150 ns) + CELL(0.537 ns) = 2.712 ns; Loc. = LCFF_X36_Y14_N31; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]'
                Info: Total cell delay = 0.537 ns ( 19.80 % )
                Info: Total interconnect delay = 2.175 ns ( 80.20 % )
            Info: - Longest clock path from clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" to source register is 2.754 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G12; Fanout = 188; COMB Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.192 ns) + CELL(0.537 ns) = 2.754 ns; Loc. = LCFF_X40_Y17_N3; Fanout = 4; REG Node = 'lcd_timing_controller:u6|y_cnt[2]'
                Info: Total cell delay = 0.537 ns ( 19.50 % )
                Info: Total interconnect delay = 2.217 ns ( 80.50 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 7.847 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y17_N3; Fanout = 4; REG Node = 'lcd_timing_controller:u6|y_cnt[2]'
        Info: 2: + IC(0.339 ns) + CELL(0.378 ns) = 0.717 ns; Loc. = LCCOMB_X40_Y17_N28; Fanout = 3; COMB Node = 'lcd_timing_controller:u6|LessThan2~215'
        Info: 3: + IC(0.709 ns) + CELL(0.437 ns) = 1.863 ns; Loc. = LCCOMB_X39_Y17_N0; Fanout = 1; COMB Node = 'lcd_timing_controller:u6|LessThan2~216'
        Info: 4: + IC(0.246 ns) + CELL(0.420 ns) = 2.529 ns; Loc. = LCCOMB_X39_Y17_N26; Fanout = 1; COMB Node = 'lcd_timing_controller:u6|LessThan2~217'
        Info: 5: + IC(0.261 ns) + CELL(0.150 ns) = 2.940 ns; Loc. = LCCOMB_X39_Y17_N8; Fanout = 3; COMB Node = 'lcd_timing_controller:u6|display_area~169'
        Info: 6: + IC(0.734 ns) + CELL(0.150 ns) = 3.824 ns; Loc. = LCCOMB_X39_Y15_N18; Fanout = 27; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|valid_rdreq~20'
        Info: 7: + IC(0.733 ns) + CELL(0.275 ns) = 4.832 ns; Loc. = LCCOMB_X38_Y17_N18; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdcnt_addr_ena'
        Info: 8: + IC(0.243 ns) + CELL(0.150 ns) = 5.225 ns; Loc. = LCCOMB_X38_Y17_N16; Fanout = 22; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdcnt_addr_ena~_wirecell'
        Info: 9: + IC(1.008 ns) + CELL(0.393 ns) = 6.626 ns; Loc. = LCCOMB_X36_Y14_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.697 ns; Loc. = LCCOMB_X36_Y14_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 6.856 ns; Loc. = LCCOMB_X36_Y14_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 6.927 ns; Loc. = LCCOMB_X36_Y14_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 6.998 ns; Loc. = LCCOMB_X36_Y14_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 7.069 ns; Loc. = LCCOMB_X36_Y14_N20; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 7.140 ns; Loc. = LCCOMB_X36_Y14_N22; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 7.211 ns; Loc. = LCCOMB_X36_Y14_N24; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 7.282 ns; Loc. = LCCOMB_X36_Y14_N26; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 7.353 ns; Loc. = LCCOMB_X36_Y14_N28; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT'
        Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 7.763 ns; Loc. = LCCOMB_X36_Y14_N30; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9'
        Info: 20: + IC(0.000 ns) + CELL(0.084 ns) = 7.847 ns; Loc. = LCFF_X36_Y14_N31; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]'
        Info: Total cell delay = 3.574 ns ( 45.55 % )
        Info: Total interconnect delay = 4.273 ns ( 54.45 % )
Info: Slack time is 6.734 ns for clock "iCLK_50" between source register "lcd_spi_cotroller:u1|m3wire_data[14]" and destination register "lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA"
    Info: Fmax is 153.09 MHz (period= 6.532 ns)
    Info: + Largest register to register requirement is 9.791 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "iCLK_50" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "iCLK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.005 ns
            Info: + Shortest clock path from clock "iCLK_50" to destination register is 6.598 ns
                Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 6; CLK Node = 'iCLK_50'
                Info: 2: + IC(2.430 ns) + CELL(0.787 ns) = 4.176 ns; Loc. = LCFF_X94_Y26_N11; Fanout = 3; REG Node = 'lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK'
                Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 4.809 ns; Loc. = CLKCTRL_G7; Fanout = 38; COMB Node = 'lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK~clkctrl'
                Info: 4: + IC(1.252 ns) + CELL(0.537 ns) = 6.598 ns; Loc. = LCFF_X93_Y30_N7; Fanout = 1; REG Node = 'lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA'
                Info: Total cell delay = 2.283 ns ( 34.60 % )
                Info: Total interconnect delay = 4.315 ns ( 65.40 % )
            Info: - Longest clock path from clock "iCLK_50" to source register is 6.593 ns
                Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 6; CLK Node = 'iCLK_50'
                Info: 2: + IC(2.430 ns) + CELL(0.787 ns) = 4.176 ns; Loc. = LCFF_X94_Y26_N11; Fanout = 3; REG Node = 'lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK'
                Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 4.809 ns; Loc. = CLKCTRL_G7; Fanout = 38; COMB Node = 'lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK~clkctrl'
                Info: 4: + IC(1.247 ns) + CELL(0.537 ns) = 6.593 ns; Loc. = LCFF_X92_Y31_N19; Fanout = 1; REG Node = 'lcd_spi_cotroller:u1|m3wire_data[14]'
                Info: Total cell delay = 2.283 ns ( 34.63 % )
                Info: Total interconnect delay = 4.310 ns ( 65.37 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 3.057 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X92_Y31_N19; Fanout = 1; REG Node = 'lcd_spi_cotroller:u1|m3wire_data[14]'
        Info: 2: + IC(0.763 ns) + CELL(0.420 ns) = 1.183 ns; Loc. = LCCOMB_X93_Y30_N24; Fanout = 1; COMB Node = 'lcd_spi_cotroller:u1|three_wire_controller:u0|Mux0~167'
        Info: 3: + IC(0.260 ns) + CELL(0.438 ns) = 1.881 ns; Loc. = LCCOMB_X93_Y30_N10; Fanout = 1; COMB Node = 'lcd_spi_cotroller:u1|three_wire_controller:u0|Mux0~168'
        Info: 4: + IC(0.264 ns) + CELL(0.438 ns) = 2.583 ns; Loc. = LCCOMB_X93_Y30_N28; Fanout = 1; COMB Node = 'lcd_spi_cotroller:u1|three_wire_controller:u0|Mux0~169'
        Info: 5: + IC(0.240 ns) + CELL(0.150 ns) = 2.973 ns; Loc. = LCCOMB_X93_Y30_N6; Fanout = 1; COMB Node = 'lcd_spi_cotroller:u1|three_wire_controller:u0|Mux0~172'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.057 ns; Loc. = LCFF_X93_Y30_N7; Fanout = 1; REG Node = 'lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA'
        Info: Total cell delay = 1.530 ns ( 50.05 % )
        Info: Total interconnect delay = 1.527 ns ( 49.95 % )
Info: Minimum slack time is 391 ps for clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:u7|command:command1|rw_flag" and destination register "Sdram_Control_4Port:u7|command:command1|rw_flag"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N5; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|command:command1|rw_flag'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X1_Y11_N4; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|command:command1|rw_flag~32'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X1_Y11_N5; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|command:command1|rw_flag'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.618 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 8.333 ns with  offset of -2.618 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.618 ns
                Info: Clock period of Source clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 8.333 ns with  offset of -2.618 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.739 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 632; COMB Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.177 ns) + CELL(0.537 ns) = 2.739 ns; Loc. = LCFF_X1_Y11_N5; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|command:command1|rw_flag'
                Info: Total cell delay = 0.537 ns ( 19.61 % )
                Info: Total interconnect delay = 2.202 ns ( 80.39 % )
            Info: - Shortest clock path from clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to source register is 2.739 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 632; COMB Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.177 ns) + CELL(0.537 ns) = 2.739 ns; Loc. = LCFF_X1_Y11_N5; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|command:command1|rw_flag'
                Info: Total cell delay = 0.537 ns ( 19.61 % )
                Info: Total interconnect delay = 2.202 ns ( 80.39 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 519 ps for clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" between source register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[8]" and destination register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8]"
    Info: + Shortest register to register delay is 0.535 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y15_N7; Fanout = 1; REG Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[8]'
        Info: 2: + IC(0.302 ns) + CELL(0.149 ns) = 0.451 ns; Loc. = LCCOMB_X31_Y15_N12; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.535 ns; Loc. = LCFF_X31_Y15_N13; Fanout = 1; REG Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8]'
        Info: Total cell delay = 0.233 ns ( 43.55 % )
        Info: Total interconnect delay = 0.302 ns ( 56.45 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.618 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" is 30.000 ns with  offset of -2.618 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.618 ns
                Info: Clock period of Source clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" is 30.000 ns with  offset of -2.618 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" to destination register is 2.715 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G12; Fanout = 188; COMB Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.153 ns) + CELL(0.537 ns) = 2.715 ns; Loc. = LCFF_X31_Y15_N13; Fanout = 1; REG Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8]'
                Info: Total cell delay = 0.537 ns ( 19.78 % )
                Info: Total interconnect delay = 2.178 ns ( 80.22 % )
            Info: - Shortest clock path from clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" to source register is 2.715 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G12; Fanout = 188; COMB Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.153 ns) + CELL(0.537 ns) = 2.715 ns; Loc. = LCFF_X31_Y15_N7; Fanout = 1; REG Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[8]'
                Info: Total cell delay = 0.537 ns ( 19.78 % )
                Info: Total interconnect delay = 2.178 ns ( 80.22 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 99 ps for clock "iCLK_50" between source register "div[2]" and destination register "div[3]"
    Info: + Shortest register to register delay is 1.187 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X94_Y26_N23; Fanout = 2; REG Node = 'div[2]'
        Info: 2: + IC(0.300 ns) + CELL(0.393 ns) = 0.693 ns; Loc. = LCCOMB_X94_Y26_N22; Fanout = 1; COMB Node = 'div[2]~163'
        Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 1.103 ns; Loc. = LCCOMB_X94_Y26_N24; Fanout = 1; COMB Node = 'div[3]~164'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.187 ns; Loc. = LCFF_X94_Y26_N25; Fanout = 2; REG Node = 'div[3]'
        Info: Total cell delay = 0.887 ns ( 74.73 % )
        Info: Total interconnect delay = 0.300 ns ( 25.27 % )
    Info: - Smallest register to register requirement is 1.088 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "iCLK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "iCLK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 1.072 ns
            Info: + Longest clock path from clock "iCLK_50" to destination register is 3.926 ns
                Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 6; CLK Node = 'iCLK_50'
                Info: 2: + IC(2.430 ns) + CELL(0.537 ns) = 3.926 ns; Loc. = LCFF_X94_Y26_N25; Fanout = 2; REG Node = 'div[3]'
                Info: Total cell delay = 1.496 ns ( 38.10 % )
                Info: Total interconnect delay = 2.430 ns ( 61.90 % )
            Info: - Shortest clock path from clock "iCLK_50" to source register is 2.854 ns
                Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 6; CLK Node = 'iCLK_50'
                Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 204; COMB Node = 'iCLK_50~clkctrl'
                Info: 3: + IC(1.246 ns) + CELL(0.537 ns) = 2.854 ns; Loc. = LCFF_X94_Y26_N23; Fanout = 2; REG Node = 'div[2]'
                Info: Total cell delay = 1.496 ns ( 52.42 % )
                Info: Total interconnect delay = 1.358 ns ( 47.58 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve timing requirement tsu along 16 path(s). See Report window for details.
Info: Slack time is -365 ps for clock "iCLK_50" between source pin "DRAM_DQ[1]" and destination register "Sdram_Control_4Port:u7|mDATAOUT[1]"
    Info: + tsu requirement for source pin and destination register is 1.000 ns
    Info: - tsu from clock to input pin is 1.365 ns
        Info: + Longest pin to register delay is 1.229 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AC2; Fanout = 1; PIN Node = 'DRAM_DQ[1]'
            Info: 2: + IC(0.000 ns) + CELL(1.229 ns) = 1.229 ns; Loc. = IOC_X0_Y12_N3; Fanout = 2; REG Node = 'Sdram_Control_4Port:u7|mDATAOUT[1]'
            Info: Total cell delay = 1.229 ns ( 100.00 % )
        Info: - Offset between input clock "iCLK_50" and output clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is -2.618 ns
        Info: + Micro setup delay of destination is 0.076 ns
        Info: - Shortest clock path from clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.558 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
            Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 632; COMB Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
            Info: 3: + IC(1.265 ns) + CELL(0.268 ns) = 2.558 ns; Loc. = IOC_X0_Y12_N3; Fanout = 2; REG Node = 'Sdram_Control_4Port:u7|mDATAOUT[1]'
            Info: Total cell delay = 0.268 ns ( 10.48 % )
            Info: Total interconnect delay = 2.290 ns ( 89.52 % )
Warning: Can't achieve timing requirement tco along 64 path(s). See Report window for details.
Info: Slack time is -4.982 ns for clock "iCLK_50" between source register "Sdram_Control_4Port:u7|WR_MASK[0]" and destination pin "DRAM_DQ[11]"
    Info: + tco requirement for source register and destination pin is 1.000 ns
    Info: - tco from clock to output pin is 5.982 ns
        Info: + Offset between input clock "iCLK_50" and output clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is -2.618 ns
        Info: + Longest clock path from clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to source register is 2.787 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
            Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 632; COMB Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
            Info: 3: + IC(1.225 ns) + CELL(0.537 ns) = 2.787 ns; Loc. = LCFF_X16_Y9_N27; Fanout = 19; REG Node = 'Sdram_Control_4Port:u7|WR_MASK[0]'
            Info: Total cell delay = 0.537 ns ( 19.27 % )
            Info: Total interconnect delay = 2.250 ns ( 80.73 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Longest register to pin delay is 5.563 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y9_N27; Fanout = 19; REG Node = 'Sdram_Control_4Port:u7|WR_MASK[0]'
            Info: 2: + IC(0.795 ns) + CELL(0.393 ns) = 1.188 ns; Loc. = LCCOMB_X18_Y9_N12; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|mDATAIN[11]~171'
            Info: 3: + IC(1.723 ns) + CELL(2.652 ns) = 5.563 ns; Loc. = PIN_AF3; Fanout = 0; PIN Node = 'DRAM_DQ[11]'
            Info: Total cell delay = 3.045 ns ( 54.74 % )
            Info: Total interconnect delay = 2.518 ns ( 45.26 % )
Info: Longest tpd from source pin "iKEY[0]" to destination pin "GPIO_0[29]" is 8.567 ns
    Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 26; PIN Node = 'iKEY[0]'
    Info: 2: + IC(5.113 ns) + CELL(2.612 ns) = 8.567 ns; Loc. = PIN_N25; Fanout = 0; PIN Node = 'GPIO_0[29]'
    Info: Total cell delay = 3.454 ns ( 40.32 % )
    Info: Total interconnect delay = 5.113 ns ( 59.68 % )
Info: th for register "adc_spi_controller:u2|d1_PENIRQ_n" (data pin = "GPIO_CLKIN_N0", clock pin = "iCLK_50") is -0.627 ns
    Info: + Longest clock path from clock "iCLK_50" to destination register is 2.795 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 6; CLK Node = 'iCLK_50'
        Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 204; COMB Node = 'iCLK_50~clkctrl'
        Info: 3: + IC(1.187 ns) + CELL(0.537 ns) = 2.795 ns; Loc. = LCFF_X25_Y13_N25; Fanout = 2; REG Node = 'adc_spi_controller:u2|d1_PENIRQ_n'
        Info: Total cell delay = 1.496 ns ( 53.52 % )
        Info: Total interconnect delay = 1.299 ns ( 46.48 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.688 ns
        Info: 1: + IC(0.000 ns) + CELL(0.969 ns) = 0.969 ns; Loc. = PIN_T25; Fanout = 2; PIN Node = 'GPIO_CLKIN_N0'
        Info: 2: + IC(2.486 ns) + CELL(0.149 ns) = 3.604 ns; Loc. = LCCOMB_X25_Y13_N24; Fanout = 1; COMB Node = 'adc_spi_controller:u2|d1_PENIRQ_n~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.688 ns; Loc. = LCFF_X25_Y13_N25; Fanout = 2; REG Node = 'adc_spi_controller:u2|d1_PENIRQ_n'
        Info: Total cell delay = 1.202 ns ( 32.59 % )
        Info: Total interconnect delay = 2.486 ns ( 67.41 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Wed Dec 15 15:05:27 2010
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


