--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -tsi
top_ml410.tsi -s 11 -n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o
top_ml410.twr top_ml410.pcf -ucf ml410.ucf

Design file:              top_ml410.ncd
Physical constraint file: top_ml410.pcf
Device,package,speed:     xc4vfx60,ff1152,-11 (PRODUCTION 1.71 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: u1_plasma_top/u0_clk/clk0_bufg_in
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP      
   "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 117 paths analyzed, 53 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.356ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_36 (SLICE_X20Y204.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_20 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_36 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.718ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_20 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y170.YQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<20>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_20
    SLICE_X20Y204.BY     net (fanout=1)        2.195   u1_plasma_top/u2_ddr/u2_ddr/data_write2<20>
    SLICE_X20Y204.CLK    Tdick                 0.279   u1_plasma_top/u2_ddr/u2_ddr/data_write2<37>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_36
    -------------------------------------------------  ---------------------------
    Total                                      2.718ns (0.523ns logic, 2.195ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_37 (SLICE_X20Y204.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_21 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_37 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.502ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_21 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y165.XQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<21>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_21
    SLICE_X20Y204.BX     net (fanout=1)        1.980   u1_plasma_top/u2_ddr/u2_ddr/data_write2<21>
    SLICE_X20Y204.CLK    Tdick                 0.278   u1_plasma_top/u2_ddr/u2_ddr/data_write2<37>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_37
    -------------------------------------------------  ---------------------------
    Total                                      2.502ns (0.522ns logic, 1.980ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_39 (SLICE_X25Y213.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_23 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_39 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.460ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_23 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y172.XQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<23>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_23
    SLICE_X25Y213.BX     net (fanout=1)        1.934   u1_plasma_top/u2_ddr/u2_ddr/data_write2<23>
    SLICE_X25Y213.CLK    Tdick                 0.282   u1_plasma_top/u2_ddr/u2_ddr/data_write2<39>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_39
    -------------------------------------------------  ---------------------------
    Total                                      2.460ns (0.526ns logic, 1.934ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_15 (SLICE_X34Y214.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_15 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.247ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.881 - 0.902)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y223.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X33Y223.F4     net (fanout=6)        0.292   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X33Y223.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X34Y214.CE     net (fanout=8)        0.522   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X34Y214.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<15>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    -------------------------------------------------  ---------------------------
    Total                                      1.247ns (0.433ns logic, 0.814ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_15 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.355ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (1.831 - 1.858)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y225.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X33Y223.F3     net (fanout=7)        0.400   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X33Y223.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X34Y214.CE     net (fanout=8)        0.522   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X34Y214.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<15>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.433ns logic, 0.922ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_15 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.420ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.881 - 0.902)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y223.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X33Y223.F1     net (fanout=5)        0.480   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X33Y223.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X34Y214.CE     net (fanout=8)        0.522   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X34Y214.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<15>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    -------------------------------------------------  ---------------------------
    Total                                      1.420ns (0.418ns logic, 1.002ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_14 (SLICE_X34Y214.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_14 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.247ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.881 - 0.902)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y223.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X33Y223.F4     net (fanout=6)        0.292   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X33Y223.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X34Y214.CE     net (fanout=8)        0.522   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X34Y214.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<15>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_14
    -------------------------------------------------  ---------------------------
    Total                                      1.247ns (0.433ns logic, 0.814ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_14 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.355ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (1.831 - 1.858)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y225.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X33Y223.F3     net (fanout=7)        0.400   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X33Y223.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X34Y214.CE     net (fanout=8)        0.522   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X34Y214.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<15>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_14
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.433ns logic, 0.922ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_14 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.420ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.881 - 0.902)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y223.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X33Y223.F1     net (fanout=5)        0.480   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X33Y223.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X34Y214.CE     net (fanout=8)        0.522   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X34Y214.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<15>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_14
    -------------------------------------------------  ---------------------------
    Total                                      1.420ns (0.418ns logic, 1.002ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_11 (SLICE_X27Y209.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_11 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.369ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.937 - 0.902)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y223.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X33Y223.F4     net (fanout=6)        0.292   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X33Y223.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X27Y209.CE     net (fanout=8)        0.624   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X27Y209.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<11>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    -------------------------------------------------  ---------------------------
    Total                                      1.369ns (0.453ns logic, 0.916ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_11 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.477ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (1.887 - 1.858)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y225.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X33Y223.F3     net (fanout=7)        0.400   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X33Y223.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X27Y209.CE     net (fanout=8)        0.624   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X27Y209.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<11>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    -------------------------------------------------  ---------------------------
    Total                                      1.477ns (0.453ns logic, 1.024ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_11 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.542ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.937 - 0.902)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y223.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X33Y223.F1     net (fanout=5)        0.480   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X33Y223.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X27Y209.CE     net (fanout=8)        0.624   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X27Y209.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<11>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    -------------------------------------------------  ---------------------------
    Total                                      1.542ns (0.438ns logic, 1.104ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<3>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_3/SR
  Location pin: SLICE_X59Y238.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.631ns
  High pulse: 6.315ns
  High pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<3>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_3/SR
  Location pin: SLICE_X59Y238.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2<8>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2_8/SR
  Location pin: SLICE_X47Y177.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 
TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 65657248 paths analyzed, 4884 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.960ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0 (RAMB16_X3Y19.DIA5), 761038 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_12 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.895ns (Levels of Logic = 14)
  Clock Path Skew:      -0.065ns (1.645 - 1.710)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_12 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y192.YQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_12
    SLICE_X60Y137.F4     net (fanout=9)        2.420   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<12>
    SLICE_X60Y137.X      Tilo                  0.166   N274
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<1>_SW0
    SLICE_X45Y168.F1     net (fanout=3)        1.853   N274
    SLICE_X45Y168.X      Tilo                  0.165   N1099
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>1_SW0
    SLICE_X51Y136.F2     net (fanout=2)        1.200   N1099
    SLICE_X51Y136.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>1
    SLICE_X18Y95.F4      net (fanout=50)       2.828   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
    SLICE_X18Y95.X       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1A<26>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[26].reg_bit1a.SLICEM_F
    SLICE_X35Y93.F3      net (fanout=1)        1.252   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1A<26>
    SLICE_X35Y93.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<26>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<26>1
    SLICE_X44Y128.G2     net (fanout=2)        1.337   u1_plasma_top/u1_plasma/u1_cpu/reg_source<26>
    SLICE_X44Y128.COUT   Topcyg                0.478   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X44Y129.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X44Y129.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X3Y193.BX      net (fanout=18)       2.061   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X3Y193.XMUX    Tbxx                  0.435   N806
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11_SW3_SW0
    SLICE_X11Y192.G3     net (fanout=1)        0.737   N806
    SLICE_X11Y192.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_reg<25>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>33
    SLICE_X11Y192.F3     net (fanout=1)        0.190   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>33/O
    SLICE_X11Y192.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_reg<25>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>50
    SLICE_X10Y194.G1     net (fanout=1)        0.478   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>
    SLICE_X10Y194.XMUX   Tif5x                 0.477   N477
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_F
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0
    SLICE_X36Y202.F4     net (fanout=2)        2.085   N477
    SLICE_X36Y202.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<30>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW1_SW0
    SLICE_X47Y195.G3     net (fanout=12)       1.096   N788
    SLICE_X47Y195.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/cache_ram_data_w<20>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011
    SLICE_X22Y150.G1     net (fanout=16)       2.780   u1_plasma_top/u1_plasma/N0
    SLICE_X22Y150.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/cache_ram_data_w<5>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w561
    RAMB16_X3Y19.DIA5    net (fanout=1)        0.951   u1_plasma_top/u1_plasma/cache_ram_data_w<5>
    RAMB16_X3Y19.CLKA    Trdck_DIA             0.200   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    -------------------------------------------------  ---------------------------
    Total                                     24.895ns (3.627ns logic, 21.268ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_12 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.880ns (Levels of Logic = 14)
  Clock Path Skew:      -0.065ns (1.645 - 1.710)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_12 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y192.YQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_12
    SLICE_X60Y137.F4     net (fanout=9)        2.420   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<12>
    SLICE_X60Y137.X      Tilo                  0.166   N274
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<1>_SW0
    SLICE_X45Y168.F1     net (fanout=3)        1.853   N274
    SLICE_X45Y168.X      Tilo                  0.165   N1099
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>1_SW0
    SLICE_X51Y136.F2     net (fanout=2)        1.200   N1099
    SLICE_X51Y136.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>1
    SLICE_X18Y94.F4      net (fanout=50)       2.828   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
    SLICE_X18Y94.X       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<26>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[26].reg_bit1b.SLICEM_F
    SLICE_X35Y93.F4      net (fanout=1)        1.237   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<26>
    SLICE_X35Y93.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<26>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<26>1
    SLICE_X44Y128.G2     net (fanout=2)        1.337   u1_plasma_top/u1_plasma/u1_cpu/reg_source<26>
    SLICE_X44Y128.COUT   Topcyg                0.478   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X44Y129.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X44Y129.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X3Y193.BX      net (fanout=18)       2.061   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X3Y193.XMUX    Tbxx                  0.435   N806
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11_SW3_SW0
    SLICE_X11Y192.G3     net (fanout=1)        0.737   N806
    SLICE_X11Y192.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_reg<25>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>33
    SLICE_X11Y192.F3     net (fanout=1)        0.190   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>33/O
    SLICE_X11Y192.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_reg<25>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>50
    SLICE_X10Y194.G1     net (fanout=1)        0.478   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>
    SLICE_X10Y194.XMUX   Tif5x                 0.477   N477
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_F
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0
    SLICE_X36Y202.F4     net (fanout=2)        2.085   N477
    SLICE_X36Y202.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<30>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW1_SW0
    SLICE_X47Y195.G3     net (fanout=12)       1.096   N788
    SLICE_X47Y195.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/cache_ram_data_w<20>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011
    SLICE_X22Y150.G1     net (fanout=16)       2.780   u1_plasma_top/u1_plasma/N0
    SLICE_X22Y150.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/cache_ram_data_w<5>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w561
    RAMB16_X3Y19.DIA5    net (fanout=1)        0.951   u1_plasma_top/u1_plasma/cache_ram_data_w<5>
    RAMB16_X3Y19.CLKA    Trdck_DIA             0.200   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    -------------------------------------------------  ---------------------------
    Total                                     24.880ns (3.627ns logic, 21.253ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_13 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.876ns (Levels of Logic = 13)
  Clock Path Skew:      -0.065ns (1.645 - 1.710)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_13 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y192.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_13
    SLICE_X66Y129.G1     net (fanout=9)        3.991   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<13>
    SLICE_X66Y129.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<2>1
    SLICE_X51Y143.F2     net (fanout=8)        1.585   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
    SLICE_X51Y143.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<2>1
    SLICE_X18Y95.F3      net (fanout=52)       2.871   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<2>
    SLICE_X18Y95.X       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1A<26>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[26].reg_bit1a.SLICEM_F
    SLICE_X35Y93.F3      net (fanout=1)        1.252   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1A<26>
    SLICE_X35Y93.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<26>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<26>1
    SLICE_X44Y128.G2     net (fanout=2)        1.337   u1_plasma_top/u1_plasma/u1_cpu/reg_source<26>
    SLICE_X44Y128.COUT   Topcyg                0.478   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X44Y129.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X44Y129.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X3Y193.BX      net (fanout=18)       2.061   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X3Y193.XMUX    Tbxx                  0.435   N806
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11_SW3_SW0
    SLICE_X11Y192.G3     net (fanout=1)        0.737   N806
    SLICE_X11Y192.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_reg<25>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>33
    SLICE_X11Y192.F3     net (fanout=1)        0.190   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>33/O
    SLICE_X11Y192.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_reg<25>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>50
    SLICE_X10Y194.G1     net (fanout=1)        0.478   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>
    SLICE_X10Y194.XMUX   Tif5x                 0.477   N477
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_F
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0
    SLICE_X36Y202.F4     net (fanout=2)        2.085   N477
    SLICE_X36Y202.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<30>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW1_SW0
    SLICE_X47Y195.G3     net (fanout=12)       1.096   N788
    SLICE_X47Y195.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/cache_ram_data_w<20>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011
    SLICE_X22Y150.G1     net (fanout=16)       2.780   u1_plasma_top/u1_plasma/N0
    SLICE_X22Y150.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/cache_ram_data_w<5>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w561
    RAMB16_X3Y19.DIA5    net (fanout=1)        0.951   u1_plasma_top/u1_plasma/cache_ram_data_w<5>
    RAMB16_X3Y19.CLKA    Trdck_DIA             0.200   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    -------------------------------------------------  ---------------------------
    Total                                     24.876ns (3.462ns logic, 21.414ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_18 (SLICE_X55Y166.F3), 611 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_18 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.271ns (Levels of Logic = 7)
  Clock Path Skew:      -4.619ns (-0.107 - 4.512)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y168.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X43Y169.G1     net (fanout=3)        0.496   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X43Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<21>25
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X45Y168.G3     net (fanout=3)        0.856   N1023
    SLICE_X45Y168.Y      Tilo                  0.165   N1099
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X42Y178.G3     net (fanout=11)       0.777   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X42Y178.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/mem_source<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<0>11
    SLICE_X47Y174.G3     net (fanout=10)       0.609   u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64
    SLICE_X47Y174.Y      Tilo                  0.165   N877
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<3>1
    SLICE_X45Y178.G4     net (fanout=22)       0.865   u1_plasma_top/u1_plasma/u1_cpu/mem_source<3>
    SLICE_X45Y178.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<13>76
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<16>11
    SLICE_X55Y166.G1     net (fanout=24)       1.946   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N20
    SLICE_X55Y166.Y      Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/data_write2<18>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<18>1
    SLICE_X55Y166.F3     net (fanout=4)        0.198   u1_plasma_top/data_write<18>
    SLICE_X55Y166.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<18>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_18_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_18
    -------------------------------------------------  ---------------------------
    Total                                      7.271ns (1.524ns logic, 5.747ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_18 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.154ns (Levels of Logic = 7)
  Clock Path Skew:      -4.619ns (-0.107 - 4.512)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y168.YQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1
    SLICE_X43Y169.G3     net (fanout=3)        0.363   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1
    SLICE_X43Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<21>25
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X45Y168.G3     net (fanout=3)        0.856   N1023
    SLICE_X45Y168.Y      Tilo                  0.165   N1099
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X42Y178.G3     net (fanout=11)       0.777   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X42Y178.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/mem_source<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<0>11
    SLICE_X47Y174.G3     net (fanout=10)       0.609   u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64
    SLICE_X47Y174.Y      Tilo                  0.165   N877
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<3>1
    SLICE_X45Y178.G4     net (fanout=22)       0.865   u1_plasma_top/u1_plasma/u1_cpu/mem_source<3>
    SLICE_X45Y178.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<13>76
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<16>11
    SLICE_X55Y166.G1     net (fanout=24)       1.946   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N20
    SLICE_X55Y166.Y      Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/data_write2<18>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<18>1
    SLICE_X55Y166.F3     net (fanout=4)        0.198   u1_plasma_top/data_write<18>
    SLICE_X55Y166.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<18>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_18_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_18
    -------------------------------------------------  ---------------------------
    Total                                      7.154ns (1.540ns logic, 5.614ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_18 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.136ns (Levels of Logic = 7)
  Clock Path Skew:      -4.619ns (-0.107 - 4.512)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y168.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X43Y169.G1     net (fanout=3)        0.496   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X43Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<21>25
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X45Y168.G3     net (fanout=3)        0.856   N1023
    SLICE_X45Y168.Y      Tilo                  0.165   N1099
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X42Y178.G3     net (fanout=11)       0.777   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X42Y178.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/mem_source<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<0>11
    SLICE_X43Y174.G4     net (fanout=10)       0.333   u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64
    SLICE_X43Y174.Y      Tilo                  0.165   N375
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<1>1
    SLICE_X45Y178.G2     net (fanout=11)       1.006   u1_plasma_top/u1_plasma/u1_cpu/mem_source<1>
    SLICE_X45Y178.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<13>76
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<16>11
    SLICE_X55Y166.G1     net (fanout=24)       1.946   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N20
    SLICE_X55Y166.Y      Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/data_write2<18>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<18>1
    SLICE_X55Y166.F3     net (fanout=4)        0.198   u1_plasma_top/data_write<18>
    SLICE_X55Y166.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<18>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_18_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_18
    -------------------------------------------------  ---------------------------
    Total                                      7.136ns (1.524ns logic, 5.612ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_16 (SLICE_X54Y157.F3), 611 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_16 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.206ns (Levels of Logic = 7)
  Clock Path Skew:      -4.674ns (-0.162 - 4.512)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y168.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X43Y169.G1     net (fanout=3)        0.496   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X43Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<21>25
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X45Y168.G3     net (fanout=3)        0.856   N1023
    SLICE_X45Y168.Y      Tilo                  0.165   N1099
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X42Y178.G3     net (fanout=11)       0.777   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X42Y178.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/mem_source<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<0>11
    SLICE_X47Y174.G3     net (fanout=10)       0.609   u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64
    SLICE_X47Y174.Y      Tilo                  0.165   N877
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<3>1
    SLICE_X45Y178.G4     net (fanout=22)       0.865   u1_plasma_top/u1_plasma/u1_cpu/mem_source<3>
    SLICE_X45Y178.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<13>76
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<16>11
    SLICE_X54Y157.G4     net (fanout=24)       1.910   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N20
    SLICE_X54Y157.Y      Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/data_write2<16>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<16>1
    SLICE_X54Y157.F3     net (fanout=4)        0.186   u1_plasma_top/data_write<16>
    SLICE_X54Y157.CLK    Tfck                  0.224   u1_plasma_top/u2_ddr/u2_ddr/data_write2<16>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_16_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_16
    -------------------------------------------------  ---------------------------
    Total                                      7.206ns (1.507ns logic, 5.699ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_16 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.089ns (Levels of Logic = 7)
  Clock Path Skew:      -4.674ns (-0.162 - 4.512)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y168.YQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1
    SLICE_X43Y169.G3     net (fanout=3)        0.363   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1
    SLICE_X43Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<21>25
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X45Y168.G3     net (fanout=3)        0.856   N1023
    SLICE_X45Y168.Y      Tilo                  0.165   N1099
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X42Y178.G3     net (fanout=11)       0.777   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X42Y178.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/mem_source<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<0>11
    SLICE_X47Y174.G3     net (fanout=10)       0.609   u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64
    SLICE_X47Y174.Y      Tilo                  0.165   N877
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<3>1
    SLICE_X45Y178.G4     net (fanout=22)       0.865   u1_plasma_top/u1_plasma/u1_cpu/mem_source<3>
    SLICE_X45Y178.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<13>76
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<16>11
    SLICE_X54Y157.G4     net (fanout=24)       1.910   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N20
    SLICE_X54Y157.Y      Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/data_write2<16>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<16>1
    SLICE_X54Y157.F3     net (fanout=4)        0.186   u1_plasma_top/data_write<16>
    SLICE_X54Y157.CLK    Tfck                  0.224   u1_plasma_top/u2_ddr/u2_ddr/data_write2<16>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_16_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_16
    -------------------------------------------------  ---------------------------
    Total                                      7.089ns (1.523ns logic, 5.566ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_16 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.071ns (Levels of Logic = 7)
  Clock Path Skew:      -4.674ns (-0.162 - 4.512)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y168.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X43Y169.G1     net (fanout=3)        0.496   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X43Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<21>25
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X45Y168.G3     net (fanout=3)        0.856   N1023
    SLICE_X45Y168.Y      Tilo                  0.165   N1099
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X42Y178.G3     net (fanout=11)       0.777   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X42Y178.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/mem_source<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<0>11
    SLICE_X43Y174.G4     net (fanout=10)       0.333   u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64
    SLICE_X43Y174.Y      Tilo                  0.165   N375
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<1>1
    SLICE_X45Y178.G2     net (fanout=11)       1.006   u1_plasma_top/u1_plasma/u1_cpu/mem_source<1>
    SLICE_X45Y178.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<13>76
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<16>11
    SLICE_X54Y157.G4     net (fanout=24)       1.910   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N20
    SLICE_X54Y157.Y      Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/data_write2<16>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<16>1
    SLICE_X54Y157.F3     net (fanout=4)        0.186   u1_plasma_top/data_write<16>
    SLICE_X54Y157.CLK    Tfck                  0.224   u1_plasma_top/u2_ddr/u2_ddr/data_write2<16>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_16_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_16
    -------------------------------------------------  ---------------------------
    Total                                      7.071ns (1.507ns logic, 5.564ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_13 (SLICE_X44Y192.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_13 (FF)
  Destination:          u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_13 to u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y193.YQ     Tcko                  0.283   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_13
    SLICE_X44Y192.F4     net (fanout=1)        0.262   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<13>
    SLICE_X44Y192.CLK    Tckf        (-Th)     0.120   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_opcode_reg_mux0000201
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.163ns logic, 0.262ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/counter_reg_37 (SLICE_X95Y216.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/counter_reg_37 (FF)
  Destination:          u1_plasma_top/u1_plasma/counter_reg_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/counter_reg_37 to u1_plasma_top/u1_plasma/counter_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y216.XQ     Tcko                  0.268   u1_plasma_top/u1_plasma/counter_reg<37>
                                                       u1_plasma_top/u1_plasma/counter_reg_37
    SLICE_X95Y216.F4     net (fanout=4)        0.268   u1_plasma_top/u1_plasma/counter_reg<37>
    SLICE_X95Y216.CLK    Tckf        (-Th)     0.104   u1_plasma_top/u1_plasma/counter_reg<37>
                                                       u1_plasma_top/u1_plasma/Mxor_counter_reg_xor0002_Result1
                                                       u1_plasma_top/u1_plasma/counter_reg_37
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.164ns logic, 0.268ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u3_uart/data_write_reg_2 (SLICE_X81Y208.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u3_uart/data_write_reg_3 (FF)
  Destination:          u1_plasma_top/u1_plasma/u3_uart/data_write_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u3_uart/data_write_reg_3 to u1_plasma_top/u1_plasma/u3_uart/data_write_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y208.XQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u3_uart/data_write_reg<3>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_write_reg_3
    SLICE_X81Y208.G4     net (fanout=1)        0.271   u1_plasma_top/u1_plasma/u3_uart/data_write_reg<3>
    SLICE_X81Y208.CLK    Tckg        (-Th)     0.106   u1_plasma_top/u1_plasma/u3_uart/data_write_reg<3>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_write_reg_mux0000<2>1
                                                       u1_plasma_top/u1_plasma/u3_uart/data_write_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.162ns logic, 0.271ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Location pin: RAMB16_X5Y19.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA
  Location pin: RAMB16_X3Y24.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA
  Location pin: RAMB16_X5Y21.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_board_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_board_clk                   |     10.000ns|      6.666ns|      9.880ns|            0|            0|            0|     65657365|
| TS_u1_plasma_top_u0_clk_clk_2x|     12.632ns|      6.356ns|     12.480ns|            0|            0|          117|     65657248|
| _bufg_in                      |             |             |             |             |             |             |             |
|  TS_clk                       |     25.263ns|     24.960ns|          N/A|            0|            0|     65657248|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin    |    6.342|         |    5.646|    3.022|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 65657365 paths, 0 nets, and 15576 connections

Design statistics:
   Minimum period:  24.960ns{1}   (Maximum frequency:  40.064MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 16 09:43:37 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 626 MB



