<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Atmel: mcu.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.1-p1 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="classes.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>mcu.h</h1><a href="a00023.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*H**************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment">* NAME:         mcu.h</span>
<a name="l00003"></a>00003 <span class="comment">*----------------------------------------------------------------------------</span>
<a name="l00004"></a>00004 <span class="comment">* Copyright (c) 2006 Atmel.</span>
<a name="l00005"></a>00005 <span class="comment">*----------------------------------------------------------------------------</span>
<a name="l00006"></a>00006 <span class="comment">* RELEASE:      at90usb128-demo-cdc-1_0_3</span>
<a name="l00007"></a>00007 <span class="comment">* REVISION:     1.6.6.9.2.21</span>
<a name="l00008"></a>00008 <span class="comment">*----------------------------------------------------------------------------</span>
<a name="l00009"></a>00009 <span class="comment">* PURPOSE:</span>
<a name="l00010"></a>00010 <span class="comment">* SFR Description file for AtmegaUSB.</span>
<a name="l00011"></a>00011 <span class="comment">*****************************************************************************/</span>
<a name="l00012"></a>00012 <span class="preprocessor">#ifndef MCU_H</span>
<a name="l00013"></a>00013 <span class="preprocessor"></span><span class="preprocessor">#define MCU_H</span>
<a name="l00014"></a>00014 <span class="preprocessor"></span>
<a name="l00015"></a>00015 <span class="comment">/*==========================*/</span>
<a name="l00016"></a>00016 <span class="comment">/* Predefined SFR Addresses */</span>
<a name="l00017"></a>00017 <span class="comment">/*==========================*/</span>
<a name="l00018"></a>00018 
<a name="l00019"></a>00019 <span class="comment">/******************************************************************************/</span>
<a name="l00020"></a>00020 <span class="preprocessor">#if defined(__ICCAVR__) || defined(__IAR_SYSTEMS_ASM__)</span>
<a name="l00021"></a>00021 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l00022"></a>00022 SFR_B(PINA,   0x00) <span class="comment">/* Input Pins, Port A */</span>
<a name="l00023"></a>00023 SFR_B(DDRA,   0x01) <span class="comment">/* Data Direction Register, Port A */</span>
<a name="l00024"></a>00024 SFR_B(PORTA,  0x02) <span class="comment">/* Data Register, Port A */</span>
<a name="l00025"></a>00025 
<a name="l00026"></a>00026 SFR_B(PINB,   0x03) <span class="comment">/* Input Pins, Port B */</span>
<a name="l00027"></a>00027 SFR_B(DDRB,   0x04) <span class="comment">/* Data Direction Register, Port B */</span>
<a name="l00028"></a>00028 SFR_B(PORTB,  0x05) <span class="comment">/* Data Register, Port B */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 SFR_B(PINC,   0x06) <span class="comment">/* Input Pins, Port C */</span>
<a name="l00031"></a>00031 SFR_B(DDRC,   0x07) <span class="comment">/* Data Direction Register, Port C */</span>
<a name="l00032"></a>00032 SFR_B(PORTC,  0x08) <span class="comment">/* Data Register, Port C */</span>
<a name="l00033"></a>00033 
<a name="l00034"></a>00034 SFR_B(PIND,   0x09) <span class="comment">/* Input Pins, Port D */</span>
<a name="l00035"></a>00035 SFR_B(DDRD,   0x0A) <span class="comment">/* Data Direction Register, Port D */</span>
<a name="l00036"></a>00036 SFR_B(PORTD,  0x0B) <span class="comment">/* Data Register, Port D */</span>
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 SFR_B(PINE,   0x0C) <span class="comment">/* Input Pins, Port E */</span>
<a name="l00039"></a>00039 SFR_B(DDRE,   0x0D) <span class="comment">/* Data Direction Register, Port E */</span>
<a name="l00040"></a>00040 SFR_B(PORTE,  0x0E) <span class="comment">/* Data Register, Port E */</span>
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 SFR_B(PINF,   0x0F) <span class="comment">/* Input Pins, Port F */</span>
<a name="l00043"></a>00043 SFR_B(DDRF,   0x10) <span class="comment">/* Data Direction Register, Port F */</span>
<a name="l00044"></a>00044 SFR_B(PORTF,  0x11) <span class="comment">/* Data Register, Port F */</span>
<a name="l00045"></a>00045 
<a name="l00046"></a>00046 SFR_B(PING,   0x12) <span class="comment">/* Input Pins, Port G */</span>
<a name="l00047"></a>00047 SFR_B(DDRG,   0x13) <span class="comment">/* Data Direction Register, Port G */</span>
<a name="l00048"></a>00048 SFR_B(PORTG,  0x14) <span class="comment">/* Data Register, Port G */</span>
<a name="l00049"></a>00049 
<a name="l00050"></a>00050 SFR_B(TIFR0,   0x15) <span class="comment">/* Timer/Counter Interrupt Flag register 0*/</span>
<a name="l00051"></a>00051 SFR_B(TIFR1,   0x16) <span class="comment">/* Timer/Counter Interrupt Flag register 1*/</span>
<a name="l00052"></a>00052 SFR_B(TIFR2,   0x17) <span class="comment">/* Timer/Counter Interrupt Flag register 2*/</span>
<a name="l00053"></a>00053 SFR_B(TIFR3,   0x18) <span class="comment">/* Timer/Counter Interrupt Flag register 3*/</span>
<a name="l00054"></a>00054 
<a name="l00055"></a>00055 SFR_B(EIFR,   0x1C)     <span class="comment">/* External Interrupt Flag Register */</span>
<a name="l00056"></a>00056 SFR_B(EIMSK,  0x1D)     <span class="comment">/* External Interrupt Mask Register */</span>
<a name="l00057"></a>00057 
<a name="l00058"></a>00058 SFR_B(GPIOR0,  0x1E)     <span class="comment">/* General Purpose Register 0 */</span>
<a name="l00059"></a>00059 
<a name="l00060"></a>00060 SFR_B(EECR,   0x1F)     <span class="comment">/* EEPROM Control Register */</span>
<a name="l00061"></a>00061 SFR_B(EEDR,   0x20)     <span class="comment">/* EEPROM Data Register */</span>
<a name="l00062"></a>00062 SFR_W(EEAR,   0x21)     <span class="comment">/* EEPROM Address Register */</span>
<a name="l00063"></a>00063 
<a name="l00064"></a>00064 SFR_B(GTCCR,  0x23)     <span class="comment">/* General Purpose Register */</span>
<a name="l00065"></a>00065 
<a name="l00066"></a>00066 SFR_B(TCCR0A,  0x24)     <span class="comment">/* Timer/Counter 0 Control Register */</span>
<a name="l00067"></a>00067 SFR_B(TCNT0,   0x26)     <span class="comment">/* Timer/Counter 0 */</span>
<a name="l00068"></a>00068 SFR_B(OCR0A,   0x27)     <span class="comment">/* Timer/Counter 0 Output Compare Register */</span>
<a name="l00069"></a>00069 
<a name="l00070"></a>00070 SFR_B(TCCR0B,  0x25)     <span class="comment">/* Timer/Counter 0 Control Register B*/</span>
<a name="l00071"></a>00071 
<a name="l00072"></a>00072 
<a name="l00073"></a>00073 SFR_B(GPIOR1,  0x2A)     <span class="comment">/* General Purpose Register 1 */</span>
<a name="l00074"></a>00074 SFR_B(GPIOR2,  0x2B)     <span class="comment">/* General Purpose Register 2 */</span>
<a name="l00075"></a>00075 
<a name="l00076"></a>00076 SFR_B(SPCR,   0x2C)     <span class="comment">/* SPI Control Register */</span>
<a name="l00077"></a>00077 SFR_B(SPSR,   0x2D)     <span class="comment">/* SPI Status Register */</span>
<a name="l00078"></a>00078 SFR_B(SPDR,   0x2E)     <span class="comment">/* SPI I/O Data Register */</span>
<a name="l00079"></a>00079 
<a name="l00080"></a>00080 SFR_B(ACSR,   0x30)     <span class="comment">/* Analog Comparator Control and Status Register */</span>
<a name="l00081"></a>00081 
<a name="l00082"></a>00082 SFR_B(OCDR,   0x31)     <span class="comment">/* On-Chip Debug Register */</span>
<a name="l00083"></a>00083 
<a name="l00084"></a>00084 SFR_B(SMCR,   0x33)    <span class="comment">/* Sleep Mode Control Register */</span>
<a name="l00085"></a>00085 SFR_B(MCUSR,  0x34)    <span class="comment">/* MCU Status Register */</span>
<a name="l00086"></a>00086 SFR_B(MCUCR,  0x35)    <span class="comment">/* MCU Control Register */</span>
<a name="l00087"></a>00087 
<a name="l00088"></a>00088 SFR_B(SPMCSR, 0x37)     <span class="comment">/* Store Program Memory Control and Status Register */</span>
<a name="l00089"></a>00089 
<a name="l00090"></a>00090 SFR_B(RAMPZ,  0x3B)     <span class="comment">/* RAM Page Z Select Register */</span>
<a name="l00091"></a>00091 
<a name="l00092"></a>00092 SFR_W(SP,     0x3D)     <span class="comment">/* Stack Pointer */</span>
<a name="l00093"></a>00093 SFR_B(SREG,   0x3F)     <span class="comment">/* Status Register */</span>
<a name="l00094"></a>00094 
<a name="l00095"></a>00095 SFR_B(PLLCSR,    0x29); <span class="comment">/* PLL Control and Status Register*/</span>
<a name="l00096"></a>00096 
<a name="l00097"></a>00097 SFR_B_EXT(WDTCR,  0x60)     <span class="comment">/* Watchdog Timer Control Register for compatibility*/</span>
<a name="l00098"></a>00098 SFR_B_EXT(WDTCSR,  0x60)    <span class="comment">/* Watchdog Timer Control Register */</span>
<a name="l00099"></a>00099 SFR_B_EXT(CLKPR,  0x61)     <span class="comment">/* Clock Prescale Register */</span>
<a name="l00100"></a>00100 SFR_B_EXT(OSCCAL, 0x66)     <span class="comment">/* Oscillator Calibration Register */</span>
<a name="l00101"></a>00101 
<a name="l00102"></a>00102 SFR_B_EXT(EICRA,  0x69)     <span class="comment">/* External Interrupt Control Register A */</span>
<a name="l00103"></a>00103 SFR_B_EXT(EICRB,  0x6A)     <span class="comment">/* External Interrupt Control Register B */</span>
<a name="l00104"></a>00104 
<a name="l00105"></a>00105 SFR_B_EXT(TIMSK0,  0x6E)     <span class="comment">/* Timer/Counter 0 Interrupt Mask Register */</span>
<a name="l00106"></a>00106 SFR_B_EXT(TIMSK1,  0x6F)     <span class="comment">/* Timer/Counter 1 Interrupt Mask Register */</span>
<a name="l00107"></a>00107 SFR_B_EXT(TIMSK2,  0x70)     <span class="comment">/* Timer/Counter 2 Interrupt Mask Register */</span>
<a name="l00108"></a>00108 SFR_B_EXT(TIMSK3,  0x71)     <span class="comment">/* Timer/Counter 3 Interrupt Mask Register */</span>
<a name="l00109"></a>00109 
<a name="l00110"></a>00110 SFR_B_EXT(XMCRA,  0x74)     <span class="comment">/* External Memory Control Register A */</span>
<a name="l00111"></a>00111 SFR_B_EXT(XMCRB,  0x75)     <span class="comment">/* External Memory Control Register B */</span>
<a name="l00112"></a>00112 
<a name="l00113"></a>00113 SFR_W_EXT(ADC,    0x78)     <span class="comment">/* ADC Data register */</span>
<a name="l00114"></a>00114 SFR_B_EXT(ADCSRA, 0x7A)     <span class="comment">/* ADC Control and Status Register A */</span>
<a name="l00115"></a>00115 SFR_B_EXT(ADCSRB, 0x7B)     <span class="comment">/* ADC Control and Status Register B */</span>
<a name="l00116"></a>00116 SFR_B_EXT(ADMUX,  0x7C)     <span class="comment">/* ADC Multiplexer Selection Register */</span>
<a name="l00117"></a>00117 
<a name="l00118"></a>00118 SFR_B_EXT(DIDR0,  0x7E)     <span class="comment">/* Digital Input Disable Register 0 */</span>
<a name="l00119"></a>00119 SFR_B_EXT(DIDR1,  0x7F)     <span class="comment">/* Digital Input Disable Register 1 */</span>
<a name="l00120"></a>00120 
<a name="l00121"></a>00121 SFR_B_EXT(TCCR1A, 0x80)     <span class="comment">/* Timer/Counter 1 Control Register A */</span>
<a name="l00122"></a>00122 SFR_B_EXT(TCCR1B, 0x81)     <span class="comment">/* Timer/Counter 1 Control Register B */</span>
<a name="l00123"></a>00123 SFR_B_EXT(TCCR1C, 0x82)     <span class="comment">/* Timer/Counter 1 Control Register C */</span>
<a name="l00124"></a>00124 SFR_W_EXT(TCNT1,  0x84)     <span class="comment">/* Timer/Counter 1 Register */</span>
<a name="l00125"></a>00125 SFR_W_EXT(ICR1,   0x86)     <span class="comment">/* Timer/Counter 1 Input Capture Register */</span>
<a name="l00126"></a>00126 SFR_W_EXT(OCR1A,  0x88)     <span class="comment">/* Timer/Counter 1 Output Compare Register A */</span>
<a name="l00127"></a>00127 SFR_W_EXT(OCR1B,  0x8A)     <span class="comment">/* Timer/Counter 1 Output Compare Register B */</span>
<a name="l00128"></a>00128 SFR_W_EXT(OCR1C,  0x8C)     <span class="comment">/* Timer/Counter 1 Output Compare Register C */</span>
<a name="l00129"></a>00129 
<a name="l00130"></a>00130 SFR_B_EXT(TCCR3A, 0x90)     <span class="comment">/* Timer/Counter 3 Control Register A */</span>
<a name="l00131"></a>00131 SFR_B_EXT(TCCR3B, 0x91)     <span class="comment">/* Timer/Counter 3 Control Register B */</span>
<a name="l00132"></a>00132 SFR_B_EXT(TCCR3C, 0x92)     <span class="comment">/* Timer/Counter 3 Control Register C */</span>
<a name="l00133"></a>00133 SFR_W_EXT(TCNT3,  0x94)     <span class="comment">/* Timer/Counter 3 Register */</span>
<a name="l00134"></a>00134 SFR_W_EXT(ICR3,   0x96)     <span class="comment">/* Timer/Counter 3 Input Capture Register */</span>
<a name="l00135"></a>00135 SFR_W_EXT(OCR3A,  0x98)     <span class="comment">/* Timer/Counter 3 Output Compare Register A */</span>
<a name="l00136"></a>00136 SFR_W_EXT(OCR3B,  0x9A)     <span class="comment">/* Timer/Counter 3 Output Compare Register B */</span>
<a name="l00137"></a>00137 SFR_W_EXT(OCR3C,  0x9C)     <span class="comment">/* Timer/Counter 3 Output Compare Register C */</span>
<a name="l00138"></a>00138 
<a name="l00139"></a>00139 SFR_B_EXT(TCCR2A, 0xB0)     <span class="comment">/* Timer/Counter 2 Control Register A */</span>
<a name="l00140"></a>00140 SFR_B_EXT(TCCR2B, 0xB1)     <span class="comment">/* Timer/Counter 2 Control Register A */</span>
<a name="l00141"></a>00141 SFR_B_EXT(TCNT2,  0xB2)     <span class="comment">/* Timer/Counter 2 Register */</span>
<a name="l00142"></a>00142 SFR_B_EXT(OCR2A,  0xB3)     <span class="comment">/* Timer/Counter 2 Output Compare Register A */</span>
<a name="l00143"></a>00143 
<a name="l00144"></a>00144 SFR_B_EXT(ASSR,   0xB6)     <span class="comment">/* Asynchronous mode Status Register */</span>
<a name="l00145"></a>00145 
<a name="l00146"></a>00146 SFR_B_EXT(TWBR,   0xB8)     <span class="comment">/* TWI Bit Rate Register */</span>
<a name="l00147"></a>00147 SFR_B_EXT(TWSR,   0XB9)     <span class="comment">/* TWI Status Register */</span>
<a name="l00148"></a>00148 SFR_B_EXT(TWAR,   0xBA)     <span class="comment">/* TWI Address Register */</span>
<a name="l00149"></a>00149 SFR_B_EXT(TWDR,   0xBB)     <span class="comment">/* TWI Data Register */</span>
<a name="l00150"></a>00150 SFR_B_EXT(TWCR,   0xBC)     <span class="comment">/* TWI Control Register */</span>
<a name="l00151"></a>00151 
<a name="l00152"></a>00152 
<a name="l00153"></a>00153 SFR_B_EXT(UCSR1A, 0xC8)     <span class="comment">/* USART1 Control and Status Register A */</span>
<a name="l00154"></a>00154 SFR_B_EXT(UCSR1B, 0xC9)     <span class="comment">/* USART1 Control and Status Register B */</span>
<a name="l00155"></a>00155 SFR_B_EXT(UCSR1C, 0xCA)     <span class="comment">/* USART1 Control and Status Register C */</span>
<a name="l00156"></a>00156 SFR_W_EXT(UBRR1,  0xCC)     <span class="comment">/* USART1 Baud Rate Register Low */</span>
<a name="l00157"></a>00157 <span class="comment">//SFR_B_EXT(UBRR1L, 0xCC)</span>
<a name="l00158"></a>00158 <span class="comment">//SFR_B_EXT(UBRR1H, 0xCD)</span>
<a name="l00159"></a>00159 SFR_B_EXT(UDR1,   0xCE)     <span class="comment">/* USART1 I/O Data Register */</span>
<a name="l00160"></a>00160 
<a name="l00161"></a>00161 SFR_B_EXT(PCICR, 0x68)      <span class="comment">/* Pin Change interrupt enable */</span>
<a name="l00162"></a>00162 SFR_B_EXT(PCIFR, 0x3B)      <span class="comment">/* Pin Change interrupt flag*/</span>
<a name="l00163"></a>00163 SFR_B_EXT(PCMSK0, 0x6B)     <span class="comment">/* Pin Change interrupt mask */</span>
<a name="l00164"></a>00164 
<a name="l00165"></a>00165 
<a name="l00166"></a>00166 
<a name="l00167"></a>00167 <span class="comment">// USB CONTROLLER</span>
<a name="l00168"></a>00168 <span class="comment">//USB Hardware configuration</span>
<a name="l00169"></a>00169 SFR_B_EXT(UHWCON,    0xD7);
<a name="l00170"></a>00170 
<a name="l00171"></a>00171 <span class="comment">// USB General</span>
<a name="l00172"></a>00172 <span class="comment">// Page 1</span>
<a name="l00173"></a>00173 SFR_B_EXT(USBCON,    0xD8);
<a name="l00174"></a>00174 SFR_B_EXT(USBSTA,    0xD9);
<a name="l00175"></a>00175 SFR_B_EXT(USBINT,    0xDA);
<a name="l00176"></a>00176 SFR_B_EXT(UDPADDH,   0xDC);
<a name="l00177"></a>00177 SFR_B_EXT(UDPADDL,   0xDB);
<a name="l00178"></a>00178 SFR_B_EXT(OTGCON,    0xDD);
<a name="l00179"></a>00179 SFR_B_EXT(OTGTCON,   0xF9);
<a name="l00180"></a>00180 SFR_B_EXT(OTGIEN,    0xDE);
<a name="l00181"></a>00181 SFR_B_EXT(OTGINT,    0xDF);
<a name="l00182"></a>00182 
<a name="l00183"></a>00183 <span class="comment">// USB Device</span>
<a name="l00184"></a>00184 <span class="comment">// Page 1</span>
<a name="l00185"></a>00185 SFR_B_EXT(UDCON,     0xE0);
<a name="l00186"></a>00186 SFR_B_EXT(UDINT,     0xE1);
<a name="l00187"></a>00187 SFR_B_EXT(UDIEN,     0xE2);
<a name="l00188"></a>00188 SFR_B_EXT(UDADDR,    0xE3);
<a name="l00189"></a>00189 SFR_B_EXT(UDFNUMH,   0xE5);
<a name="l00190"></a>00190 SFR_B_EXT(UDFNUML,   0xE4);
<a name="l00191"></a>00191 SFR_B_EXT(UDMFN,     0xE6);
<a name="l00192"></a>00192 SFR_B_EXT(UDTST,     0xE7);
<a name="l00193"></a>00193 
<a name="l00194"></a>00194 <span class="comment">// USB Endpoint</span>
<a name="l00195"></a>00195 <span class="comment">// Page 1</span>
<a name="l00196"></a>00196 SFR_B_EXT(UENUM,     0xE9);
<a name="l00197"></a>00197 SFR_B_EXT(UERST,     0xEA);
<a name="l00198"></a>00198 SFR_B_EXT(UECONX,    0xEB);
<a name="l00199"></a>00199 SFR_B_EXT(UECFG0X,   0xEC);
<a name="l00200"></a>00200 SFR_B_EXT(UECFG1X,   0xED);
<a name="l00201"></a>00201 SFR_B_EXT(UESTA0X,   0xEE);
<a name="l00202"></a>00202 SFR_B_EXT(UESTA1X,   0xEF);
<a name="l00203"></a>00203 SFR_B_EXT(UEINTX,    0xE8);
<a name="l00204"></a>00204 SFR_B_EXT(UEIENX,    0xF0);
<a name="l00205"></a>00205 SFR_B_EXT(UEDATX,    0xF1);
<a name="l00206"></a>00206 SFR_B_EXT(UEBCHX,    0xF3);
<a name="l00207"></a>00207 SFR_B_EXT(UEBCLX,    0xF2);
<a name="l00208"></a>00208 SFR_B_EXT(UEINT,     0xF4);
<a name="l00209"></a>00209 
<a name="l00210"></a>00210 <span class="comment">// USB Host</span>
<a name="l00211"></a>00211 <span class="comment">// Page 1</span>
<a name="l00212"></a>00212 SFR_B_EXT(UHCON,     0x9E);
<a name="l00213"></a>00213 SFR_B_EXT(UHINT,     0x9F);
<a name="l00214"></a>00214 SFR_B_EXT(UHIEN,     0xA0);
<a name="l00215"></a>00215 SFR_B_EXT(UHADDR,    0xA1);
<a name="l00216"></a>00216 SFR_B_EXT(UHFNUMH,   0xA3);
<a name="l00217"></a>00217 SFR_B_EXT(UHFNUML,   0xA2);
<a name="l00218"></a>00218 SFR_B_EXT(UHFLEN,    0xA4);
<a name="l00219"></a>00219 
<a name="l00220"></a>00220 <span class="comment">// USB Pipe</span>
<a name="l00221"></a>00221 <span class="comment">// Page 1</span>
<a name="l00222"></a>00222 SFR_B_EXT(UPNUM,     0xA7);
<a name="l00223"></a>00223 SFR_B_EXT(UPRST,     0xA8);
<a name="l00224"></a>00224 SFR_B_EXT(UPCONX,    0xA9);
<a name="l00225"></a>00225 SFR_B_EXT(UPCFG0X,   0xAA);
<a name="l00226"></a>00226 SFR_B_EXT(UPCFG1X,   0xAB);
<a name="l00227"></a>00227 SFR_B_EXT(UPCFG2X,   0xAD);
<a name="l00228"></a>00228 SFR_B_EXT(UPSTAX,    0xAC);
<a name="l00229"></a>00229 SFR_B_EXT(UPINRQX,   0xA5);
<a name="l00230"></a>00230 SFR_B_EXT(UPERRX,    0xF5);
<a name="l00231"></a>00231 SFR_B_EXT(UPINTX,    0xA6);
<a name="l00232"></a>00232 SFR_B_EXT(UPIENX,    0xAE);
<a name="l00233"></a>00233 SFR_B_EXT(UPDATX,    0xAF);
<a name="l00234"></a>00234 SFR_B_EXT(UPBCHX,    0xF7);
<a name="l00235"></a>00235 SFR_B_EXT(UPBCLX,    0xF6);
<a name="l00236"></a>00236 SFR_B_EXT(UPINT,     0xF8);
<a name="l00237"></a>00237 
<a name="l00238"></a>00238 
<a name="l00239"></a>00239 
<a name="l00240"></a>00240 <span class="comment">/*==============================*/</span>
<a name="l00241"></a>00241 <span class="comment">/* Interrupt Vector Definitions */</span>
<a name="l00242"></a>00242 <span class="comment">/*==============================*/</span>
<a name="l00243"></a>00243 <span class="comment">/* NB! vectors are specified as byte addresses */</span>
<a name="l00244"></a>00244 <span class="preprocessor">#define    RESET_vect                  (0x00)</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="preprocessor">#define    INT0_vect                   (0x04)</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">#define    INT1_vect                   (0x08)</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="preprocessor">#define    INT2_vect                   (0x0C)</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">#define    INT3_vect                   (0x10)</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">#define    INT4_vect                   (0x14)</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">#define    INT5_vect                   (0x18)</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span><span class="preprocessor">#define    INT6_vect                   (0x1C)</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#define    INT7_vect                   (0x20)</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#define    PCINT0_vect                 (0x24)</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#define    USB_GENERAL_vect            (0x28)</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">#define    USB_ENDPOINT_PIPE_vect      (0x2C)</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="preprocessor">#define    WDT_vect                    (0x30)</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER2_COMPA_vect           (0x34)</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER2_COMPB_vect           (0x38)</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER2_OVF_vect             (0x3C)</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER1_CAPT_vect            (0x40)</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER1_COMPA_vect           (0x44)</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER1_COMPB_vect           (0x48)</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER1_COMPC_vect           (0x4C)</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER1_OVF_vect             (0x50)</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER0_COMPA_vect           (0x54)</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER0_COMPB_vect           (0x58)</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER0_OVF_vect             (0x5C)</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="preprocessor">#define    SPI_STC_vect                (0x60)</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span><span class="preprocessor">#define    USART1_RXC_vect             (0x64)</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span><span class="preprocessor">#define    USART1_UDRE_vect            (0x68)</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span><span class="preprocessor">#define    USART1_TXC_vect             (0x6C)</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="preprocessor">#define    ANA_COMP_vect               (0x70)</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="preprocessor">#define    ADC_vect                    (0x74)</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#define    EE_RDY_vect                 (0x78)</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER3_CAPT_vect            (0x7C)</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER3_COMPA_vect           (0x80)</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER3_COMPB_vect           (0x84)</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER3_COMPC_vect           (0x88)</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER3_OVF_vect             (0x8C)</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="preprocessor">#define    TWI_vect                    (0x90)</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="preprocessor">#define    SPM_RDY_vect                (0x94)</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span>
<a name="l00283"></a>00283 <span class="preprocessor">#endif </span><span class="comment">/* _IAR_ */</span>
<a name="l00284"></a>00284 <span class="comment">/******************************************************************************/</span>
<a name="l00285"></a>00285 <span class="preprocessor">#ifdef __CODEVISIONAVR__</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l00287"></a>00287 <span class="preprocessor">#define PINA    (*(volatile unsigned char *)0x20)  </span><span class="comment">/* Input Pins, Port A */</span>
<a name="l00288"></a>00288 <span class="preprocessor">#define DDRA    (*(volatile unsigned char *)0x21) </span><span class="comment">/* Data Direction Register, Port A */</span>
<a name="l00289"></a>00289 <span class="preprocessor">#define PORTA   (*(volatile unsigned char *)0x22) </span><span class="comment">/* Data Register, Port A */</span>
<a name="l00290"></a>00290 
<a name="l00291"></a>00291 <span class="preprocessor">#define PINB    (*(volatile unsigned char *)0x23) </span><span class="comment">/* Input Pins, Port B */</span>
<a name="l00292"></a>00292 <span class="preprocessor">#define DDRB    (*(volatile unsigned char *)0x24) </span><span class="comment">/* Data Direction Register, Port B */</span>
<a name="l00293"></a>00293 <span class="preprocessor">#define PORTB   (*(volatile unsigned char *)0x25) </span><span class="comment">/* Data Register, Port B */</span>
<a name="l00294"></a>00294 
<a name="l00295"></a>00295 <span class="preprocessor">#define PINC    (*(volatile unsigned char *)0x26) </span><span class="comment">/* Input Pins, Port C */</span>
<a name="l00296"></a>00296 <span class="preprocessor">#define DDRC    (*(volatile unsigned char *)0x27) </span><span class="comment">/* Data Direction Register, Port C */</span>
<a name="l00297"></a>00297 <span class="preprocessor">#define PORTC   (*(volatile unsigned char *)0x28) </span><span class="comment">/* Data Register, Port C */</span>
<a name="l00298"></a>00298 
<a name="l00299"></a>00299 <span class="preprocessor">#define PIND    (*(volatile unsigned char *)0x29) </span><span class="comment">/* Input Pins, Port D */</span>
<a name="l00300"></a>00300 <span class="preprocessor">#define DDRD    (*(volatile unsigned char *)0x2A) </span><span class="comment">/* Data Direction Register, Port D */</span>
<a name="l00301"></a>00301 <span class="preprocessor">#define PORTD   (*(volatile unsigned char *)0x2B) </span><span class="comment">/* Data Register, Port D */</span>
<a name="l00302"></a>00302 
<a name="l00303"></a>00303 <span class="preprocessor">#define PINE    (*(volatile unsigned char *)0x2C) </span><span class="comment">/* Input Pins, Port E */</span>
<a name="l00304"></a>00304 <span class="preprocessor">#define DDRE    (*(volatile unsigned char *)0x2D) </span><span class="comment">/* Data Direction Register, Port E */</span>
<a name="l00305"></a>00305 <span class="preprocessor">#define PORTE   (*(volatile unsigned char *)0x2E) </span><span class="comment">/* Data Register, Port E */</span>
<a name="l00306"></a>00306 
<a name="l00307"></a>00307 <span class="preprocessor">#define PINF    (*(volatile unsigned char *)0x2F) </span><span class="comment">/* Input Pins, Port F */</span>
<a name="l00308"></a>00308 <span class="preprocessor">#define DDRF    (*(volatile unsigned char *)0x30) </span><span class="comment">/* Data Direction Register, Port F */</span>
<a name="l00309"></a>00309 <span class="preprocessor">#define PORTF   (*(volatile unsigned char *)0x31) </span><span class="comment">/* Data Register, Port F */</span>
<a name="l00310"></a>00310 
<a name="l00311"></a>00311 <span class="preprocessor">#define PING    (*(volatile unsigned char *)0x32) </span><span class="comment">/* Input Pins, Port G */</span>
<a name="l00312"></a>00312 <span class="preprocessor">#define DDRG    (*(volatile unsigned char *)0x33) </span><span class="comment">/* Data Direction Register, Port G */</span>
<a name="l00313"></a>00313 <span class="preprocessor">#define PORTG   (*(volatile unsigned char *)0x34) </span><span class="comment">/* Data Register, Port G */</span>
<a name="l00314"></a>00314 
<a name="l00315"></a>00315 <span class="preprocessor">#define TIFR0   (*(volatile unsigned char *)0x35) </span><span class="comment">/* Timer/Counter Interrupt Flag register 0*/</span>
<a name="l00316"></a>00316 <span class="preprocessor">#define TIFR1   (*(volatile unsigned char *)0x36) </span><span class="comment">/* Timer/Counter Interrupt Flag register 1*/</span>
<a name="l00317"></a>00317 <span class="preprocessor">#define TIFR2   (*(volatile unsigned char *)0x37) </span><span class="comment">/* Timer/Counter Interrupt Flag register 2*/</span>
<a name="l00318"></a>00318 <span class="preprocessor">#define TIFR3   (*(volatile unsigned char *)0x38) </span><span class="comment">/* Timer/Counter Interrupt Flag register 3*/</span>
<a name="l00319"></a>00319 
<a name="l00320"></a>00320 <span class="preprocessor">#define EIFR    (*(volatile unsigned char *)0x3C)     </span><span class="comment">/* External Interrupt Flag Register */</span>
<a name="l00321"></a>00321 <span class="preprocessor">#define EIMSK   (*(volatile unsigned char *)0x3D)     </span><span class="comment">/* External Interrupt Mask Register */</span>
<a name="l00322"></a>00322 
<a name="l00323"></a>00323 <span class="preprocessor">#define GPIOR0  (*(volatile unsigned char *)0x3E)     </span><span class="comment">/* General Purpose Register 0 */</span>
<a name="l00324"></a>00324 
<a name="l00325"></a>00325 <span class="preprocessor">#define EECR    (*(volatile unsigned char *)0x3F)     </span><span class="comment">/* EEPROM Control Register */</span>
<a name="l00326"></a>00326 <span class="preprocessor">#define EEDR    (*(volatile unsigned char *)0x40)     </span><span class="comment">/* EEPROM Data Register */</span>
<a name="l00327"></a>00327 <span class="preprocessor">#define EEAR    (*(volatile unsigned int *)0x41)     </span><span class="comment">/* EEPROM Address Register */</span>
<a name="l00328"></a>00328 
<a name="l00329"></a>00329 <span class="preprocessor">#define GTCCR   (*(volatile unsigned char *)0x43)     </span><span class="comment">/* General Purpose Register */</span>
<a name="l00330"></a>00330 
<a name="l00331"></a>00331 <span class="preprocessor">#define TCCR0A  (*(volatile unsigned char *)0x44)     </span><span class="comment">/* Timer/Counter 0 Control Register */</span>
<a name="l00332"></a>00332 <span class="preprocessor">#define TCNT0   (*(volatile unsigned char *)0x46)     </span><span class="comment">/* Timer/Counter 0 */</span>
<a name="l00333"></a>00333 <span class="preprocessor">#define OCR0A   (*(volatile unsigned char *)0x47)     </span><span class="comment">/* Timer/Counter 0 Output Compare Register */</span>
<a name="l00334"></a>00334 
<a name="l00335"></a>00335 <span class="preprocessor">#define GPIOR1  (*(volatile unsigned char *)0x4A)     </span><span class="comment">/* General Purpose Register 1 */</span>
<a name="l00336"></a>00336 <span class="preprocessor">#define GPIOR2  (*(volatile unsigned char *)0x4B)     </span><span class="comment">/* General Purpose Register 2 */</span>
<a name="l00337"></a>00337 
<a name="l00338"></a>00338 <span class="preprocessor">#define SPCR    (*(volatile unsigned char *)0x4C)     </span><span class="comment">/* SPI Control Register */</span>
<a name="l00339"></a>00339 <span class="preprocessor">#define SPSR    (*(volatile unsigned char *)0x4D)     </span><span class="comment">/* SPI Status Register */</span>
<a name="l00340"></a>00340 <span class="preprocessor">#define SPDR    (*(volatile unsigned char *)0x4E)     </span><span class="comment">/* SPI I/O Data Register */</span>
<a name="l00341"></a>00341 
<a name="l00342"></a>00342 <span class="preprocessor">#define ACSR    (*(volatile unsigned char *)0x50)     </span><span class="comment">/* Analog Comparator Control and Status Register */</span>
<a name="l00343"></a>00343 
<a name="l00344"></a>00344 <span class="preprocessor">#define OCDR    (*(volatile unsigned char *)0x51)     </span><span class="comment">/* On-Chip Debug Register */</span>
<a name="l00345"></a>00345 
<a name="l00346"></a>00346 <span class="preprocessor">#define SMCR    (*(volatile unsigned char *)0x53)    </span><span class="comment">/* Sleep Mode Control Register */</span>
<a name="l00347"></a>00347 <span class="preprocessor">#define MCUSR   (*(volatile unsigned char *)0x53)    </span><span class="comment">/* MCU Status Register */</span>
<a name="l00348"></a>00348 <span class="preprocessor">#define MCUCR   (*(volatile unsigned char *)0x53)    </span><span class="comment">/* MCU Control Register */</span>
<a name="l00349"></a>00349 
<a name="l00350"></a>00350 <span class="preprocessor">#define SPMCSR  (*(volatile unsigned char *)0x57)     </span><span class="comment">/* Store Program Memory Control and Status Register */</span>
<a name="l00351"></a>00351 
<a name="l00352"></a>00352 <span class="preprocessor">#define RAMPZ   (*(volatile unsigned char *)0x5B)     </span><span class="comment">/* RAM Page Z Select Register */</span>
<a name="l00353"></a>00353 
<a name="l00354"></a>00354 <span class="preprocessor">#define SP      (*(volatile unsigned int *)0x5D)     </span><span class="comment">/* Stack Pointer */</span>
<a name="l00355"></a>00355 <span class="preprocessor">#define SREG    (*(volatile unsigned char *)0x5F)     </span><span class="comment">/* Status Register */</span>
<a name="l00356"></a>00356 
<a name="l00357"></a>00357 <span class="preprocessor">#define WDTCR   (*(volatile unsigned char *)0x60)     </span><span class="comment">/* Watchdog Timer Control Register */</span>
<a name="l00358"></a>00358 <span class="preprocessor">#define CLKPR   (*(volatile unsigned char *)0x61)     </span><span class="comment">/* Clock Prescale Register */</span>
<a name="l00359"></a>00359 <span class="preprocessor">#define OSCCAL  (*(volatile unsigned char *)0x66)     </span><span class="comment">/* Oscillator Calibration Register */</span>
<a name="l00360"></a>00360 
<a name="l00361"></a>00361 <span class="preprocessor">#define EICRA   (*(volatile unsigned char *)0x69)     </span><span class="comment">/* External Interrupt Control Register A */</span>
<a name="l00362"></a>00362 <span class="preprocessor">#define EICRB   (*(volatile unsigned char *)0x6A)     </span><span class="comment">/* External Interrupt Control Register B */</span>
<a name="l00363"></a>00363 
<a name="l00364"></a>00364 <span class="preprocessor">#define TIMSK0  (*(volatile unsigned char *)0x6E)     </span><span class="comment">/* Timer/Counter 0 Interrupt Mask Register */</span>
<a name="l00365"></a>00365 <span class="preprocessor">#define TIMSK1  (*(volatile unsigned char *)0x6F)     </span><span class="comment">/* Timer/Counter 1 Interrupt Mask Register */</span>
<a name="l00366"></a>00366 <span class="preprocessor">#define TIMSK2  (*(volatile unsigned char *)0x70)     </span><span class="comment">/* Timer/Counter 2 Interrupt Mask Register */</span>
<a name="l00367"></a>00367 <span class="preprocessor">#define TIMSK3  (*(volatile unsigned char *)0x71)     </span><span class="comment">/* Timer/Counter 3 Interrupt Mask Register */</span>
<a name="l00368"></a>00368 
<a name="l00369"></a>00369 <span class="preprocessor">#define XMCRA   (*(volatile unsigned char *)0x74)     </span><span class="comment">/* External Memory Control Register A */</span>
<a name="l00370"></a>00370 <span class="preprocessor">#define XMCRB   (*(volatile unsigned char *)0x75)     </span><span class="comment">/* External Memory Control Register B */</span>
<a name="l00371"></a>00371 
<a name="l00372"></a>00372 <span class="preprocessor">#define ADC     (*(volatile unsigned int *)0x78)     </span><span class="comment">/* ADC Data register */</span>
<a name="l00373"></a>00373 <span class="preprocessor">#define ADCSRA  (*(volatile unsigned char *)0x7A)     </span><span class="comment">/* ADC Control and Status Register A */</span>
<a name="l00374"></a>00374 <span class="preprocessor">#define ADCSRB  (*(volatile unsigned char *)0x7B)     </span><span class="comment">/* ADC Control and Status Register B */</span>
<a name="l00375"></a>00375 <span class="preprocessor">#define ADMUX   (*(volatile unsigned char *)0x7C)     </span><span class="comment">/* ADC Multiplexer Selection Register */</span>
<a name="l00376"></a>00376 
<a name="l00377"></a>00377 <span class="preprocessor">#define DIDR0   (*(volatile unsigned char *)0x7E)     </span><span class="comment">/* Digital Input Disable Register 0 */</span>
<a name="l00378"></a>00378 <span class="preprocessor">#define DIDR1   (*(volatile unsigned char *)0x7F)     </span><span class="comment">/* Digital Input Disable Register 1 */</span>
<a name="l00379"></a>00379 
<a name="l00380"></a>00380 <span class="preprocessor">#define TCCR1A  (*(volatile unsigned char *)0x80)     </span><span class="comment">/* Timer/Counter 1 Control Register A */</span>
<a name="l00381"></a>00381 <span class="preprocessor">#define TCCR1B  (*(volatile unsigned char *)0x81)     </span><span class="comment">/* Timer/Counter 1 Control Register B */</span>
<a name="l00382"></a>00382 <span class="preprocessor">#define TCCR1C  (*(volatile unsigned char *)0x82)     </span><span class="comment">/* Timer/Counter 1 Control Register C */</span>
<a name="l00383"></a>00383 <span class="preprocessor">#define TCNT1   (*(volatile unsigned int *)0x84)     </span><span class="comment">/* Timer/Counter 1 Register */</span>
<a name="l00384"></a>00384 <span class="preprocessor">#define ICR1    (*(volatile unsigned int *)0x86)     </span><span class="comment">/* Timer/Counter 1 Input Capture Register */</span>
<a name="l00385"></a>00385 <span class="preprocessor">#define OCR1A   (*(volatile unsigned int *)0x88)     </span><span class="comment">/* Timer/Counter 1 Output Compare Register A */</span>
<a name="l00386"></a>00386 <span class="preprocessor">#define OCR1B   (*(volatile unsigned int *)0x8A)     </span><span class="comment">/* Timer/Counter 1 Output Compare Register B */</span>
<a name="l00387"></a>00387 <span class="preprocessor">#define OCR1C   (*(volatile unsigned int *)0x8C)     </span><span class="comment">/* Timer/Counter 1 Output Compare Register C */</span>
<a name="l00388"></a>00388 
<a name="l00389"></a>00389 <span class="preprocessor">#define TCCR3A  (*(volatile unsigned char *)0x90)     </span><span class="comment">/* Timer/Counter 3 Control Register A */</span>
<a name="l00390"></a>00390 <span class="preprocessor">#define TCCR3B  (*(volatile unsigned char *)0x91)     </span><span class="comment">/* Timer/Counter 3 Control Register B */</span>
<a name="l00391"></a>00391 <span class="preprocessor">#define TCCR3C  (*(volatile unsigned char *)0x92)     </span><span class="comment">/* Timer/Counter 3 Control Register C */</span>
<a name="l00392"></a>00392 <span class="preprocessor">#define TCNT3   (*(volatile unsigned int *)0x94)     </span><span class="comment">/* Timer/Counter 3 Register */</span>
<a name="l00393"></a>00393 <span class="preprocessor">#define ICR3    (*(volatile unsigned int *)0x96)     </span><span class="comment">/* Timer/Counter 3 Input Capture Register */</span>
<a name="l00394"></a>00394 <span class="preprocessor">#define OCR3A   (*(volatile unsigned int *)0x98)     </span><span class="comment">/* Timer/Counter 3 Output Compare Register A */</span>
<a name="l00395"></a>00395 <span class="preprocessor">#define OCR3B   (*(volatile unsigned int *)0x9A)     </span><span class="comment">/* Timer/Counter 3 Output Compare Register B */</span>
<a name="l00396"></a>00396 <span class="preprocessor">#define OCR3C   (*(volatile unsigned int *)0x9C)     </span><span class="comment">/* Timer/Counter 3 Output Compare Register C */</span>
<a name="l00397"></a>00397 
<a name="l00398"></a>00398 <span class="preprocessor">#define TCCR2A  (*(volatile unsigned char *)0xB0)     </span><span class="comment">/* Timer/Counter 2 Control Register A */</span>
<a name="l00399"></a>00399 <span class="preprocessor">#define TCNT2   (*(volatile unsigned char *)0xB2)     </span><span class="comment">/* Timer/Counter 2 Register */</span>
<a name="l00400"></a>00400 <span class="preprocessor">#define OCR2A   (*(volatile unsigned char *)0xB3)     </span><span class="comment">/* Timer/Counter 2 Output Compare Register A */</span>
<a name="l00401"></a>00401 
<a name="l00402"></a>00402 <span class="preprocessor">#define ASSR   (*(volatile unsigned char *)0xB6)     </span><span class="comment">/* Asynchronous mode Status Register */</span>
<a name="l00403"></a>00403 
<a name="l00404"></a>00404 <span class="preprocessor">#define TWBR   (*(volatile unsigned char *)0xB8)     </span><span class="comment">/* TWI Bit Rate Register */</span>
<a name="l00405"></a>00405 <span class="preprocessor">#define TWSR   (*(volatile unsigned char *)0XB9)     </span><span class="comment">/* TWI Status Register */</span>
<a name="l00406"></a>00406 <span class="preprocessor">#define TWAR   (*(volatile unsigned char *)0xBA)     </span><span class="comment">/* TWI Address Register */</span>
<a name="l00407"></a>00407 <span class="preprocessor">#define TWDR   (*(volatile unsigned char *)0xBB)     </span><span class="comment">/* TWI Data Register */</span>
<a name="l00408"></a>00408 <span class="preprocessor">#define TWCR   (*(volatile unsigned char *)0xBC)     </span><span class="comment">/* TWI Control Register */</span>
<a name="l00409"></a>00409 
<a name="l00410"></a>00410 <span class="preprocessor">#define UCSR0A  (*(volatile unsigned char *)0xC0)     </span><span class="comment">/* USART0 Control and Status Register A */</span>
<a name="l00411"></a>00411 <span class="preprocessor">#define UCSR0B  (*(volatile unsigned char *)0xC1)     </span><span class="comment">/* USART0 Control and Status Register B */</span>
<a name="l00412"></a>00412 <span class="preprocessor">#define UCSR0C  (*(volatile unsigned char *)0xC2)     </span><span class="comment">/* USART0 Control and Status Register C */</span>
<a name="l00413"></a>00413 <span class="preprocessor">#define UBRR0   (*(volatile unsigned int *)0xC4)     </span><span class="comment">/* USART0 Baud Rate Register  */</span>
<a name="l00414"></a>00414 <span class="preprocessor">#define UBRR0L  (*(volatile unsigned char *)0xC4)     </span><span class="comment">/* USART0 Baud Rate Register Low */</span>
<a name="l00415"></a>00415 <span class="preprocessor">#define UBRR0H  (*(volatile unsigned char *)0xC5)     </span><span class="comment">/* USART0 Baud Rate Register High */</span>
<a name="l00416"></a>00416 <span class="preprocessor">#define UDR0    (*(volatile unsigned char *)0xC6)     </span><span class="comment">/* USART0 I/O Data Register */</span>
<a name="l00417"></a>00417 
<a name="l00418"></a>00418 <span class="preprocessor">#define UCSR1A  (*(volatile unsigned char *)0xC8)     </span><span class="comment">/* USART1 Control and Status Register A */</span>
<a name="l00419"></a>00419 <span class="preprocessor">#define UCSR1B  (*(volatile unsigned char *)0xC9)     </span><span class="comment">/* USART1 Control and Status Register B */</span>
<a name="l00420"></a>00420 <span class="preprocessor">#define UCSR1C  (*(volatile unsigned char *)0xCA)     </span><span class="comment">/* USART1 Control and Status Register C */</span>
<a name="l00421"></a>00421 <span class="preprocessor">#define UBRR1   (*(volatile unsigned int *)0xCC)     </span><span class="comment">/* USART1 Baud Rate Register  */</span>
<a name="l00422"></a>00422 <span class="preprocessor">#define UBRR1L  (*(volatile unsigned char *)0xCC)     </span><span class="comment">/* USART1 Baud Rate Register Low */</span>
<a name="l00423"></a>00423 <span class="preprocessor">#define UBRR1H  (*(volatile unsigned char *)0xCD)     </span><span class="comment">/* USART1 Baud Rate Register High */</span>
<a name="l00424"></a>00424 <span class="preprocessor">#define UDR1    (*(volatile unsigned char *)0xCE)     </span><span class="comment">/* USART1 I/O Data Register */</span>
<a name="l00425"></a>00425 
<a name="l00426"></a>00426 
<a name="l00427"></a>00427 
<a name="l00428"></a>00428 <span class="comment">/*==============================*/</span>
<a name="l00429"></a>00429 <span class="comment">/* Interrupt Vector Definitions */</span>
<a name="l00430"></a>00430 <span class="comment">/*==============================*/</span>
<a name="l00431"></a>00431 <span class="comment">/* NB! vectors are specified as byte addresses */</span>
<a name="l00432"></a>00432 <span class="preprocessor">#define    RESET_vect           1</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="preprocessor">#define    INT0_vect            2</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span><span class="preprocessor">#define    INT1_vect            3</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span><span class="preprocessor">#define    INT2_vect            4</span>
<a name="l00436"></a>00436 <span class="preprocessor"></span><span class="preprocessor">#define    INT3_vect            5</span>
<a name="l00437"></a>00437 <span class="preprocessor"></span><span class="preprocessor">#define    INT4_vect            6</span>
<a name="l00438"></a>00438 <span class="preprocessor"></span><span class="preprocessor">#define    INT5_vect            7</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="preprocessor">#define    INT6_vect            8</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#define    INT7_vect            9</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER2_COMP_vect     10</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER2_OVF_vect      11</span>
<a name="l00443"></a>00443 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER1_CAPT_vect     12</span>
<a name="l00444"></a>00444 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER1_COMPA_vect    13</span>
<a name="l00445"></a>00445 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER1_COMPB_vect    14</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER1_COMPC_vect    15</span>
<a name="l00447"></a>00447 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER1_OVF_vect      16</span>
<a name="l00448"></a>00448 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER0_COMP_vect     17</span>
<a name="l00449"></a>00449 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER0_OVF_vect      18</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="preprocessor">#define    CANIT_vect      19                </span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="preprocessor">#define    CANTOVF_vect    20       </span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="preprocessor">#define    SPI_STC_vect         21</span>
<a name="l00453"></a>00453 <span class="preprocessor"></span><span class="preprocessor">#define    USART0_RXC_vect      22</span>
<a name="l00454"></a>00454 <span class="preprocessor"></span><span class="preprocessor">#define    USART0_UDRE_vect     23</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span><span class="preprocessor">#define    USART0_TXC_vect      24</span>
<a name="l00456"></a>00456 <span class="preprocessor"></span><span class="preprocessor">#define    ANA_COMP_vect        25</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span><span class="preprocessor">#define    ADC_vect             26</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span><span class="preprocessor">#define    EE_RDY_vect          27</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER3_CAPT_vect     28</span>
<a name="l00460"></a>00460 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER3_COMPA_vect    29</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER3_COMPB_vect    30</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER3_COMPC_vect    31</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span><span class="preprocessor">#define    TIMER3_OVF_vect      32</span>
<a name="l00464"></a>00464 <span class="preprocessor"></span><span class="preprocessor">#define    USART1_RXC_vect      33</span>
<a name="l00465"></a>00465 <span class="preprocessor"></span><span class="preprocessor">#define    USART1_UDRE_vect     34</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span><span class="preprocessor">#define    USART1_TXC_vect      35</span>
<a name="l00467"></a>00467 <span class="preprocessor"></span><span class="preprocessor">#define    TWI_vect             36</span>
<a name="l00468"></a>00468 <span class="preprocessor"></span><span class="preprocessor">#define    SPM_RDY_vect         37</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span>
<a name="l00470"></a>00470 <span class="preprocessor">#endif </span><span class="comment">/* _ICC_*/</span>
<a name="l00471"></a>00471 
<a name="l00472"></a>00472 
<a name="l00473"></a>00473 
<a name="l00474"></a>00474 <span class="comment">/*==========================*/</span>
<a name="l00475"></a>00475 <span class="comment">/* Bit Position Definitions */</span>
<a name="l00476"></a>00476 <span class="comment">/*==========================*/</span>
<a name="l00477"></a>00477 <span class="comment">/* PINA : Input Pins, Port A */</span>
<a name="l00478"></a><a class="code" href="a00023.html#9885588e43cb37f4cdc9c73547ee0c4a">00478</a> <span class="preprocessor">#define    PINA7    7</span>
<a name="l00479"></a><a class="code" href="a00023.html#c22a345cc1301f4c25ec7ea8e222e4e6">00479</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINA6    6</span>
<a name="l00480"></a><a class="code" href="a00023.html#e42e076a6f5d87417c4ddce26e69b30f">00480</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINA5    5</span>
<a name="l00481"></a><a class="code" href="a00023.html#9b17895c5429421152f2846ec96cdfcb">00481</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINA4    4</span>
<a name="l00482"></a><a class="code" href="a00023.html#773cf329af9c4e29f6b482814db70d05">00482</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINA3    3</span>
<a name="l00483"></a><a class="code" href="a00023.html#b04ff6b3cb6badd798982d0821ce6ffe">00483</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINA2    2</span>
<a name="l00484"></a><a class="code" href="a00023.html#2d586ede0d18c77756e5b26088c3b239">00484</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINA1    1</span>
<a name="l00485"></a><a class="code" href="a00023.html#aecc4498a7d1e0ae8c1aef73d950c5cc">00485</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINA0    0</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span>
<a name="l00487"></a>00487 <span class="comment">/* DDRA : Data Direction Register, Port A */</span>
<a name="l00488"></a><a class="code" href="a00023.html#0b76150ec145f3ae03e09452432bcc4b">00488</a> <span class="preprocessor">#define    DDA7     7</span>
<a name="l00489"></a><a class="code" href="a00023.html#963a4286d561f04122080c2f4a3388c3">00489</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDA6     6</span>
<a name="l00490"></a><a class="code" href="a00023.html#0604b14e97502924d02fcdafa5d85eec">00490</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDA5     5</span>
<a name="l00491"></a><a class="code" href="a00023.html#e5f9a59e04fe56b077afeb96734abe23">00491</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDA4     4</span>
<a name="l00492"></a><a class="code" href="a00023.html#dd638b34084f6b0eb161685a808cf7ed">00492</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDA3     3</span>
<a name="l00493"></a><a class="code" href="a00023.html#5f5fd7bf306a50db0bcf0e76ecec9b38">00493</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDA2     2</span>
<a name="l00494"></a><a class="code" href="a00023.html#d530671f2c87935c497803432d0b96c4">00494</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDA1     1</span>
<a name="l00495"></a><a class="code" href="a00023.html#b4380070151e8d8e3efd0e1275cf8da8">00495</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDA0     0</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span>
<a name="l00497"></a>00497 <span class="comment">/* PORTA : Data Register, Port A */</span>
<a name="l00498"></a><a class="code" href="a00023.html#075f402dd74c466a8cf092602c592135">00498</a> <span class="preprocessor">#define    PORTA7   7</span>
<a name="l00499"></a><a class="code" href="a00023.html#8abd6095fd18f4c99631c64c5b2c298f">00499</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTA6   6</span>
<a name="l00500"></a><a class="code" href="a00023.html#55201c394e8591baf6f80b7dc8c94383">00500</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTA5   5</span>
<a name="l00501"></a><a class="code" href="a00023.html#d2f9557cbc741f59e433ce10f5d5e112">00501</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTA4   4</span>
<a name="l00502"></a><a class="code" href="a00023.html#bbfe69100a096b1f01cef86b370774eb">00502</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTA3   3</span>
<a name="l00503"></a><a class="code" href="a00023.html#8660e36fc0f477ce965128cf88835737">00503</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTA2   2</span>
<a name="l00504"></a><a class="code" href="a00023.html#b980ce86100eb35269020357789fab98">00504</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTA1   1</span>
<a name="l00505"></a><a class="code" href="a00023.html#3f52016658b53e76b92bf0cf9ae7250b">00505</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTA0   0</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span>
<a name="l00507"></a>00507 <span class="comment">/* PORTA : Data Register, Port A */</span>
<a name="l00508"></a><a class="code" href="a00023.html#d55f1ce2962d3a43aeed74b5459214f6">00508</a> <span class="preprocessor">#define    PA7      7</span>
<a name="l00509"></a><a class="code" href="a00023.html#daab1d0c061d12c9892583c9591a70af">00509</a> <span class="preprocessor"></span><span class="preprocessor">#define    PA6      6</span>
<a name="l00510"></a><a class="code" href="a00023.html#462d6ddba0f7cc4b93e9d5647fe0c576">00510</a> <span class="preprocessor"></span><span class="preprocessor">#define    PA5      5</span>
<a name="l00511"></a><a class="code" href="a00023.html#b79e360f456a149d39aeeb670e73ce9f">00511</a> <span class="preprocessor"></span><span class="preprocessor">#define    PA4      4</span>
<a name="l00512"></a><a class="code" href="a00023.html#f21e41e3dd2653a916a846035745c723">00512</a> <span class="preprocessor"></span><span class="preprocessor">#define    PA3      3</span>
<a name="l00513"></a><a class="code" href="a00023.html#4427ffbad8666b2606d457f960a31a63">00513</a> <span class="preprocessor"></span><span class="preprocessor">#define    PA2      2</span>
<a name="l00514"></a><a class="code" href="a00023.html#e8f7db7637a17e5e0b767cfc87a0dfb4">00514</a> <span class="preprocessor"></span><span class="preprocessor">#define    PA1      1</span>
<a name="l00515"></a><a class="code" href="a00023.html#e4f69bd92740bac44000d0cc294b9ba0">00515</a> <span class="preprocessor"></span><span class="preprocessor">#define    PA0      0</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span>
<a name="l00517"></a>00517 <span class="comment">/* PINB : Input Pins, Port B */</span>
<a name="l00518"></a><a class="code" href="a00023.html#b8af5620002ceefdcf8b0af4b4757c19">00518</a> <span class="preprocessor">#define    PINB7    7</span>
<a name="l00519"></a><a class="code" href="a00023.html#3d24dac0281b999e0f839d99c62d72a0">00519</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINB6    6</span>
<a name="l00520"></a><a class="code" href="a00023.html#e498e015ccaa09780cca29c3d2cac755">00520</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINB5    5</span>
<a name="l00521"></a><a class="code" href="a00023.html#7c94ff00401398743052baf93d54f9b6">00521</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINB4    4</span>
<a name="l00522"></a><a class="code" href="a00023.html#b39074253c9cbe0aef95202248b50766">00522</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINB3    3</span>
<a name="l00523"></a><a class="code" href="a00023.html#17f56d3a37ef9b2c66baf0208b609e40">00523</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINB2    2</span>
<a name="l00524"></a><a class="code" href="a00023.html#3b5f81e73c19ec639ace555bf648281a">00524</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINB1    1</span>
<a name="l00525"></a><a class="code" href="a00023.html#50d6cdc325ce0f3e8a7bbf2afbe2017b">00525</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINB0    0</span>
<a name="l00526"></a>00526 <span class="preprocessor"></span>
<a name="l00527"></a>00527 <span class="comment">/* DDRB : Data Direction Register, Port B */</span>
<a name="l00528"></a><a class="code" href="a00023.html#0126d255897a440e354fb74a87056bb2">00528</a> <span class="preprocessor">#define    DDB7     7</span>
<a name="l00529"></a><a class="code" href="a00023.html#25c79fb3cd3e55908bf7608493d5540c">00529</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDB6     6</span>
<a name="l00530"></a><a class="code" href="a00023.html#fcf0ee18a1f85963a76d06965a246a28">00530</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDB5     5</span>
<a name="l00531"></a><a class="code" href="a00023.html#72d9c50fffb5add08f34001c4018461c">00531</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDB4     4</span>
<a name="l00532"></a><a class="code" href="a00023.html#a0d0722f028db180a655d0862823f86f">00532</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDB3     3</span>
<a name="l00533"></a><a class="code" href="a00023.html#b3325577d603108dc73dc7be665c2f67">00533</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDB2     2</span>
<a name="l00534"></a><a class="code" href="a00023.html#3f0fe0e34dcb884c59732474e01556a4">00534</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDB1     1</span>
<a name="l00535"></a><a class="code" href="a00023.html#1460a1365ca3342c5a4bb8cdc056a184">00535</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDB0     0</span>
<a name="l00536"></a>00536 <span class="preprocessor"></span>
<a name="l00537"></a>00537 <span class="comment">/* PORTB : Data Register, Port B */</span>
<a name="l00538"></a><a class="code" href="a00023.html#b2169364d166745179c7d0f102f72bee">00538</a> <span class="preprocessor">#define    PB7      7</span>
<a name="l00539"></a><a class="code" href="a00023.html#7a6be6e252068c01d5b64112b5ebd608">00539</a> <span class="preprocessor"></span><span class="preprocessor">#define    PB6      6</span>
<a name="l00540"></a><a class="code" href="a00023.html#45330be186503e07b66aa31c263bb021">00540</a> <span class="preprocessor"></span><span class="preprocessor">#define    PB5      5</span>
<a name="l00541"></a><a class="code" href="a00023.html#b83e6008e4e414ae85649868cef48fa7">00541</a> <span class="preprocessor"></span><span class="preprocessor">#define    PB4      4</span>
<a name="l00542"></a><a class="code" href="a00023.html#9531e9d4cc06b4d72823afe3b2f632f5">00542</a> <span class="preprocessor"></span><span class="preprocessor">#define    PB3      3</span>
<a name="l00543"></a><a class="code" href="a00023.html#edce709abd1cf8bfd0e5b5db39a1b789">00543</a> <span class="preprocessor"></span><span class="preprocessor">#define    PB2      2</span>
<a name="l00544"></a><a class="code" href="a00023.html#37eb042c0715e6f809fb8677b8805f57">00544</a> <span class="preprocessor"></span><span class="preprocessor">#define    PB1      1</span>
<a name="l00545"></a><a class="code" href="a00023.html#cb0f9abbadb16a66065b04c9e43b8f41">00545</a> <span class="preprocessor"></span><span class="preprocessor">#define    PB0      0</span>
<a name="l00546"></a>00546 <span class="preprocessor"></span>
<a name="l00547"></a>00547 <span class="comment">/* PORTB : Data Register, Port B */</span>
<a name="l00548"></a><a class="code" href="a00023.html#70dba157472f9cd20ecd65700ca6d971">00548</a> <span class="preprocessor">#define    PORTB7   7</span>
<a name="l00549"></a><a class="code" href="a00023.html#801143f4d31b45ed335c97ea93c3890a">00549</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTB6   6</span>
<a name="l00550"></a><a class="code" href="a00023.html#5b0d194eba07d5a2146f13416355e51b">00550</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTB5   5</span>
<a name="l00551"></a><a class="code" href="a00023.html#7b3d08b398b954488521f9b4f684d7ed">00551</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTB4   4</span>
<a name="l00552"></a><a class="code" href="a00023.html#8bcafa8108be85c6839fd36fee560bb7">00552</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTB3   3</span>
<a name="l00553"></a><a class="code" href="a00023.html#8a57af50437a38ea5c3bcf16384b28d8">00553</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTB2   2</span>
<a name="l00554"></a><a class="code" href="a00023.html#ee1d4f5c44302bcbcfad742c4d39fec6">00554</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTB1   1</span>
<a name="l00555"></a><a class="code" href="a00023.html#5a222e0a2591a3d7cd63b60a4d55473b">00555</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTB0   0</span>
<a name="l00556"></a>00556 <span class="preprocessor"></span>
<a name="l00557"></a>00557 <span class="comment">/* PINC : Input Pins, Port C */</span>
<a name="l00558"></a><a class="code" href="a00023.html#424e7b6e84e63df7f076f6df9960c4f4">00558</a> <span class="preprocessor">#define    PINC7    7</span>
<a name="l00559"></a><a class="code" href="a00023.html#984285432fdd0938966cf58f4c5ce5fa">00559</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINC6    6</span>
<a name="l00560"></a><a class="code" href="a00023.html#c0dbf66ced06cdd6c9a4fd531bb7763a">00560</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINC5    5</span>
<a name="l00561"></a><a class="code" href="a00023.html#f7635aa2baa3ee3386333a2cdfe34495">00561</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINC4    4</span>
<a name="l00562"></a><a class="code" href="a00023.html#6927e5761fe6a509d855de2fde718e4a">00562</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINC3    3</span>
<a name="l00563"></a><a class="code" href="a00023.html#ea7efc995a004457cf7dea30b5a22c78">00563</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINC2    2</span>
<a name="l00564"></a><a class="code" href="a00023.html#58df391c18e21925b55e18de553ea320">00564</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINC1    1</span>
<a name="l00565"></a><a class="code" href="a00023.html#e364fe85386068c7a1e042d166109108">00565</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINC0    0</span>
<a name="l00566"></a>00566 <span class="preprocessor"></span>
<a name="l00567"></a>00567 <span class="comment">/* DDRC : Data Direction Register, Port C */</span>
<a name="l00568"></a><a class="code" href="a00023.html#79714350a81e0899d24bb2627dec4908">00568</a> <span class="preprocessor">#define    DDC7     7</span>
<a name="l00569"></a><a class="code" href="a00023.html#5f415eaa719e0dfd2afc377052c70f05">00569</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDC6     6</span>
<a name="l00570"></a><a class="code" href="a00023.html#fff1cb9d03e30056ff831ccabe869939">00570</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDC5     5</span>
<a name="l00571"></a><a class="code" href="a00023.html#b33a66fde7f72400d7905643b282c6f6">00571</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDC4     4</span>
<a name="l00572"></a><a class="code" href="a00023.html#c51ceaf2ab9da284194f525346b3b5db">00572</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDC3     3</span>
<a name="l00573"></a><a class="code" href="a00023.html#92295286c243d6a9be336383586890f2">00573</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDC2     2</span>
<a name="l00574"></a><a class="code" href="a00023.html#abb50b7dab9ba59b0163bd993896369a">00574</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDC1     1</span>
<a name="l00575"></a><a class="code" href="a00023.html#78875c5875a02d34d670c9c5da48421f">00575</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDC0     0</span>
<a name="l00576"></a>00576 <span class="preprocessor"></span>
<a name="l00577"></a>00577 <span class="comment">/* PORTC : Data Register, Port C */</span>
<a name="l00578"></a><a class="code" href="a00023.html#1194403dd24b90c5af73482c52ad1360">00578</a> <span class="preprocessor">#define    PC7      7</span>
<a name="l00579"></a><a class="code" href="a00023.html#ea08c09063c5962f8f60044f1829d54c">00579</a> <span class="preprocessor"></span><span class="preprocessor">#define    PC6      6</span>
<a name="l00580"></a><a class="code" href="a00023.html#0201c89bdbc34676987108078b51ea18">00580</a> <span class="preprocessor"></span><span class="preprocessor">#define    PC5      5</span>
<a name="l00581"></a><a class="code" href="a00023.html#022a7d959dcbf745fe3dd8d63ba87d7e">00581</a> <span class="preprocessor"></span><span class="preprocessor">#define    PC4      4</span>
<a name="l00582"></a><a class="code" href="a00023.html#b80df1cb2921c666868e178326e938ce">00582</a> <span class="preprocessor"></span><span class="preprocessor">#define    PC3      3</span>
<a name="l00583"></a><a class="code" href="a00023.html#f137875e5856d0823d90df130ed60216">00583</a> <span class="preprocessor"></span><span class="preprocessor">#define    PC2      2</span>
<a name="l00584"></a><a class="code" href="a00023.html#80c1809d8f85e2e225704dcf89434202">00584</a> <span class="preprocessor"></span><span class="preprocessor">#define    PC1      1</span>
<a name="l00585"></a><a class="code" href="a00023.html#f6d16c78de095cc5cd9348cf5b3a23a0">00585</a> <span class="preprocessor"></span><span class="preprocessor">#define    PC0      0</span>
<a name="l00586"></a>00586 <span class="preprocessor"></span>
<a name="l00587"></a>00587 <span class="comment">/* PORTC : Data Register, Port C */</span>
<a name="l00588"></a><a class="code" href="a00023.html#76a9f65dc263c89ce22a112eea49cab4">00588</a> <span class="preprocessor">#define    PORTC7   7</span>
<a name="l00589"></a><a class="code" href="a00023.html#63625f031f7807c41759ac7114ddb3a1">00589</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTC6   6</span>
<a name="l00590"></a><a class="code" href="a00023.html#8f3fc16bbb4c2443a1ca83fa65984b6b">00590</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTC5   5</span>
<a name="l00591"></a><a class="code" href="a00023.html#377c0417e98d12dbdd0e9f370f639aa7">00591</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTC4   4</span>
<a name="l00592"></a><a class="code" href="a00023.html#7e95645a99e00e4ced5115f4771f36d1">00592</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTC3   3</span>
<a name="l00593"></a><a class="code" href="a00023.html#53f61bad56fe31071bcc4311726e2cb1">00593</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTC2   2</span>
<a name="l00594"></a><a class="code" href="a00023.html#34af661be02ab760b0722d74e9b09fe3">00594</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTC1   1</span>
<a name="l00595"></a><a class="code" href="a00023.html#f5456993eebba6d5ada618bd5f21d03a">00595</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTC0   0</span>
<a name="l00596"></a>00596 <span class="preprocessor"></span>
<a name="l00597"></a>00597 <span class="comment">/* PIND : Input Pins, Port D */</span>
<a name="l00598"></a><a class="code" href="a00023.html#5515b1f2aa9a1fefdd47384b0fbd4056">00598</a> <span class="preprocessor">#define    PIND7    7</span>
<a name="l00599"></a><a class="code" href="a00023.html#e2b3d6c4bda91b05fd3a49b9ecec9c62">00599</a> <span class="preprocessor"></span><span class="preprocessor">#define    PIND6    6</span>
<a name="l00600"></a><a class="code" href="a00023.html#414e98704f2e37a74473f22e41eb41ae">00600</a> <span class="preprocessor"></span><span class="preprocessor">#define    PIND5    5</span>
<a name="l00601"></a><a class="code" href="a00023.html#9de7b0fef5b3aed01106152c8223ec4e">00601</a> <span class="preprocessor"></span><span class="preprocessor">#define    PIND4    4</span>
<a name="l00602"></a><a class="code" href="a00023.html#b0450b6749b074ae54d34694504a3c89">00602</a> <span class="preprocessor"></span><span class="preprocessor">#define    PIND3    3</span>
<a name="l00603"></a><a class="code" href="a00023.html#6d301ce4b7eb12c1d7e07a575e198a42">00603</a> <span class="preprocessor"></span><span class="preprocessor">#define    PIND2    2</span>
<a name="l00604"></a><a class="code" href="a00023.html#a4fe7d577517c358e3bd4fd230318b8c">00604</a> <span class="preprocessor"></span><span class="preprocessor">#define    PIND1    1</span>
<a name="l00605"></a><a class="code" href="a00023.html#7199ec036406071871666c1940c2dfef">00605</a> <span class="preprocessor"></span><span class="preprocessor">#define    PIND0    0</span>
<a name="l00606"></a>00606 <span class="preprocessor"></span>
<a name="l00607"></a>00607 <span class="comment">/* DDRD : Data Direction Register, Port D */</span>
<a name="l00608"></a><a class="code" href="a00023.html#3b02db049408e478d4d8a192e5f5d6ad">00608</a> <span class="preprocessor">#define    DDD7     7</span>
<a name="l00609"></a><a class="code" href="a00023.html#460885bcc164d603771c9e369652c65d">00609</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDD6     6</span>
<a name="l00610"></a><a class="code" href="a00023.html#f3b28c6cd3bfb42c975a64918e0f89be">00610</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDD5     5</span>
<a name="l00611"></a><a class="code" href="a00023.html#d641284ad907bebb96e6fa73500db35e">00611</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDD4     4</span>
<a name="l00612"></a><a class="code" href="a00023.html#eb589606288744c90d0ca0caf34d9f97">00612</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDD3     3</span>
<a name="l00613"></a><a class="code" href="a00023.html#9a4ef6d4ec063b9896fdbaac30112ef3">00613</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDD2     2</span>
<a name="l00614"></a><a class="code" href="a00023.html#cf1f0925f527d11be797307587c853e5">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDD1     1</span>
<a name="l00615"></a><a class="code" href="a00023.html#7bdfa12399145b4ac1fc4e62dab57896">00615</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDD0     0</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span>
<a name="l00617"></a>00617 <span class="comment">/* PORTD : Data Register, Port D */</span>
<a name="l00618"></a><a class="code" href="a00023.html#3e427eea4be9cc64631d579b0d4c13ce">00618</a> <span class="preprocessor">#define    PD7      7</span>
<a name="l00619"></a><a class="code" href="a00023.html#a1bdfe98b68dc6bf0934403577a69402">00619</a> <span class="preprocessor"></span><span class="preprocessor">#define    PD6      6</span>
<a name="l00620"></a><a class="code" href="a00023.html#a614a23db7d81aaea22d54df6cec59b7">00620</a> <span class="preprocessor"></span><span class="preprocessor">#define    PD5      5</span>
<a name="l00621"></a><a class="code" href="a00023.html#9354d3e997f198d58db7ce864a5171e6">00621</a> <span class="preprocessor"></span><span class="preprocessor">#define    PD4      4</span>
<a name="l00622"></a><a class="code" href="a00023.html#49f905bdec77847ec7bf99045c67b4fc">00622</a> <span class="preprocessor"></span><span class="preprocessor">#define    PD3      3</span>
<a name="l00623"></a><a class="code" href="a00023.html#d40e63596a3798cd745c2722b84a54ec">00623</a> <span class="preprocessor"></span><span class="preprocessor">#define    PD2      2</span>
<a name="l00624"></a><a class="code" href="a00023.html#71d0fb161aaa562abef3c05eca683e5f">00624</a> <span class="preprocessor"></span><span class="preprocessor">#define    PD1      1</span>
<a name="l00625"></a><a class="code" href="a00023.html#2da2cbd727462bcb90cd27297b592723">00625</a> <span class="preprocessor"></span><span class="preprocessor">#define    PD0      0</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span>
<a name="l00627"></a>00627 <span class="comment">/* PORTD : Data Register, Port D */</span>
<a name="l00628"></a><a class="code" href="a00023.html#f5fd68db1432e211eb9eddf6de7c8c97">00628</a> <span class="preprocessor">#define    PORTD7   7</span>
<a name="l00629"></a><a class="code" href="a00023.html#f228cf380962f61abc7a4bda52854ba5">00629</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTD6   6</span>
<a name="l00630"></a><a class="code" href="a00023.html#63a4ec97aad8dc8d2aa1c129c9e283f6">00630</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTD5   5</span>
<a name="l00631"></a><a class="code" href="a00023.html#16dc1f2459896dce9ef96610946ca727">00631</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTD4   4</span>
<a name="l00632"></a><a class="code" href="a00023.html#2ecb55c61dd9110633951283e3e42e52">00632</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTD3   3</span>
<a name="l00633"></a><a class="code" href="a00023.html#4db622c29c3bb5bb8d73dd2db98eb4b2">00633</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTD2   2</span>
<a name="l00634"></a><a class="code" href="a00023.html#acce74081438c6c6b4f27dadf2a7c226">00634</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTD1   1</span>
<a name="l00635"></a><a class="code" href="a00023.html#0212731548083ffb20575697ed9de4cf">00635</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTD0   0</span>
<a name="l00636"></a>00636 <span class="preprocessor"></span>
<a name="l00637"></a>00637 <span class="comment">/* PINE : Input Pins, Port E */</span>
<a name="l00638"></a><a class="code" href="a00023.html#2e65c24692eb9d9652f10ee85d0fc0ca">00638</a> <span class="preprocessor">#define    PINE7    7</span>
<a name="l00639"></a><a class="code" href="a00023.html#3ff81a8ea87e507b1f833fcfd2a67b8e">00639</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINE6    6</span>
<a name="l00640"></a><a class="code" href="a00023.html#a38746b5e2f6ee571b1bb17e5f62ce4d">00640</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINE5    5</span>
<a name="l00641"></a><a class="code" href="a00023.html#94ce9091e05dc951d60bd8e1ab732bdc">00641</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINE4    4</span>
<a name="l00642"></a><a class="code" href="a00023.html#bb6207fe222c0a325b5c56ac16dba7d6">00642</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINE3    3</span>
<a name="l00643"></a><a class="code" href="a00023.html#c18401ec7d9a0cd75e166fe448bd2a13">00643</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINE2    2</span>
<a name="l00644"></a><a class="code" href="a00023.html#0617b406ba3b209b50be90cdce457dda">00644</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINE1    1</span>
<a name="l00645"></a><a class="code" href="a00023.html#f3ca6169e428287cb0687a31c9ffda0d">00645</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINE0    0</span>
<a name="l00646"></a>00646 <span class="preprocessor"></span>
<a name="l00647"></a>00647 <span class="comment">/* DDRE : Data Direction Register, Port E */</span>
<a name="l00648"></a><a class="code" href="a00023.html#fe4655f46aaa676b2e3227e5cf2de723">00648</a> <span class="preprocessor">#define    DDE7     7</span>
<a name="l00649"></a><a class="code" href="a00023.html#6b307ac40f18bf30e2b441c3ed5a0f10">00649</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDE6     6</span>
<a name="l00650"></a><a class="code" href="a00023.html#6811e93501099d41431e9caa2092b558">00650</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDE5     5</span>
<a name="l00651"></a><a class="code" href="a00023.html#ddf66260db971461beaa710226c44ed9">00651</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDE4     4</span>
<a name="l00652"></a><a class="code" href="a00023.html#c23c33da85a24a7e997540ed4729d4a7">00652</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDE3     3</span>
<a name="l00653"></a><a class="code" href="a00023.html#14a1f705e52222933615e0fdff961cd7">00653</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDE2     2</span>
<a name="l00654"></a><a class="code" href="a00023.html#567fa88ed006619b3466dfd23e0d41ad">00654</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDE1     1</span>
<a name="l00655"></a><a class="code" href="a00023.html#d154f52cf2f7f174a4c8fe7a60422ad0">00655</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDE0     0</span>
<a name="l00656"></a>00656 <span class="preprocessor"></span>
<a name="l00657"></a>00657 <span class="comment">/* PORTE : Data Register, Port E */</span>
<a name="l00658"></a><a class="code" href="a00023.html#8f2ab48e1ccdc0cb9d24f0964f5071ce">00658</a> <span class="preprocessor">#define    PE7      7</span>
<a name="l00659"></a><a class="code" href="a00023.html#1e00626fbeb2ae06fc441483b3e5a649">00659</a> <span class="preprocessor"></span><span class="preprocessor">#define    PE6      6</span>
<a name="l00660"></a><a class="code" href="a00023.html#9c85186bd316d7220adb5ec975aa9c86">00660</a> <span class="preprocessor"></span><span class="preprocessor">#define    PE5      5</span>
<a name="l00661"></a><a class="code" href="a00023.html#bb6b16838b53dad61c1d8dfe066c0b10">00661</a> <span class="preprocessor"></span><span class="preprocessor">#define    PE4      4</span>
<a name="l00662"></a><a class="code" href="a00023.html#1ef39ee2274d28bab6daa26359630c57">00662</a> <span class="preprocessor"></span><span class="preprocessor">#define    PE3      3</span>
<a name="l00663"></a><a class="code" href="a00023.html#b9f47403c8a3489beafcac840b8fff7d">00663</a> <span class="preprocessor"></span><span class="preprocessor">#define    PE2      2</span>
<a name="l00664"></a><a class="code" href="a00023.html#2b333e81f2f724f5d0f6ff557f3a0b49">00664</a> <span class="preprocessor"></span><span class="preprocessor">#define    PE1      1</span>
<a name="l00665"></a><a class="code" href="a00023.html#b9438454509c495abb6f0dac60d7ac02">00665</a> <span class="preprocessor"></span><span class="preprocessor">#define    PE0      0</span>
<a name="l00666"></a>00666 <span class="preprocessor"></span>
<a name="l00667"></a>00667 <span class="comment">/* PORTE : Data Register, Port E */</span>
<a name="l00668"></a><a class="code" href="a00023.html#b5ad1cbefd230f65a97a07ff097a65e8">00668</a> <span class="preprocessor">#define    PORTE7   7</span>
<a name="l00669"></a><a class="code" href="a00023.html#25c85a4f7e8f41053660256923e4cf01">00669</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTE6   6</span>
<a name="l00670"></a><a class="code" href="a00023.html#e4489359ea02ceda06b829f8717d4b9f">00670</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTE5   5</span>
<a name="l00671"></a><a class="code" href="a00023.html#27d415c22f5d4527e55fc400c13bbfb5">00671</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTE4   4</span>
<a name="l00672"></a><a class="code" href="a00023.html#39fdc97c34c94578310a06f9e08efee7">00672</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTE3   3</span>
<a name="l00673"></a><a class="code" href="a00023.html#bce6a67d74d03250c7cd917175cafc80">00673</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTE2   2</span>
<a name="l00674"></a><a class="code" href="a00023.html#c42fb64bc52994f4be3192245d0532aa">00674</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTE1   1</span>
<a name="l00675"></a><a class="code" href="a00023.html#9beb632fa74e58499c3f2865a3bdfb9b">00675</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTE0   0</span>
<a name="l00676"></a>00676 <span class="preprocessor"></span>
<a name="l00677"></a>00677 <span class="comment">/* PINF : Input Pins, Port F */</span>
<a name="l00678"></a><a class="code" href="a00023.html#5d8217a910b907f0fd0f7a9fcb06f9c1">00678</a> <span class="preprocessor">#define    PINF7    7</span>
<a name="l00679"></a><a class="code" href="a00023.html#714aafa29bd45b4741b9bae4c4424580">00679</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINF6    6</span>
<a name="l00680"></a><a class="code" href="a00023.html#52d4f32bdd388aa247ccd0a0ab04ac75">00680</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINF5    5</span>
<a name="l00681"></a><a class="code" href="a00023.html#269aaae91ae5ebc04ecc349cdd2d447e">00681</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINF4    4</span>
<a name="l00682"></a><a class="code" href="a00023.html#836aea8da139ce4723cd32b37564f72f">00682</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINF3    3</span>
<a name="l00683"></a><a class="code" href="a00023.html#a6817f35fe9e214535d2e9ed56eeecc1">00683</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINF2    2</span>
<a name="l00684"></a><a class="code" href="a00023.html#108f10b132faf33f7710a5519a1ad21d">00684</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINF1    1</span>
<a name="l00685"></a><a class="code" href="a00023.html#bebdfdc3761fdf182c167cd500c1287f">00685</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINF0    0</span>
<a name="l00686"></a>00686 <span class="preprocessor"></span>
<a name="l00687"></a>00687 <span class="comment">/* DDRF : Data Direction Register, Port F */</span>
<a name="l00688"></a><a class="code" href="a00023.html#e0fbbc62b24047dc479fedeef1e41577">00688</a> <span class="preprocessor">#define    DDF7     7</span>
<a name="l00689"></a><a class="code" href="a00023.html#d2fcd90124f41cb302d6e221c71403d0">00689</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDF6     6</span>
<a name="l00690"></a><a class="code" href="a00023.html#664bf6b1a147c0979e6348f9564088d2">00690</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDF5     5</span>
<a name="l00691"></a><a class="code" href="a00023.html#2479a776781cde9713cdd5d17d0cdee9">00691</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDF4     4</span>
<a name="l00692"></a><a class="code" href="a00023.html#521067765feed1e20d68a3e03eeb1b9f">00692</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDF3     3</span>
<a name="l00693"></a><a class="code" href="a00023.html#3ed6da7e250da53b1edc50e9f1febde6">00693</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDF2     2</span>
<a name="l00694"></a><a class="code" href="a00023.html#8bd5bed76cb57f1ec86d347a1f1dff00">00694</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDF1     1</span>
<a name="l00695"></a><a class="code" href="a00023.html#5f9897a17704554df9cfbb95e93eb84b">00695</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDF0     0</span>
<a name="l00696"></a>00696 <span class="preprocessor"></span>
<a name="l00697"></a>00697 <span class="comment">/* PORTF : Data Register, Port F */</span>
<a name="l00698"></a><a class="code" href="a00023.html#23e3a7f6ce4db90291548e170968def6">00698</a> <span class="preprocessor">#define    PF7      7</span>
<a name="l00699"></a><a class="code" href="a00023.html#08a6f0a527ced6433edb27d8f1001643">00699</a> <span class="preprocessor"></span><span class="preprocessor">#define    PF6      6</span>
<a name="l00700"></a><a class="code" href="a00023.html#8c5bb0059f6d7734939a39a2ce8ee172">00700</a> <span class="preprocessor"></span><span class="preprocessor">#define    PF5      5</span>
<a name="l00701"></a><a class="code" href="a00023.html#3176b519ead75d2557d908b5e60893d6">00701</a> <span class="preprocessor"></span><span class="preprocessor">#define    PF4      4</span>
<a name="l00702"></a><a class="code" href="a00023.html#b3c2851ff4fe9aa2aede61fbd851dff6">00702</a> <span class="preprocessor"></span><span class="preprocessor">#define    PF3      3</span>
<a name="l00703"></a><a class="code" href="a00023.html#227e5ada9112eaed4183962f81f0e519">00703</a> <span class="preprocessor"></span><span class="preprocessor">#define    PF2      2</span>
<a name="l00704"></a><a class="code" href="a00023.html#a102a8d56d218f588b988db1b91fac4b">00704</a> <span class="preprocessor"></span><span class="preprocessor">#define    PF1      1</span>
<a name="l00705"></a><a class="code" href="a00023.html#6a790e005d7a9d0306cecc588a636e45">00705</a> <span class="preprocessor"></span><span class="preprocessor">#define    PF0      0</span>
<a name="l00706"></a>00706 <span class="preprocessor"></span>
<a name="l00707"></a>00707 <span class="comment">/* PORTF : Data Register, Port F */</span>
<a name="l00708"></a><a class="code" href="a00023.html#d50684cf59cffb743fb8214482da307a">00708</a> <span class="preprocessor">#define    PORTF7   7</span>
<a name="l00709"></a><a class="code" href="a00023.html#60843e0871540f3a7a7069d2ad26fe72">00709</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTF6   6</span>
<a name="l00710"></a><a class="code" href="a00023.html#037e8ae6733606a7934fbb48e83c6c5a">00710</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTF5   5</span>
<a name="l00711"></a><a class="code" href="a00023.html#077f50f6349973ea869c80da39f796f4">00711</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTF4   4</span>
<a name="l00712"></a><a class="code" href="a00023.html#413db77677dadccdb9e54618cc903d6e">00712</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTF3   3</span>
<a name="l00713"></a><a class="code" href="a00023.html#b822c06ece202dfd744085c573a52789">00713</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTF2   2</span>
<a name="l00714"></a><a class="code" href="a00023.html#094b74a1c3c7580733717d7334c79a4b">00714</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTF1   1</span>
<a name="l00715"></a><a class="code" href="a00023.html#8240674461b5b2ad7b568868e582f583">00715</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTF0   0</span>
<a name="l00716"></a>00716 <span class="preprocessor"></span>
<a name="l00717"></a>00717 <span class="comment">/* Input Pins, Port G */</span>
<a name="l00718"></a><a class="code" href="a00023.html#3c89f0e0a44f7d582a70d3994d646e63">00718</a> <span class="preprocessor">#define    PING4    4</span>
<a name="l00719"></a><a class="code" href="a00023.html#bb09c9b7b76db68eb4e5b37f64598d73">00719</a> <span class="preprocessor"></span><span class="preprocessor">#define    PING3    3</span>
<a name="l00720"></a><a class="code" href="a00023.html#265e46c08e1ff7a05ff4a8a2cd1816da">00720</a> <span class="preprocessor"></span><span class="preprocessor">#define    PING2    2</span>
<a name="l00721"></a><a class="code" href="a00023.html#f3bd039343d02017571b228242bb69c2">00721</a> <span class="preprocessor"></span><span class="preprocessor">#define    PING1    1</span>
<a name="l00722"></a><a class="code" href="a00023.html#7fa87f91ce211abe71a27784fd639201">00722</a> <span class="preprocessor"></span><span class="preprocessor">#define    PING0    0</span>
<a name="l00723"></a>00723 <span class="preprocessor"></span>
<a name="l00724"></a>00724 <span class="comment">/* DDRG : Data Direction Register, Port G */</span>
<a name="l00725"></a><a class="code" href="a00023.html#1102137d0552835ce3f8b945a09d2ca2">00725</a> <span class="preprocessor">#define    DDG4     4</span>
<a name="l00726"></a><a class="code" href="a00023.html#ab2205df5059130736d1ffdfc552284c">00726</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDG3     3</span>
<a name="l00727"></a><a class="code" href="a00023.html#87e442ef061248f750d20ac4de662451">00727</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDG2     2</span>
<a name="l00728"></a><a class="code" href="a00023.html#314168a14bc7d0d5eb57b4c67b9b355f">00728</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDG1     1</span>
<a name="l00729"></a><a class="code" href="a00023.html#7ecfdda16717c1c7110b9fcc42527b37">00729</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDG0     0</span>
<a name="l00730"></a>00730 <span class="preprocessor"></span>
<a name="l00731"></a>00731 <span class="comment">/* PORTG : Data Register, Port G */</span>
<a name="l00732"></a><a class="code" href="a00023.html#9c4242db7188abdc1e389b87a3f9ed47">00732</a> <span class="preprocessor">#define    PG4      4</span>
<a name="l00733"></a><a class="code" href="a00023.html#b7105763686b512dd0104e1fb2698f27">00733</a> <span class="preprocessor"></span><span class="preprocessor">#define    PG3      3</span>
<a name="l00734"></a><a class="code" href="a00023.html#aa2deb4868cd968efba09d184ee2d00e">00734</a> <span class="preprocessor"></span><span class="preprocessor">#define    PG2      2</span>
<a name="l00735"></a><a class="code" href="a00023.html#f229b80a135b24aee34a2dcc15af14be">00735</a> <span class="preprocessor"></span><span class="preprocessor">#define    PG1      1</span>
<a name="l00736"></a><a class="code" href="a00023.html#3cc49c95629172c4ab21b1e601323e13">00736</a> <span class="preprocessor"></span><span class="preprocessor">#define    PG0      0</span>
<a name="l00737"></a>00737 <span class="preprocessor"></span>
<a name="l00738"></a>00738 <span class="comment">/* PORTG : Data Register, Port G */</span>
<a name="l00739"></a><a class="code" href="a00023.html#d727c15ee7bf8a416be600f1f7ca7d10">00739</a> <span class="preprocessor">#define    PORTG4   4</span>
<a name="l00740"></a><a class="code" href="a00023.html#e310f12a6658aaad03c881b0e480ed2a">00740</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTG3   3</span>
<a name="l00741"></a><a class="code" href="a00023.html#dccd00f8154f45009c98ea7f02f11504">00741</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTG2   2</span>
<a name="l00742"></a><a class="code" href="a00023.html#63002b74d201f97e24e42db4dd62c171">00742</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTG1   1</span>
<a name="l00743"></a><a class="code" href="a00023.html#82c4a1c230489858a0fe2e7bf459454d">00743</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORTG0   0</span>
<a name="l00744"></a>00744 <span class="preprocessor"></span>
<a name="l00745"></a>00745 <span class="comment">/* TFR0 : Timer/Counter Interrupt Flag Register 0 */</span>
<a name="l00746"></a><a class="code" href="a00023.html#645a4ce531799cadbdd0595112dbd8fa">00746</a> <span class="preprocessor">#define    OCF0A    1</span>
<a name="l00747"></a><a class="code" href="a00023.html#41777381a2ca90c1e53c6b6247000238">00747</a> <span class="preprocessor"></span><span class="preprocessor">#define    TOV0     0</span>
<a name="l00748"></a>00748 <span class="preprocessor"></span>
<a name="l00749"></a>00749 <span class="comment">/* TFR1 : Timer/Counter Interrupt Flag Register 1 */</span>
<a name="l00750"></a><a class="code" href="a00023.html#954ded04a48305803d6fd4c5ec8bcd28">00750</a> <span class="preprocessor">#define    ICF1     5</span>
<a name="l00751"></a><a class="code" href="a00023.html#2aedbf6e8f23ca3a2a186e60b14ee860">00751</a> <span class="preprocessor"></span><span class="preprocessor">#define    OCF1C    3</span>
<a name="l00752"></a><a class="code" href="a00023.html#dd264d61eb702a95ba33fd6d34ba555f">00752</a> <span class="preprocessor"></span><span class="preprocessor">#define    OCF1B    2</span>
<a name="l00753"></a><a class="code" href="a00023.html#616c46cd02db31309f7af2561764aa83">00753</a> <span class="preprocessor"></span><span class="preprocessor">#define    OCF1A    1</span>
<a name="l00754"></a><a class="code" href="a00023.html#955ecfdc2a6d626229002044131730ef">00754</a> <span class="preprocessor"></span><span class="preprocessor">#define    TOV1     0</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span>
<a name="l00756"></a>00756 <span class="comment">/* TFR2 : Timer/Counter Interrupt Flag Register 2 */</span>
<a name="l00757"></a><a class="code" href="a00023.html#ed288658691d383307146751a544c29b">00757</a> <span class="preprocessor">#define    OCF2A    1</span>
<a name="l00758"></a><a class="code" href="a00023.html#ba125e72a288915cd4c55af0206ae329">00758</a> <span class="preprocessor"></span><span class="preprocessor">#define    TOV2     0</span>
<a name="l00759"></a>00759 <span class="preprocessor"></span>
<a name="l00760"></a>00760 <span class="comment">/* TFR3 : Timer/Counter Interrupt Flag Register 3 */</span>
<a name="l00761"></a><a class="code" href="a00023.html#130dc440f1dd4dac771a2d6badda3b70">00761</a> <span class="preprocessor">#define    ICF3     5</span>
<a name="l00762"></a><a class="code" href="a00023.html#fd42503c08e90eb2f05b76f059af6218">00762</a> <span class="preprocessor"></span><span class="preprocessor">#define    OCF3C    3</span>
<a name="l00763"></a><a class="code" href="a00023.html#8901b718eede19403829cd80bed0deee">00763</a> <span class="preprocessor"></span><span class="preprocessor">#define    OCF3B    2</span>
<a name="l00764"></a><a class="code" href="a00023.html#f5aed8bb76a00ae0ebb93b45c82948d9">00764</a> <span class="preprocessor"></span><span class="preprocessor">#define    OCF3A    1</span>
<a name="l00765"></a><a class="code" href="a00023.html#a914e6fcb25d5df16d55f7f05109037c">00765</a> <span class="preprocessor"></span><span class="preprocessor">#define    TOV3     0</span>
<a name="l00766"></a>00766 <span class="preprocessor"></span>
<a name="l00767"></a>00767 <span class="comment">/* EIFR : External Interrupt Flag Register */</span>
<a name="l00768"></a><a class="code" href="a00023.html#a6cf74534f133aa4f86c4ba25cd71ca6">00768</a> <span class="preprocessor">#define    INTF7    7</span>
<a name="l00769"></a><a class="code" href="a00023.html#98c15ee5074bf2a401a9ae8b5e423c53">00769</a> <span class="preprocessor"></span><span class="preprocessor">#define    INTF6    6</span>
<a name="l00770"></a><a class="code" href="a00023.html#9e5438254f3f901f1d54f93ec110a25d">00770</a> <span class="preprocessor"></span><span class="preprocessor">#define    INTF5    5</span>
<a name="l00771"></a><a class="code" href="a00023.html#a21bde93326f65aad6d1a67ac1f0a53e">00771</a> <span class="preprocessor"></span><span class="preprocessor">#define    INTF4    4</span>
<a name="l00772"></a><a class="code" href="a00023.html#d1effa8e50a14b43f465fba005859462">00772</a> <span class="preprocessor"></span><span class="preprocessor">#define    INTF3    3</span>
<a name="l00773"></a><a class="code" href="a00023.html#d6eeb9ebe9edfae291b9566184bbf291">00773</a> <span class="preprocessor"></span><span class="preprocessor">#define    INTF2    2</span>
<a name="l00774"></a><a class="code" href="a00023.html#2204112e6b1c6c4c094ce9b35b466747">00774</a> <span class="preprocessor"></span><span class="preprocessor">#define    INTF1    1</span>
<a name="l00775"></a><a class="code" href="a00023.html#653e69d9aa2c4721bf3d226f3c8eb098">00775</a> <span class="preprocessor"></span><span class="preprocessor">#define    INTF0    0</span>
<a name="l00776"></a>00776 <span class="preprocessor"></span>
<a name="l00777"></a>00777 <span class="comment">/* EIMSK : External Interrupt Mask Register */</span>
<a name="l00778"></a><a class="code" href="a00023.html#823625b077d68b82bf618893344b8282">00778</a> <span class="preprocessor">#define    INT7     7</span>
<a name="l00779"></a><a class="code" href="a00023.html#672f61668e1d7f2ca11012f25f227efd">00779</a> <span class="preprocessor"></span><span class="preprocessor">#define    INT6     6</span>
<a name="l00780"></a><a class="code" href="a00023.html#ab298fc3399aaac252acd97116382e42">00780</a> <span class="preprocessor"></span><span class="preprocessor">#define    INT5     5</span>
<a name="l00781"></a><a class="code" href="a00023.html#8b84d22df59c17997702b358682feae8">00781</a> <span class="preprocessor"></span><span class="preprocessor">#define    INT4     4</span>
<a name="l00782"></a><a class="code" href="a00023.html#66978634c920dcfa52c504b926f68eef">00782</a> <span class="preprocessor"></span><span class="preprocessor">#define    INT3     3</span>
<a name="l00783"></a><a class="code" href="a00023.html#b254a5a335276357f63779cda0b8e44f">00783</a> <span class="preprocessor"></span><span class="preprocessor">#define    INT2     2</span>
<a name="l00784"></a><a class="code" href="a00023.html#e4728496f2ab826d5fc6a63da6cb600b">00784</a> <span class="preprocessor"></span><span class="preprocessor">#define    INT1     1</span>
<a name="l00785"></a><a class="code" href="a00023.html#7521122e23c8d5c83b2a033b2505c86c">00785</a> <span class="preprocessor"></span><span class="preprocessor">#define    INT0     0</span>
<a name="l00786"></a>00786 <span class="preprocessor"></span>
<a name="l00787"></a>00787 <span class="comment">/* EICRA : External Interrupt Control Register A*/</span>
<a name="l00788"></a><a class="code" href="a00023.html#04a110d80782c5074a2b5be67ba671c2">00788</a> <span class="preprocessor">#define    ISC31     7</span>
<a name="l00789"></a><a class="code" href="a00023.html#286cd2bfd87a6cc1f2f14ad0f360345f">00789</a> <span class="preprocessor"></span><span class="preprocessor">#define    ISC30     6</span>
<a name="l00790"></a><a class="code" href="a00023.html#0bdd6af1f662e4f46649ff3be19fef66">00790</a> <span class="preprocessor"></span><span class="preprocessor">#define    ISC21     5</span>
<a name="l00791"></a><a class="code" href="a00023.html#58f7d23a744de4c488eac30d187daa69">00791</a> <span class="preprocessor"></span><span class="preprocessor">#define    ISC20     4</span>
<a name="l00792"></a><a class="code" href="a00023.html#e6d2265aa4f914793d2dfa3095ba0993">00792</a> <span class="preprocessor"></span><span class="preprocessor">#define    ISC11     3</span>
<a name="l00793"></a><a class="code" href="a00023.html#6446f3ff2592c34eab76e6eb549a856f">00793</a> <span class="preprocessor"></span><span class="preprocessor">#define    ISC10     2</span>
<a name="l00794"></a><a class="code" href="a00023.html#6ee546ebb2448084c92137e9a6d3ad92">00794</a> <span class="preprocessor"></span><span class="preprocessor">#define    ISC01     1</span>
<a name="l00795"></a><a class="code" href="a00023.html#6c080a79672a9b6426584f08f08e4115">00795</a> <span class="preprocessor"></span><span class="preprocessor">#define    ISC00     0</span>
<a name="l00796"></a>00796 <span class="preprocessor"></span>
<a name="l00797"></a>00797 <span class="comment">/* EICRA : External Interrupt Control Register B*/</span>
<a name="l00798"></a><a class="code" href="a00023.html#fa310813409990b81e96676682e627f1">00798</a> <span class="preprocessor">#define    ISC71     7</span>
<a name="l00799"></a><a class="code" href="a00023.html#e97b013dbddff8821380b3713d9777cf">00799</a> <span class="preprocessor"></span><span class="preprocessor">#define    ISC70     6</span>
<a name="l00800"></a><a class="code" href="a00023.html#f0556deb10e7a32e821f940095894d75">00800</a> <span class="preprocessor"></span><span class="preprocessor">#define    ISC61     5</span>
<a name="l00801"></a><a class="code" href="a00023.html#d1b8b7e25194481bc96b9c8bc0a8934f">00801</a> <span class="preprocessor"></span><span class="preprocessor">#define    ISC60     4</span>
<a name="l00802"></a><a class="code" href="a00023.html#83b2b8b2494a8eb8fea9af69ea47f9f9">00802</a> <span class="preprocessor"></span><span class="preprocessor">#define    ISC51     3</span>
<a name="l00803"></a><a class="code" href="a00023.html#ab0dbefb4c028df405b565ead4a8f979">00803</a> <span class="preprocessor"></span><span class="preprocessor">#define    ISC50     2</span>
<a name="l00804"></a><a class="code" href="a00023.html#63a2203abc3863fd1c8b3c6392f17f76">00804</a> <span class="preprocessor"></span><span class="preprocessor">#define    ISC41     1</span>
<a name="l00805"></a><a class="code" href="a00023.html#f313d3fbe68898fb143a79620c593ce9">00805</a> <span class="preprocessor"></span><span class="preprocessor">#define    ISC40     0</span>
<a name="l00806"></a>00806 <span class="preprocessor"></span>
<a name="l00807"></a>00807 <span class="comment">/* EECR : EEPROM Control Register */</span>
<a name="l00808"></a><a class="code" href="a00023.html#b664595aac768bf9afde971d514dd2a3">00808</a> <span class="preprocessor">#define    EERIE    3</span>
<a name="l00809"></a><a class="code" href="a00023.html#5c242e06bd3d34c8d09ae9894ae6a103">00809</a> <span class="preprocessor"></span><span class="preprocessor">#define    EEMWE    2</span>
<a name="l00810"></a><a class="code" href="a00023.html#9ef72a4520f13e673c7235e9b99f99e7">00810</a> <span class="preprocessor"></span><span class="preprocessor">#define    EEWE     1</span>
<a name="l00811"></a><a class="code" href="a00023.html#8c8194478a05181aa53b3b9dc2b401ac">00811</a> <span class="preprocessor"></span><span class="preprocessor">#define    EERE     0</span>
<a name="l00812"></a>00812 <span class="preprocessor"></span>
<a name="l00813"></a>00813 <span class="comment">/* GTCCR : General Timer Control Register */</span>
<a name="l00814"></a><a class="code" href="a00023.html#1b48815b2f136686d3c8d0fdb43002fb">00814</a> <span class="preprocessor">#define    TSM      7</span>
<a name="l00815"></a><a class="code" href="a00023.html#d5d3141783b00d48bac6fbf2c78a6cd6">00815</a> <span class="preprocessor"></span><span class="preprocessor">#define    PSR2     1</span>
<a name="l00816"></a><a class="code" href="a00023.html#42b9c78cc4d53ec0fb7888c305fdb293">00816</a> <span class="preprocessor"></span><span class="preprocessor">#define    PSR310   0</span>
<a name="l00817"></a>00817 <span class="preprocessor"></span>
<a name="l00818"></a>00818 
<a name="l00819"></a>00819 <span class="comment">/* TCCR0A : Timer/Counter 0 Control Register */</span>
<a name="l00820"></a><a class="code" href="a00023.html#32a6e011afda65767acaf89fb3ac97ff">00820</a> <span class="preprocessor">#define    COM0A1    7</span>
<a name="l00821"></a><a class="code" href="a00023.html#4f7075b3a207ef12e29c89c91e589484">00821</a> <span class="preprocessor"></span><span class="preprocessor">#define    COM0A0    6</span>
<a name="l00822"></a><a class="code" href="a00023.html#7028eead6e238a99a1ede576f174ae56">00822</a> <span class="preprocessor"></span><span class="preprocessor">#define    COM0B1    5</span>
<a name="l00823"></a><a class="code" href="a00023.html#d6fff205101cbf7361451b2fcfd9899f">00823</a> <span class="preprocessor"></span><span class="preprocessor">#define    COM0B0    4</span>
<a name="l00824"></a><a class="code" href="a00023.html#096f540137a44cc20b9669ee748eb586">00824</a> <span class="preprocessor"></span><span class="preprocessor">#define    WGM01     1</span>
<a name="l00825"></a><a class="code" href="a00023.html#268392d88903d0444e00c3f8b5a59068">00825</a> <span class="preprocessor"></span><span class="preprocessor">#define    WGM00     0</span>
<a name="l00826"></a>00826 <span class="preprocessor"></span>
<a name="l00827"></a>00827 <span class="comment">/* TCCR0B : Timer/Counter 0 Control Register */</span>
<a name="l00828"></a><a class="code" href="a00023.html#6af1e9d2d4befd25f13e88565a952b36">00828</a> <span class="preprocessor">#define    FOC0A    7</span>
<a name="l00829"></a><a class="code" href="a00023.html#ee1b8bc9304adbdd2e582e1ef8b90cc7">00829</a> <span class="preprocessor"></span><span class="preprocessor">#define    FOC0B    6</span>
<a name="l00830"></a>00830 <span class="preprocessor"></span>
<a name="l00831"></a><a class="code" href="a00023.html#9408663f3e75172d9772f8580b0d01c3">00831</a> <span class="preprocessor">#define    WGM02    3</span>
<a name="l00832"></a><a class="code" href="a00023.html#748c836eb09f47b7bb86f50bffcf1c88">00832</a> <span class="preprocessor"></span><span class="preprocessor">#define    CS02     2</span>
<a name="l00833"></a><a class="code" href="a00023.html#97339c5a629027e8a343845966a50a9a">00833</a> <span class="preprocessor"></span><span class="preprocessor">#define    CS01     1</span>
<a name="l00834"></a><a class="code" href="a00023.html#a22304b5c22883ff4c31feb4e7df6eed">00834</a> <span class="preprocessor"></span><span class="preprocessor">#define    CS00     0</span>
<a name="l00835"></a>00835 <span class="preprocessor"></span>
<a name="l00836"></a>00836 <span class="comment">/* SPCR : SPI Control Register */</span>
<a name="l00837"></a><a class="code" href="a00023.html#887c6a8242db8e77ceb57c292ca0ab5b">00837</a> <span class="preprocessor">#define    SPIE     7</span>
<a name="l00838"></a><a class="code" href="a00023.html#4b23fe370a3a09cc47acd1e837a5b125">00838</a> <span class="preprocessor"></span><span class="preprocessor">#define    SPE      6</span>
<a name="l00839"></a><a class="code" href="a00023.html#93bf532699d83aa4f887b353104bfa53">00839</a> <span class="preprocessor"></span><span class="preprocessor">#define    DORD     5</span>
<a name="l00840"></a><a class="code" href="a00023.html#863870c0ff8cfad017c11d9a9eaa0f6e">00840</a> <span class="preprocessor"></span><span class="preprocessor">#define    MSTR     4</span>
<a name="l00841"></a><a class="code" href="a00023.html#0eb64d85804990e6ee5259451c7f5a0d">00841</a> <span class="preprocessor"></span><span class="preprocessor">#define    CPOL     3</span>
<a name="l00842"></a><a class="code" href="a00023.html#d8529d2df242f4448a2e66aab0eef9a3">00842</a> <span class="preprocessor"></span><span class="preprocessor">#define    CPHA     2</span>
<a name="l00843"></a><a class="code" href="a00023.html#984d8c32115e5fab00e6c59491320c88">00843</a> <span class="preprocessor"></span><span class="preprocessor">#define    SPR1     1</span>
<a name="l00844"></a><a class="code" href="a00023.html#5d7b5d4f72c7dd21a2bcbabc29e1e084">00844</a> <span class="preprocessor"></span><span class="preprocessor">#define    SPR0     0</span>
<a name="l00845"></a>00845 <span class="preprocessor"></span>
<a name="l00846"></a>00846 <span class="comment">/* SPSR : SPI Status Register */</span>
<a name="l00847"></a><a class="code" href="a00023.html#c345ddc9e794f439292ab0019d53c226">00847</a> <span class="preprocessor">#define    SPIF     7</span>
<a name="l00848"></a><a class="code" href="a00023.html#32eb1801f1dddc0d4079ea5fa3c0934b">00848</a> <span class="preprocessor"></span><span class="preprocessor">#define    WCOL     6</span>
<a name="l00849"></a><a class="code" href="a00023.html#5bc55b7a341a8859926cfa4de603404c">00849</a> <span class="preprocessor"></span><span class="preprocessor">#define    SPI2X    0</span>
<a name="l00850"></a>00850 <span class="preprocessor"></span>
<a name="l00851"></a>00851 <span class="comment">/* ACSR : Analog Comparator Control and Status Register */</span>
<a name="l00852"></a><a class="code" href="a00023.html#9d9fc588614c892e51e3eb2ece56e2c4">00852</a> <span class="preprocessor">#define    ACD      7</span>
<a name="l00853"></a><a class="code" href="a00023.html#618f044771ce6de8166d4369b7c5c319">00853</a> <span class="preprocessor"></span><span class="preprocessor">#define    ACBG     6</span>
<a name="l00854"></a><a class="code" href="a00023.html#02908abbab8b682387fd6bd7aa771289">00854</a> <span class="preprocessor"></span><span class="preprocessor">#define    ACO      5</span>
<a name="l00855"></a><a class="code" href="a00023.html#66fa888d287a0c9b9ae466b7a1257edb">00855</a> <span class="preprocessor"></span><span class="preprocessor">#define    ACI      4</span>
<a name="l00856"></a><a class="code" href="a00023.html#68385fc67aecdb3c8412979d21200fcf">00856</a> <span class="preprocessor"></span><span class="preprocessor">#define    ACIE     3</span>
<a name="l00857"></a><a class="code" href="a00023.html#47330ec8a053a13026ca7c660d3d827c">00857</a> <span class="preprocessor"></span><span class="preprocessor">#define    ACIC     2</span>
<a name="l00858"></a><a class="code" href="a00023.html#1a5c78cb099adffc934c194e431dc677">00858</a> <span class="preprocessor"></span><span class="preprocessor">#define    ACIS1    1</span>
<a name="l00859"></a><a class="code" href="a00023.html#3bc5bbcedea4af9f5509a50e87d643c4">00859</a> <span class="preprocessor"></span><span class="preprocessor">#define    ACIS0    0</span>
<a name="l00860"></a>00860 <span class="preprocessor"></span>
<a name="l00861"></a>00861 <span class="comment">/* OCDR : On-Chip Debug Register */</span>
<a name="l00862"></a><a class="code" href="a00023.html#4a0661d0a6fdf3811c3ce4ac08202822">00862</a> <span class="preprocessor">#define    IDRD     7</span>
<a name="l00863"></a><a class="code" href="a00023.html#4a4cfe0bd2b1ab9a5491b69c49c08f67">00863</a> <span class="preprocessor"></span><span class="preprocessor">#define    OCDR7    7</span>
<a name="l00864"></a><a class="code" href="a00023.html#082b7ae385bb1d0d54f727cef19478ca">00864</a> <span class="preprocessor"></span><span class="preprocessor">#define    OCDR6    6</span>
<a name="l00865"></a><a class="code" href="a00023.html#4add200e3fc5dbe5f587af9de1310a88">00865</a> <span class="preprocessor"></span><span class="preprocessor">#define    OCDR5    5</span>
<a name="l00866"></a><a class="code" href="a00023.html#6a189b90ec88a02aa19b6542e774e378">00866</a> <span class="preprocessor"></span><span class="preprocessor">#define    OCDR4    4</span>
<a name="l00867"></a><a class="code" href="a00023.html#4097c69e3329ffa73b59448c5527cc1c">00867</a> <span class="preprocessor"></span><span class="preprocessor">#define    OCDR3    3</span>
<a name="l00868"></a><a class="code" href="a00023.html#d5ccfd6f2cd16436a8e88f06cf0437c2">00868</a> <span class="preprocessor"></span><span class="preprocessor">#define    OCDR2    2</span>
<a name="l00869"></a><a class="code" href="a00023.html#82ec55dcd63e0c5e374edd2c99d081a7">00869</a> <span class="preprocessor"></span><span class="preprocessor">#define    OCDR1    1</span>
<a name="l00870"></a><a class="code" href="a00023.html#2167de56db14dbc7558ce753dc46d416">00870</a> <span class="preprocessor"></span><span class="preprocessor">#define    OCDR0    0</span>
<a name="l00871"></a>00871 <span class="preprocessor"></span>
<a name="l00872"></a>00872 <span class="comment">/* SMCR : Sleep Mode Control Register */</span>
<a name="l00873"></a><a class="code" href="a00023.html#6a780eaf20c50426a8ef3c2ff4d7c83f">00873</a> <span class="preprocessor">#define    SM2      3</span>
<a name="l00874"></a><a class="code" href="a00023.html#599c90139ad6cb274b0ddbae3431138f">00874</a> <span class="preprocessor"></span><span class="preprocessor">#define    SM1      2</span>
<a name="l00875"></a><a class="code" href="a00023.html#b2240cae53c3a31fe8887a38a6fc52ca">00875</a> <span class="preprocessor"></span><span class="preprocessor">#define    SM0      1</span>
<a name="l00876"></a><a class="code" href="a00023.html#18bbe716f5be6adbd2150139244c0262">00876</a> <span class="preprocessor"></span><span class="preprocessor">#define    SE       0</span>
<a name="l00877"></a>00877 <span class="preprocessor"></span>
<a name="l00878"></a>00878 <span class="comment">/* MCUSR : MCU general Status Register */</span>
<a name="l00879"></a><a class="code" href="a00023.html#29c891c9cb91f9d811ca565edeb562af">00879</a> <span class="preprocessor">#define    JTRF     4</span>
<a name="l00880"></a><a class="code" href="a00023.html#45145ea0b2b12072c85a21dac3e561ba">00880</a> <span class="preprocessor"></span><span class="preprocessor">#define    WDRF     3</span>
<a name="l00881"></a><a class="code" href="a00023.html#0912c9a8a7c161ee16406cb92c9a2adf">00881</a> <span class="preprocessor"></span><span class="preprocessor">#define    BORF     2</span>
<a name="l00882"></a><a class="code" href="a00023.html#dbe30bf41168db58e7466f97b1844fab">00882</a> <span class="preprocessor"></span><span class="preprocessor">#define    EXTRF    1</span>
<a name="l00883"></a><a class="code" href="a00023.html#2c87e8b70af188b48cdfd9f15a103532">00883</a> <span class="preprocessor"></span><span class="preprocessor">#define    PORF     0</span>
<a name="l00884"></a>00884 <span class="preprocessor"></span>
<a name="l00885"></a>00885 <span class="comment">/* MCUCR : MCU general Control Register */</span>
<a name="l00886"></a><a class="code" href="a00023.html#ef154e3c8acfb7ee49d474b170bf92c8">00886</a> <span class="preprocessor">#define    JTD      7</span>
<a name="l00887"></a><a class="code" href="a00023.html#1bf596acab69acf83d04d402d7a0bb46">00887</a> <span class="preprocessor"></span><span class="preprocessor">#define    PUD      4</span>
<a name="l00888"></a><a class="code" href="a00023.html#121c92086e41c7c59eb6d668f5b42509">00888</a> <span class="preprocessor"></span><span class="preprocessor">#define    IVSEL    1</span>
<a name="l00889"></a><a class="code" href="a00023.html#aa649fb5a627753c81bd715a9c0d03a5">00889</a> <span class="preprocessor"></span><span class="preprocessor">#define    IVCE     0</span>
<a name="l00890"></a>00890 <span class="preprocessor"></span>
<a name="l00891"></a>00891 <span class="comment">/* SPMCR : Store Program Memory Control and Status Register */</span>
<a name="l00892"></a><a class="code" href="a00023.html#329641c9248b0e7bf4b4b65b15abf5ee">00892</a> <span class="preprocessor">#define    SPMIE    7</span>
<a name="l00893"></a><a class="code" href="a00023.html#4edc02641a7918b8ffdf3a5c87822682">00893</a> <span class="preprocessor"></span><span class="preprocessor">#define    RWWSB    6</span>
<a name="l00894"></a><a class="code" href="a00023.html#ec0baa09316ba65dd3073c8b790996d3">00894</a> <span class="preprocessor"></span><span class="preprocessor">#define    SIGRD    5</span>
<a name="l00895"></a><a class="code" href="a00023.html#c382fbac4c539a9a684860d2cb95af9e">00895</a> <span class="preprocessor"></span><span class="preprocessor">#define    RWWSRE   4</span>
<a name="l00896"></a><a class="code" href="a00023.html#c465f29df777b5609700a1cb93dac4ef">00896</a> <span class="preprocessor"></span><span class="preprocessor">#define    BLBSET   3</span>
<a name="l00897"></a><a class="code" href="a00023.html#18291979652eb1e09f6c47711678b294">00897</a> <span class="preprocessor"></span><span class="preprocessor">#define    PGWRT    2</span>
<a name="l00898"></a><a class="code" href="a00023.html#c8d97fae947f5afbd8bac40329710524">00898</a> <span class="preprocessor"></span><span class="preprocessor">#define    PGERS    1</span>
<a name="l00899"></a><a class="code" href="a00023.html#0deaf642f857922fa6989ab78b0a0577">00899</a> <span class="preprocessor"></span><span class="preprocessor">#define    SPMEN    0</span>
<a name="l00900"></a>00900 <span class="preprocessor"></span>
<a name="l00901"></a>00901 <span class="comment">/* RAMPZ : RAM Page Z Select Register */</span>
<a name="l00902"></a><a class="code" href="a00023.html#939fe9ad054bec67af5c0d7b1996fdcf">00902</a> <span class="preprocessor">#define    RAMPZ0   0</span>
<a name="l00903"></a>00903 <span class="preprocessor"></span>
<a name="l00904"></a>00904 <span class="comment">/* SPH : Stack Pointer High */</span>
<a name="l00905"></a><a class="code" href="a00023.html#2bfcf4c34571a87faff7241a4aace3d9">00905</a> <span class="preprocessor">#define    SP15     7</span>
<a name="l00906"></a><a class="code" href="a00023.html#3cb57d560d52638c6658e0c1ab0a6e52">00906</a> <span class="preprocessor"></span><span class="preprocessor">#define    SP14     6</span>
<a name="l00907"></a><a class="code" href="a00023.html#156224af71be58e6a76ed26b6b630ec4">00907</a> <span class="preprocessor"></span><span class="preprocessor">#define    SP13     5</span>
<a name="l00908"></a><a class="code" href="a00023.html#6482c117e8a069dd8669168fbe92cee7">00908</a> <span class="preprocessor"></span><span class="preprocessor">#define    SP12     4</span>
<a name="l00909"></a><a class="code" href="a00023.html#2eeed5387afe6bfc4f1ba211cfe26553">00909</a> <span class="preprocessor"></span><span class="preprocessor">#define    SP11     3</span>
<a name="l00910"></a><a class="code" href="a00023.html#7df2aba2048448a4ec4b5d00caa92a63">00910</a> <span class="preprocessor"></span><span class="preprocessor">#define    SP10     2</span>
<a name="l00911"></a><a class="code" href="a00023.html#0425fe0c172b7b229a514b272b0ba32a">00911</a> <span class="preprocessor"></span><span class="preprocessor">#define    SP9      1</span>
<a name="l00912"></a><a class="code" href="a00023.html#63cc4bb70ab0a513a0a87634bd230c82">00912</a> <span class="preprocessor"></span><span class="preprocessor">#define    SP8      0</span>
<a name="l00913"></a>00913 <span class="preprocessor"></span>
<a name="l00914"></a>00914 <span class="comment">/* SPL : Stack Pointer Low */</span>
<a name="l00915"></a><a class="code" href="a00023.html#9eb42c2c672f2d6a6287d1bae88a76ba">00915</a> <span class="preprocessor">#define    SP7      7</span>
<a name="l00916"></a><a class="code" href="a00023.html#02aa59a9aee56dee2e41c42f5f819afe">00916</a> <span class="preprocessor"></span><span class="preprocessor">#define    SP6      6</span>
<a name="l00917"></a><a class="code" href="a00023.html#f70307dbddd352bbf35d615349ed160c">00917</a> <span class="preprocessor"></span><span class="preprocessor">#define    SP5      5</span>
<a name="l00918"></a><a class="code" href="a00023.html#bd95129a60355dba02b1a7db215be4f0">00918</a> <span class="preprocessor"></span><span class="preprocessor">#define    SP4      4</span>
<a name="l00919"></a><a class="code" href="a00023.html#1da9c4a91660fede4ab27419b1276b2f">00919</a> <span class="preprocessor"></span><span class="preprocessor">#define    SP3      3</span>
<a name="l00920"></a><a class="code" href="a00023.html#ce7e5db5b04a3dcbcb3fcf64d725d663">00920</a> <span class="preprocessor"></span><span class="preprocessor">#define    SP2      2</span>
<a name="l00921"></a><a class="code" href="a00023.html#e68e6900c980a044714c2fa1b59c57a6">00921</a> <span class="preprocessor"></span><span class="preprocessor">#define    SP1      1</span>
<a name="l00922"></a><a class="code" href="a00023.html#5588ae260e9757e8666dfbcdc83cd175">00922</a> <span class="preprocessor"></span><span class="preprocessor">#define    SP0      0</span>
<a name="l00923"></a>00923 <span class="preprocessor"></span>
<a name="l00924"></a>00924 <span class="comment">/* WTDCR : Watchdog Timer Control Register */</span>
<a name="l00925"></a><a class="code" href="a00023.html#406dc7850f57621df80f204c5167f69a">00925</a> <span class="preprocessor">#define    WDIF     7</span>
<a name="l00926"></a><a class="code" href="a00023.html#dfd54681c1bc4082de1c73ee60b36f5b">00926</a> <span class="preprocessor"></span><span class="preprocessor">#define    WDIE     6</span>
<a name="l00927"></a><a class="code" href="a00023.html#893c458a0cca8ea84b427865506e11d3">00927</a> <span class="preprocessor"></span><span class="preprocessor">#define    WDP3     5</span>
<a name="l00928"></a><a class="code" href="a00023.html#a196694182ec8f1af2cf6b785cd96f82">00928</a> <span class="preprocessor"></span><span class="preprocessor">#define    WDCE     4</span>
<a name="l00929"></a><a class="code" href="a00023.html#1b4d6154fb53c837ca00a456b8b52a87">00929</a> <span class="preprocessor"></span><span class="preprocessor">#define    WDE      3</span>
<a name="l00930"></a><a class="code" href="a00023.html#4e62478e3dadf6360a69793ef510a4b8">00930</a> <span class="preprocessor"></span><span class="preprocessor">#define    WDP2     2</span>
<a name="l00931"></a><a class="code" href="a00023.html#f6ca13cdbe06a72b137056fc300a6933">00931</a> <span class="preprocessor"></span><span class="preprocessor">#define    WDP1     1</span>
<a name="l00932"></a><a class="code" href="a00023.html#b0091d084b34fd9a0f4f1e6edaf7789a">00932</a> <span class="preprocessor"></span><span class="preprocessor">#define    WDP0     0</span>
<a name="l00933"></a>00933 <span class="preprocessor"></span>
<a name="l00934"></a>00934 <span class="comment">/* CLKPR : Source Clock Prescaler Register */</span>
<a name="l00935"></a><a class="code" href="a00023.html#4ad90a64e72436680bb2f5f5bbf70a6c">00935</a> <span class="preprocessor">#define    CKLPCE   7</span>
<a name="l00936"></a><a class="code" href="a00023.html#788ce4bb0bd25f48505d86e40a59416d">00936</a> <span class="preprocessor"></span><span class="preprocessor">#define    CLKPCE   7 //for compatiblity</span>
<a name="l00937"></a><a class="code" href="a00023.html#e9f26bb37e8a28cfb6acd035c0429e75">00937</a> <span class="preprocessor"></span><span class="preprocessor">#define    CKLPS3   3</span>
<a name="l00938"></a><a class="code" href="a00023.html#020ea6cd48133685132ff667c2cb192d">00938</a> <span class="preprocessor"></span><span class="preprocessor">#define    CKLPS2   2</span>
<a name="l00939"></a><a class="code" href="a00023.html#33077cb537b922533490fa61956e142f">00939</a> <span class="preprocessor"></span><span class="preprocessor">#define    CKLPS1   1</span>
<a name="l00940"></a><a class="code" href="a00023.html#4081b4f073b4e2b103cc730f904f787b">00940</a> <span class="preprocessor"></span><span class="preprocessor">#define    CKLPS0   0</span>
<a name="l00941"></a>00941 <span class="preprocessor"></span>
<a name="l00942"></a>00942 <span class="comment">/* TIMSK0 : Timer Interrupt Mask Register0 */</span>
<a name="l00943"></a><a class="code" href="a00023.html#c98c7a82e6a9ad5206ab266bab0a2bbd">00943</a> <span class="preprocessor">#define    OCIE0B   2</span>
<a name="l00944"></a><a class="code" href="a00023.html#c325db3b29e23d531e8a07a6ec48aa1e">00944</a> <span class="preprocessor"></span><span class="preprocessor">#define    OCIE0A   1</span>
<a name="l00945"></a><a class="code" href="a00023.html#eb0694110f1678875ff68e0c7fa406db">00945</a> <span class="preprocessor"></span><span class="preprocessor">#define    TOIE0    0</span>
<a name="l00946"></a>00946 <span class="preprocessor"></span>
<a name="l00947"></a>00947 <span class="comment">/* TIMSK1 : Timer Interrupt Mask Register1 */</span>
<a name="l00948"></a><a class="code" href="a00023.html#fb6dbb1ff303347872a253df44d4b535">00948</a> <span class="preprocessor">#define    ICIE1    5</span>
<a name="l00949"></a><a class="code" href="a00023.html#291b0452dd414ffc043e30f7e8f424e6">00949</a> <span class="preprocessor"></span><span class="preprocessor">#define    OCIE1C   3</span>
<a name="l00950"></a><a class="code" href="a00023.html#c4f336f2b6964a5b8f995706c29cf8e4">00950</a> <span class="preprocessor"></span><span class="preprocessor">#define    OCIE1B   2</span>
<a name="l00951"></a><a class="code" href="a00023.html#aabe2b1f537a58a532bd8d61a21f597c">00951</a> <span class="preprocessor"></span><span class="preprocessor">#define    OCIE1A   1</span>
<a name="l00952"></a><a class="code" href="a00023.html#1c2108f0573584f88d756e12dd3eb334">00952</a> <span class="preprocessor"></span><span class="preprocessor">#define    TOIE1    0</span>
<a name="l00953"></a>00953 <span class="preprocessor"></span>
<a name="l00954"></a>00954 <span class="comment">/* TIMSK2 : Timer Interrupt Mask Register2 */</span>
<a name="l00955"></a><a class="code" href="a00023.html#007fa1c17dd79438de6f3e1fb2464778">00955</a> <span class="preprocessor">#define    OCIE2A   1</span>
<a name="l00956"></a><a class="code" href="a00023.html#554f6517348c66bd449c9970d606457c">00956</a> <span class="preprocessor"></span><span class="preprocessor">#define    TOIE2    0</span>
<a name="l00957"></a>00957 <span class="preprocessor"></span>
<a name="l00958"></a>00958 <span class="comment">/* TIMSK3 : Timer Interrupt Mask Register3 */</span>
<a name="l00959"></a><a class="code" href="a00023.html#81b361b10173bc5df743e5bd7035d12c">00959</a> <span class="preprocessor">#define    ICIE3    5</span>
<a name="l00960"></a><a class="code" href="a00023.html#330d950a26cda54653dc11c0214ebe46">00960</a> <span class="preprocessor"></span><span class="preprocessor">#define    OCIE3C   3</span>
<a name="l00961"></a><a class="code" href="a00023.html#ea259a93b8c2ddd0c2ede66ed2faf4f3">00961</a> <span class="preprocessor"></span><span class="preprocessor">#define    OCIE3B   2</span>
<a name="l00962"></a><a class="code" href="a00023.html#95d61ba3a664ebed3539784aa39c474f">00962</a> <span class="preprocessor"></span><span class="preprocessor">#define    OCIE3A   1</span>
<a name="l00963"></a><a class="code" href="a00023.html#e359573ce5cbb77c94235d7eec0c1648">00963</a> <span class="preprocessor"></span><span class="preprocessor">#define    TOIE3    0</span>
<a name="l00964"></a>00964 <span class="preprocessor"></span>
<a name="l00965"></a>00965 <span class="comment">/* XMCRA : External Memory Control A Register */</span>
<a name="l00966"></a><a class="code" href="a00023.html#dd135e01cb2e887827efe7c075cece38">00966</a> <span class="preprocessor">#define    SRE      7</span>
<a name="l00967"></a><a class="code" href="a00023.html#0de2a4297fb95061675046533376e1a7">00967</a> <span class="preprocessor"></span><span class="preprocessor">#define    SRL2     6</span>
<a name="l00968"></a><a class="code" href="a00023.html#f9cebbab0867727bb74dba3d64b576ab">00968</a> <span class="preprocessor"></span><span class="preprocessor">#define    SRL1     5</span>
<a name="l00969"></a><a class="code" href="a00023.html#0b48c814a0b144aca9785f77c6bf616b">00969</a> <span class="preprocessor"></span><span class="preprocessor">#define    SRL0     4</span>
<a name="l00970"></a><a class="code" href="a00023.html#fc4f868433d90253c79d06de5b8973fa">00970</a> <span class="preprocessor"></span><span class="preprocessor">#define    SRW11    3</span>
<a name="l00971"></a><a class="code" href="a00023.html#c7d80002fc1da91cbd48f604b899606f">00971</a> <span class="preprocessor"></span><span class="preprocessor">#define    SRW10    2</span>
<a name="l00972"></a><a class="code" href="a00023.html#27d9095ebccd72f673dbadf439540668">00972</a> <span class="preprocessor"></span><span class="preprocessor">#define    SRW01    1</span>
<a name="l00973"></a><a class="code" href="a00023.html#86a00bacdf1034ee8ea57be52b2e2e3b">00973</a> <span class="preprocessor"></span><span class="preprocessor">#define    SRW00    0</span>
<a name="l00974"></a>00974 <span class="preprocessor"></span>
<a name="l00975"></a>00975 <span class="comment">/* XMCRB : External Memory Control B Register */</span>
<a name="l00976"></a><a class="code" href="a00023.html#02818f07faa4094477853012e004b715">00976</a> <span class="preprocessor">#define    XMBK     7</span>
<a name="l00977"></a><a class="code" href="a00023.html#8dcfe68fe0fb4622d5c4ed4b6795d7dd">00977</a> <span class="preprocessor"></span><span class="preprocessor">#define    XMM2     2</span>
<a name="l00978"></a><a class="code" href="a00023.html#03bb5958fd5f44b944f4af25210ed971">00978</a> <span class="preprocessor"></span><span class="preprocessor">#define    XMM1     1</span>
<a name="l00979"></a><a class="code" href="a00023.html#c3f5b232e92c4d0c299c467672fef887">00979</a> <span class="preprocessor"></span><span class="preprocessor">#define    XMM0     0</span>
<a name="l00980"></a>00980 <span class="preprocessor"></span>
<a name="l00981"></a>00981 <span class="comment">/* ADCSRA : ADC Control and Status Register A*/</span>
<a name="l00982"></a><a class="code" href="a00023.html#b62994fd9abf1256630af0bb45a16894">00982</a> <span class="preprocessor">#define    ADEN     7</span>
<a name="l00983"></a><a class="code" href="a00023.html#451b39189e8785b2e744d966747cd723">00983</a> <span class="preprocessor"></span><span class="preprocessor">#define    ADSC     6</span>
<a name="l00984"></a><a class="code" href="a00023.html#60aed9ca943d0ff850fad4b0d87224c3">00984</a> <span class="preprocessor"></span><span class="preprocessor">#define    ADATE    5</span>
<a name="l00985"></a><a class="code" href="a00023.html#a6e9fb2f7a67b64b043a70c45e6bb6ab">00985</a> <span class="preprocessor"></span><span class="preprocessor">#define    ADIF     4</span>
<a name="l00986"></a><a class="code" href="a00023.html#93bb0999dda02a08a826d3967eba4862">00986</a> <span class="preprocessor"></span><span class="preprocessor">#define    ADIE     3</span>
<a name="l00987"></a><a class="code" href="a00023.html#82d528fed7fc3168b4ad9aa658dead54">00987</a> <span class="preprocessor"></span><span class="preprocessor">#define    ADPS2    2</span>
<a name="l00988"></a><a class="code" href="a00023.html#ddc156f881e3399cb82eb8c4e97f7273">00988</a> <span class="preprocessor"></span><span class="preprocessor">#define    ADPS1    1</span>
<a name="l00989"></a><a class="code" href="a00023.html#4e43f206527dc6a2e23deef340dac55a">00989</a> <span class="preprocessor"></span><span class="preprocessor">#define    ADPS0    0</span>
<a name="l00990"></a>00990 <span class="preprocessor"></span>
<a name="l00991"></a>00991 <span class="comment">/* ADCSRB : ADC Control and Status Register B*/</span>
<a name="l00992"></a><a class="code" href="a00023.html#94bebcbae5e173e71c2c8b5c9f7bc2f3">00992</a> <span class="preprocessor">#define    ADHSM   7</span>
<a name="l00993"></a><a class="code" href="a00023.html#0a087b025a6b5cbe0ceac9cd6b915180">00993</a> <span class="preprocessor"></span><span class="preprocessor">#define    ACME     6</span>
<a name="l00994"></a><a class="code" href="a00023.html#9feed42878342da5bc2b4ec6bb2ec2c9">00994</a> <span class="preprocessor"></span><span class="preprocessor">#define    ADST2    2</span>
<a name="l00995"></a><a class="code" href="a00023.html#a517cf593c07ba248e77e99ebed0e2af">00995</a> <span class="preprocessor"></span><span class="preprocessor">#define    ADST1    1</span>
<a name="l00996"></a><a class="code" href="a00023.html#ffd14ebc61fe6335db7d789a63a3a700">00996</a> <span class="preprocessor"></span><span class="preprocessor">#define    ADST0    0</span>
<a name="l00997"></a>00997 <span class="preprocessor"></span>
<a name="l00998"></a>00998 <span class="comment">/* ADMUX : ADC Multiplexer Selection Register */</span>
<a name="l00999"></a><a class="code" href="a00023.html#86fad52a175310d14548553c9896b5e0">00999</a> <span class="preprocessor">#define    REFS1    7</span>
<a name="l01000"></a><a class="code" href="a00023.html#dcd6005ae15cd3dae7ba5b9efd60168e">01000</a> <span class="preprocessor"></span><span class="preprocessor">#define    REFS0    6</span>
<a name="l01001"></a><a class="code" href="a00023.html#9e7e5e7497a5757b3727aea755dc1a62">01001</a> <span class="preprocessor"></span><span class="preprocessor">#define    ADLAR    5</span>
<a name="l01002"></a><a class="code" href="a00023.html#e57719d697ad64cfbb906a526c13a077">01002</a> <span class="preprocessor"></span><span class="preprocessor">#define    MUX4     4</span>
<a name="l01003"></a><a class="code" href="a00023.html#e41d2715209a696a9d982fae8e71e858">01003</a> <span class="preprocessor"></span><span class="preprocessor">#define    MUX3     3</span>
<a name="l01004"></a><a class="code" href="a00023.html#26c0253c5e08714a083f74c77906cd75">01004</a> <span class="preprocessor"></span><span class="preprocessor">#define    MUX2     2</span>
<a name="l01005"></a><a class="code" href="a00023.html#d61b5b34a8e0e90949fc9b0db1dac936">01005</a> <span class="preprocessor"></span><span class="preprocessor">#define    MUX1     1</span>
<a name="l01006"></a><a class="code" href="a00023.html#9ee82e35e3067961f3eeee8ceb0019ac">01006</a> <span class="preprocessor"></span><span class="preprocessor">#define    MUX0     0</span>
<a name="l01007"></a>01007 <span class="preprocessor"></span>
<a name="l01008"></a>01008 <span class="comment">/* TCCR1A : Timer/Counter 1 Control Register A */</span>
<a name="l01009"></a><a class="code" href="a00023.html#b6f03e07dc3f57f69a663288b94ba330">01009</a> <span class="preprocessor">#define    COM1A1   7</span>
<a name="l01010"></a><a class="code" href="a00023.html#79e65784306d184a9cfc362e6dbf0706">01010</a> <span class="preprocessor"></span><span class="preprocessor">#define    COM1A0   6</span>
<a name="l01011"></a><a class="code" href="a00023.html#104e8d7b4acc562eb73a3a3bcf6ac0b5">01011</a> <span class="preprocessor"></span><span class="preprocessor">#define    COM1B1   5</span>
<a name="l01012"></a><a class="code" href="a00023.html#5079adb3f72dd4bff07d2f10880118a9">01012</a> <span class="preprocessor"></span><span class="preprocessor">#define    COM1B0   4</span>
<a name="l01013"></a><a class="code" href="a00023.html#272ac1a812e2488c0e1b6e174277b1a3">01013</a> <span class="preprocessor"></span><span class="preprocessor">#define    COM1C1   3</span>
<a name="l01014"></a><a class="code" href="a00023.html#41c3f56c38b0260d9faacc29d8fca4da">01014</a> <span class="preprocessor"></span><span class="preprocessor">#define    COM1C0   2</span>
<a name="l01015"></a><a class="code" href="a00023.html#f78ed5576128cae9b496ff584162dd85">01015</a> <span class="preprocessor"></span><span class="preprocessor">#define    WGM11    1</span>
<a name="l01016"></a><a class="code" href="a00023.html#c614ffec64ba694e3fb1e15ca9c141fe">01016</a> <span class="preprocessor"></span><span class="preprocessor">#define    WGM10    0</span>
<a name="l01017"></a>01017 <span class="preprocessor"></span>
<a name="l01018"></a>01018 <span class="comment">/* TCCR1B : Timer/Counter 1 Control Register B */</span>
<a name="l01019"></a><a class="code" href="a00023.html#91a4af464bdf0e04d1224f7a98fe24b8">01019</a> <span class="preprocessor">#define    ICNC1    7</span>
<a name="l01020"></a><a class="code" href="a00023.html#eb38859615fd4ecd3490dcfa43fcaf3b">01020</a> <span class="preprocessor"></span><span class="preprocessor">#define    ICES1    6</span>
<a name="l01021"></a><a class="code" href="a00023.html#1f75f2ed6f78fcdbf4766b4ec7fb3bd4">01021</a> <span class="preprocessor"></span><span class="preprocessor">#define    WGM13    4</span>
<a name="l01022"></a><a class="code" href="a00023.html#343881ccb2a78c75edbc1997e507f462">01022</a> <span class="preprocessor"></span><span class="preprocessor">#define    WGM12    3</span>
<a name="l01023"></a><a class="code" href="a00023.html#da43a212f1f6610e4b00529c29b3231a">01023</a> <span class="preprocessor"></span><span class="preprocessor">#define    CS12     2</span>
<a name="l01024"></a><a class="code" href="a00023.html#d4d8be0f72bb559a3b20c0dec2edb13a">01024</a> <span class="preprocessor"></span><span class="preprocessor">#define    CS11     1</span>
<a name="l01025"></a><a class="code" href="a00023.html#0d56ad8731ae2e957a1f7b9085ec1fa8">01025</a> <span class="preprocessor"></span><span class="preprocessor">#define    CS10     0</span>
<a name="l01026"></a>01026 <span class="preprocessor"></span>
<a name="l01027"></a>01027 <span class="comment">/* TCCR1C : Timer/Counter 1 Control Register C */</span>
<a name="l01028"></a><a class="code" href="a00023.html#8d5d8b3916668dfde40fe216f6f28797">01028</a> <span class="preprocessor">#define    FOC1A    7</span>
<a name="l01029"></a><a class="code" href="a00023.html#450cdc1715c722a372a88b5e9b76a9bc">01029</a> <span class="preprocessor"></span><span class="preprocessor">#define    FOC1B    6</span>
<a name="l01030"></a><a class="code" href="a00023.html#5dbddbb575e2ca4ba8b898d4b4abe1bd">01030</a> <span class="preprocessor"></span><span class="preprocessor">#define    FOC1C    5</span>
<a name="l01031"></a>01031 <span class="preprocessor"></span>
<a name="l01032"></a>01032 <span class="comment">/* TCCR3A : Timer/Counter 3 Control Register A */</span>
<a name="l01033"></a><a class="code" href="a00023.html#9e50632b16cc6281a43200756d00c2a6">01033</a> <span class="preprocessor">#define    COM3A1   7</span>
<a name="l01034"></a><a class="code" href="a00023.html#63a77d09e3a05e840db1fd5760c380af">01034</a> <span class="preprocessor"></span><span class="preprocessor">#define    COM3A0   6</span>
<a name="l01035"></a><a class="code" href="a00023.html#4f93bff38aeea57999473da794bb8594">01035</a> <span class="preprocessor"></span><span class="preprocessor">#define    COM3B1   5</span>
<a name="l01036"></a><a class="code" href="a00023.html#fd2e4689eb3d694cb6bde821930adbf8">01036</a> <span class="preprocessor"></span><span class="preprocessor">#define    COM3B0   4</span>
<a name="l01037"></a><a class="code" href="a00023.html#01b41426c2dd803147e9bd2d8275ddba">01037</a> <span class="preprocessor"></span><span class="preprocessor">#define    COM3C1   3</span>
<a name="l01038"></a><a class="code" href="a00023.html#0378377e313aeef12d5a0de57a1e1904">01038</a> <span class="preprocessor"></span><span class="preprocessor">#define    COM3C0   2</span>
<a name="l01039"></a><a class="code" href="a00023.html#f020eafa70baaf31181ba35cb5bd2716">01039</a> <span class="preprocessor"></span><span class="preprocessor">#define    WGM31    1</span>
<a name="l01040"></a><a class="code" href="a00023.html#796a7a367516311a2a8bfd9648dbff22">01040</a> <span class="preprocessor"></span><span class="preprocessor">#define    WGM30    0</span>
<a name="l01041"></a>01041 <span class="preprocessor"></span>
<a name="l01042"></a>01042 <span class="comment">/* TCCR3B : Timer/Counter 3 Control Register B */</span>
<a name="l01043"></a><a class="code" href="a00023.html#6a839c3ad20165330387efcf9c31a6cf">01043</a> <span class="preprocessor">#define    ICNC3    7</span>
<a name="l01044"></a><a class="code" href="a00023.html#a572e827e44bae0ca49c812775670a2f">01044</a> <span class="preprocessor"></span><span class="preprocessor">#define    ICES3    6</span>
<a name="l01045"></a><a class="code" href="a00023.html#5327f52025a4984c091051ca32082804">01045</a> <span class="preprocessor"></span><span class="preprocessor">#define    WGM33    4</span>
<a name="l01046"></a><a class="code" href="a00023.html#f85b477d8847954f10a84ecdac681b48">01046</a> <span class="preprocessor"></span><span class="preprocessor">#define    WGM32    3</span>
<a name="l01047"></a><a class="code" href="a00023.html#798b9b30c2c0e4cca80d8b402cce8372">01047</a> <span class="preprocessor"></span><span class="preprocessor">#define    CS32     2</span>
<a name="l01048"></a><a class="code" href="a00023.html#dd398f25d99d17118f752fba096b7dc9">01048</a> <span class="preprocessor"></span><span class="preprocessor">#define    CS31     1</span>
<a name="l01049"></a><a class="code" href="a00023.html#f24874d5e323a0e5ba3dcd4ed7fa9104">01049</a> <span class="preprocessor"></span><span class="preprocessor">#define    CS30     0</span>
<a name="l01050"></a>01050 <span class="preprocessor"></span>
<a name="l01051"></a>01051 <span class="comment">/* TCCR3C : Timer/Counter 3 Control Register C */</span>
<a name="l01052"></a><a class="code" href="a00023.html#404667b5c9251d7004c2733cb618dabe">01052</a> <span class="preprocessor">#define    FOC3A    7</span>
<a name="l01053"></a><a class="code" href="a00023.html#08bb664befe2a8111016f9fad1f790e1">01053</a> <span class="preprocessor"></span><span class="preprocessor">#define    FOC3B    6</span>
<a name="l01054"></a><a class="code" href="a00023.html#9c1883b6db771e66e8461aada2d2bd5e">01054</a> <span class="preprocessor"></span><span class="preprocessor">#define    FOC3C    5</span>
<a name="l01055"></a>01055 <span class="preprocessor"></span>
<a name="l01056"></a>01056 <span class="comment">/* TCCR2A : Timer/Counter 2 Control Register A*/</span>
<a name="l01057"></a><a class="code" href="a00023.html#b6542a20cbdeffa29cdb06ab97679a75">01057</a> <span class="preprocessor">#define    FOC2     7</span>
<a name="l01058"></a><a class="code" href="a00023.html#0a58cbdbaf6a9ae97478ec17c957cb73">01058</a> <span class="preprocessor"></span><span class="preprocessor">#define    WGM20    6</span>
<a name="l01059"></a><a class="code" href="a00023.html#d66c718e424fab11f4657fa5b9cf3ec1">01059</a> <span class="preprocessor"></span><span class="preprocessor">#define    COM21    5</span>
<a name="l01060"></a><a class="code" href="a00023.html#9b176bd39057ad648bab952246b588b2">01060</a> <span class="preprocessor"></span><span class="preprocessor">#define    COM20    4</span>
<a name="l01061"></a><a class="code" href="a00023.html#bb9e354d14eb4c26c4fac4231a47ccca">01061</a> <span class="preprocessor"></span><span class="preprocessor">#define    WGM21    3</span>
<a name="l01062"></a><a class="code" href="a00023.html#3c98089f1f5ea8ff478836bc11fe43a3">01062</a> <span class="preprocessor"></span><span class="preprocessor">#define    CS22     2</span>
<a name="l01063"></a><a class="code" href="a00023.html#a4fd2ae1b9dfb7dacb743be0271cc204">01063</a> <span class="preprocessor"></span><span class="preprocessor">#define    CS21     1</span>
<a name="l01064"></a><a class="code" href="a00023.html#f9dadcd39cefa7ba6aed1952cd37a187">01064</a> <span class="preprocessor"></span><span class="preprocessor">#define    CS20     0</span>
<a name="l01065"></a>01065 <span class="preprocessor"></span>
<a name="l01066"></a>01066 <span class="comment">/* ASSR : Asynchronous mode Status Register */</span>
<a name="l01067"></a><a class="code" href="a00023.html#8081c48bfd8c696482aec65584f3ba7f">01067</a> <span class="preprocessor">#define    EXCLK    4</span>
<a name="l01068"></a><a class="code" href="a00023.html#29dd91765ee8fbfa6a2edfe924854799">01068</a> <span class="preprocessor"></span><span class="preprocessor">#define    AS2      3</span>
<a name="l01069"></a><a class="code" href="a00023.html#d2b2615d5a2b39851cf9606a4b5c8905">01069</a> <span class="preprocessor"></span><span class="preprocessor">#define    TCN2UB   2</span>
<a name="l01070"></a><a class="code" href="a00023.html#3b2dee03000467b2e9589732a8003d78">01070</a> <span class="preprocessor"></span><span class="preprocessor">#define    OCR2UB   1</span>
<a name="l01071"></a><a class="code" href="a00023.html#ae7067d7090093606c6592ea5cca8971">01071</a> <span class="preprocessor"></span><span class="preprocessor">#define    TCR2UB   0</span>
<a name="l01072"></a>01072 <span class="preprocessor"></span>
<a name="l01073"></a>01073 <span class="comment">/* TWSR : TWI Status Register */</span>
<a name="l01074"></a><a class="code" href="a00023.html#1d26a34a71a82511f63bd26519285476">01074</a> <span class="preprocessor">#define    TWS7     7</span>
<a name="l01075"></a><a class="code" href="a00023.html#f269a85624b2834677712944554cf26c">01075</a> <span class="preprocessor"></span><span class="preprocessor">#define    TWS6     6</span>
<a name="l01076"></a><a class="code" href="a00023.html#01ec6936d3a4578b47742fffdea295d9">01076</a> <span class="preprocessor"></span><span class="preprocessor">#define    TWS5     5</span>
<a name="l01077"></a><a class="code" href="a00023.html#630b02f57fcb9dfd35e5e26ff3b7262e">01077</a> <span class="preprocessor"></span><span class="preprocessor">#define    TWS4     4</span>
<a name="l01078"></a><a class="code" href="a00023.html#ee08877bb8b307767f83a5a6a53c114b">01078</a> <span class="preprocessor"></span><span class="preprocessor">#define    TWS3     3</span>
<a name="l01079"></a><a class="code" href="a00023.html#2e60a0b065bf9fe65b72851349e2c18a">01079</a> <span class="preprocessor"></span><span class="preprocessor">#define    TWPS1    1</span>
<a name="l01080"></a><a class="code" href="a00023.html#103894dd8847c2c6e3f9d894ce39002b">01080</a> <span class="preprocessor"></span><span class="preprocessor">#define    TWPS0    0</span>
<a name="l01081"></a>01081 <span class="preprocessor"></span>
<a name="l01082"></a>01082 <span class="comment">/* TWAR : TWI (slave) Address Register */</span>
<a name="l01083"></a><a class="code" href="a00023.html#27bac0f93cd90cc4d61fe89640ca3c60">01083</a> <span class="preprocessor">#define    TWA6     7</span>
<a name="l01084"></a><a class="code" href="a00023.html#aa0cc7ccbde5e0f16f931e9e8d3055d3">01084</a> <span class="preprocessor"></span><span class="preprocessor">#define    TWA5     6</span>
<a name="l01085"></a><a class="code" href="a00023.html#2a989eb119746792d9337410cd7d2885">01085</a> <span class="preprocessor"></span><span class="preprocessor">#define    TWA4     5</span>
<a name="l01086"></a><a class="code" href="a00023.html#ec25ae32ab60cde20eb539a0e35f5b8d">01086</a> <span class="preprocessor"></span><span class="preprocessor">#define    TWA3     4</span>
<a name="l01087"></a><a class="code" href="a00023.html#f9dda41e3aa813d1182ecc7ff436c758">01087</a> <span class="preprocessor"></span><span class="preprocessor">#define    TWA2     3</span>
<a name="l01088"></a><a class="code" href="a00023.html#d41a474ae5e45f31c30e20ef4b0f0e2c">01088</a> <span class="preprocessor"></span><span class="preprocessor">#define    TWA1     2</span>
<a name="l01089"></a><a class="code" href="a00023.html#0f30882b668e3c0e8abbda7739a81e8b">01089</a> <span class="preprocessor"></span><span class="preprocessor">#define    TWA0     1</span>
<a name="l01090"></a><a class="code" href="a00023.html#131b4ba15c844fcff13e48b3edf30070">01090</a> <span class="preprocessor"></span><span class="preprocessor">#define    TWGCE    0</span>
<a name="l01091"></a>01091 <span class="preprocessor"></span>
<a name="l01092"></a>01092 <span class="comment">/* TWCR : TWI Control Register */</span>
<a name="l01093"></a><a class="code" href="a00023.html#9d4dc07824092a57f666baf5353c577a">01093</a> <span class="preprocessor">#define    TWINT    7</span>
<a name="l01094"></a><a class="code" href="a00023.html#205191792fb2268fe4a3369654723e91">01094</a> <span class="preprocessor"></span><span class="preprocessor">#define    TWEA     6</span>
<a name="l01095"></a><a class="code" href="a00023.html#4174d0286ad8b0d939bc6fa6ee2e20de">01095</a> <span class="preprocessor"></span><span class="preprocessor">#define    TWSTA    5</span>
<a name="l01096"></a><a class="code" href="a00023.html#c78b5829c7975f7da83bcefed9e2ca7a">01096</a> <span class="preprocessor"></span><span class="preprocessor">#define    TWSTO    4</span>
<a name="l01097"></a><a class="code" href="a00023.html#afed5392b7e95bb664ddee8d71946ece">01097</a> <span class="preprocessor"></span><span class="preprocessor">#define    TWWC     3</span>
<a name="l01098"></a><a class="code" href="a00023.html#3a0f310c731efc65e225f0b11d7a9da8">01098</a> <span class="preprocessor"></span><span class="preprocessor">#define    TWEN     2</span>
<a name="l01099"></a><a class="code" href="a00023.html#2ee30f5dc11a4d6d63a8d0d4a072fc2a">01099</a> <span class="preprocessor"></span><span class="preprocessor">#define    TWIE     0</span>
<a name="l01100"></a>01100 <span class="preprocessor"></span>
<a name="l01101"></a>01101 <span class="comment">/* UCSR0A : USART0 Control and Status Register A */</span>
<a name="l01102"></a><a class="code" href="a00023.html#cbddb504ab0e68adc4af0bd2d32a6f99">01102</a> <span class="preprocessor">#define    RXC0     7</span>
<a name="l01103"></a><a class="code" href="a00023.html#e556fcc5c63bfcb5751da89bd8f6bcb3">01103</a> <span class="preprocessor"></span><span class="preprocessor">#define    TXC0     6</span>
<a name="l01104"></a><a class="code" href="a00023.html#e392015221942bde7408352740c43368">01104</a> <span class="preprocessor"></span><span class="preprocessor">#define    UDRE0    5</span>
<a name="l01105"></a><a class="code" href="a00023.html#270bae64c29932fb45add4d34588192c">01105</a> <span class="preprocessor"></span><span class="preprocessor">#define    FE0      4</span>
<a name="l01106"></a><a class="code" href="a00023.html#8c39ae13d19ad0a932503931e03ed765">01106</a> <span class="preprocessor"></span><span class="preprocessor">#define    DOR0     3</span>
<a name="l01107"></a><a class="code" href="a00023.html#0ba4365bbfaeabafd9a971716b39e18f">01107</a> <span class="preprocessor"></span><span class="preprocessor">#define    UPE0     2</span>
<a name="l01108"></a><a class="code" href="a00023.html#f765fa1eab56235dbab161f00d69a5fa">01108</a> <span class="preprocessor"></span><span class="preprocessor">#define    U2X0     1</span>
<a name="l01109"></a><a class="code" href="a00023.html#699638fd46599323a9db18d2739bd481">01109</a> <span class="preprocessor"></span><span class="preprocessor">#define    MPCM0    0</span>
<a name="l01110"></a>01110 <span class="preprocessor"></span>
<a name="l01111"></a>01111 <span class="comment">/* UCSR0B : USART0 Control and Status Register B */</span>
<a name="l01112"></a><a class="code" href="a00023.html#790906757f759fad4325c63ac3b0c9ab">01112</a> <span class="preprocessor">#define    RXCIE0   7</span>
<a name="l01113"></a><a class="code" href="a00023.html#81c6f3daa20eb28ecc75337bee559c84">01113</a> <span class="preprocessor"></span><span class="preprocessor">#define    TXCIE0   6</span>
<a name="l01114"></a><a class="code" href="a00023.html#af5d679b6390e6caa37f8501d03a266d">01114</a> <span class="preprocessor"></span><span class="preprocessor">#define    UDRIE0   5</span>
<a name="l01115"></a><a class="code" href="a00023.html#c11695cf8ce78bca8074ddc11da43586">01115</a> <span class="preprocessor"></span><span class="preprocessor">#define    RXEN0    4</span>
<a name="l01116"></a><a class="code" href="a00023.html#85ebab0cc6f7f45060a63ae97c32d38f">01116</a> <span class="preprocessor"></span><span class="preprocessor">#define    TXEN0    3</span>
<a name="l01117"></a><a class="code" href="a00023.html#ea7450b3102bc9464f56a4d78fe6e258">01117</a> <span class="preprocessor"></span><span class="preprocessor">#define    UCSZ02   2</span>
<a name="l01118"></a><a class="code" href="a00023.html#e68191f257035f149f848df541aa447c">01118</a> <span class="preprocessor"></span><span class="preprocessor">#define    RXB80    1</span>
<a name="l01119"></a><a class="code" href="a00023.html#a178dfb85f4cb2941052ecb58aa069fb">01119</a> <span class="preprocessor"></span><span class="preprocessor">#define    TXB80    0</span>
<a name="l01120"></a>01120 <span class="preprocessor"></span>
<a name="l01121"></a>01121 <span class="comment">/* UCSR0C : USART0 Control and Status Register C */</span>
<a name="l01122"></a><a class="code" href="a00023.html#16895233294847890c698948aa62f439">01122</a> <span class="preprocessor">#define    UMSEL0   6</span>
<a name="l01123"></a><a class="code" href="a00023.html#8f954a1d347c393daefb3511f1714e89">01123</a> <span class="preprocessor"></span><span class="preprocessor">#define    UPM01    5</span>
<a name="l01124"></a><a class="code" href="a00023.html#94d3e15cdf488e24b487900ac9527609">01124</a> <span class="preprocessor"></span><span class="preprocessor">#define    UPM00    4</span>
<a name="l01125"></a><a class="code" href="a00023.html#60fa534d21197371c9a7bc99c4c0289a">01125</a> <span class="preprocessor"></span><span class="preprocessor">#define    USBS0    3</span>
<a name="l01126"></a><a class="code" href="a00023.html#58d3de3766761188ebe46268a9556960">01126</a> <span class="preprocessor"></span><span class="preprocessor">#define    UCSZ01   2</span>
<a name="l01127"></a><a class="code" href="a00023.html#5860c8afad33f2c2ef4fc6d929deb6bd">01127</a> <span class="preprocessor"></span><span class="preprocessor">#define    UCSZ00   1</span>
<a name="l01128"></a><a class="code" href="a00023.html#b8cf0f5fd1387347bbbd9a878e5badd1">01128</a> <span class="preprocessor"></span><span class="preprocessor">#define    UCPOL0   0</span>
<a name="l01129"></a>01129 <span class="preprocessor"></span>
<a name="l01130"></a>01130 <span class="comment">/* UCSR1A : USART1 Control and Status Register A */</span>
<a name="l01131"></a><a class="code" href="a00023.html#307bf22b5a3917d7fccb59b4e2c9ad77">01131</a> <span class="preprocessor">#define    RXC1     7</span>
<a name="l01132"></a><a class="code" href="a00023.html#c53f5f8f2528803b01ad7018fd8a3462">01132</a> <span class="preprocessor"></span><span class="preprocessor">#define    TXC1     6</span>
<a name="l01133"></a><a class="code" href="a00023.html#0db226d93309507b92a73075524b4cc2">01133</a> <span class="preprocessor"></span><span class="preprocessor">#define    UDRE1    5</span>
<a name="l01134"></a><a class="code" href="a00023.html#41006060a3242e450cfb17af798ed11d">01134</a> <span class="preprocessor"></span><span class="preprocessor">#define    FE1      4</span>
<a name="l01135"></a><a class="code" href="a00023.html#2198db74546b5dfeba476acfb240c294">01135</a> <span class="preprocessor"></span><span class="preprocessor">#define    DOR1     3</span>
<a name="l01136"></a><a class="code" href="a00023.html#60ad05813b5f706611e6c1bd07fff056">01136</a> <span class="preprocessor"></span><span class="preprocessor">#define    UPE1     2</span>
<a name="l01137"></a><a class="code" href="a00023.html#3697c2b3d6643fbfc909e94f4d2f2899">01137</a> <span class="preprocessor"></span><span class="preprocessor">#define    U2X1     1</span>
<a name="l01138"></a><a class="code" href="a00023.html#135849c14aef1114a832482f5b47f70e">01138</a> <span class="preprocessor"></span><span class="preprocessor">#define    MPCM1    0</span>
<a name="l01139"></a>01139 <span class="preprocessor"></span>
<a name="l01140"></a>01140 <span class="comment">/* UCSR1B : USART1 Control and Status Register B */</span>
<a name="l01141"></a><a class="code" href="a00023.html#24b44f0ed7b2e79cc028fd69e9cca003">01141</a> <span class="preprocessor">#define    RXCIE1   7</span>
<a name="l01142"></a><a class="code" href="a00023.html#9abbdd83e8cf6c37e7e932688470b566">01142</a> <span class="preprocessor"></span><span class="preprocessor">#define    TXCIE1   6</span>
<a name="l01143"></a><a class="code" href="a00023.html#9b8ad13272fcf5abe3627a110b9bb0fa">01143</a> <span class="preprocessor"></span><span class="preprocessor">#define    UDRIE1   5</span>
<a name="l01144"></a><a class="code" href="a00023.html#97fceecf25b916864d791081d83d92f8">01144</a> <span class="preprocessor"></span><span class="preprocessor">#define    RXEN1    4</span>
<a name="l01145"></a><a class="code" href="a00023.html#166959ed6fedebdd2f3bf3786b126c65">01145</a> <span class="preprocessor"></span><span class="preprocessor">#define    TXEN1    3</span>
<a name="l01146"></a><a class="code" href="a00023.html#e1e2707e9ae5492b5c80ce8f98adb2a3">01146</a> <span class="preprocessor"></span><span class="preprocessor">#define    UCSZ12   2</span>
<a name="l01147"></a><a class="code" href="a00023.html#afdac8bc25a3b66ae9ec2ea16889e376">01147</a> <span class="preprocessor"></span><span class="preprocessor">#define    RXB81    1</span>
<a name="l01148"></a><a class="code" href="a00023.html#70726c0533b488c9c4059e1eaa4fb200">01148</a> <span class="preprocessor"></span><span class="preprocessor">#define    TXB81    0</span>
<a name="l01149"></a>01149 <span class="preprocessor"></span>
<a name="l01150"></a>01150 <span class="comment">/* UCSR1C : USART1 Control and Status Register C */</span>
<a name="l01151"></a><a class="code" href="a00023.html#cdab3fa0bfed61b5ade241739e4f5070">01151</a> <span class="preprocessor">#define    UMSEL1   6</span>
<a name="l01152"></a><a class="code" href="a00023.html#6929000055ba4f74d8ced446153bb8c3">01152</a> <span class="preprocessor"></span><span class="preprocessor">#define    UPM11    5</span>
<a name="l01153"></a><a class="code" href="a00023.html#6e942dff30ebde6c6bd46d93d2ed77cb">01153</a> <span class="preprocessor"></span><span class="preprocessor">#define    UPM10    4</span>
<a name="l01154"></a><a class="code" href="a00023.html#e7eb7919a2f230399f779f21792189b3">01154</a> <span class="preprocessor"></span><span class="preprocessor">#define    USBS1    3</span>
<a name="l01155"></a><a class="code" href="a00023.html#cf248d2e9fccd6ba23860e6b1410d9ea">01155</a> <span class="preprocessor"></span><span class="preprocessor">#define    UCSZ11   2</span>
<a name="l01156"></a><a class="code" href="a00023.html#a3df54f417ef71a6a24fbc69734a43ff">01156</a> <span class="preprocessor"></span><span class="preprocessor">#define    UCSZ10   1</span>
<a name="l01157"></a><a class="code" href="a00023.html#c3fbf56f418288a586e475e3863a5b81">01157</a> <span class="preprocessor"></span><span class="preprocessor">#define    UCPOL1   0</span>
<a name="l01158"></a>01158 <span class="preprocessor"></span>
<a name="l01159"></a>01159 
<a name="l01160"></a>01160 <span class="comment">/* PCICR Pin Change Interrupt control */</span>
<a name="l01161"></a><a class="code" href="a00023.html#ed7d6ef756fc2b6043563fa030ff80b7">01161</a> <span class="preprocessor">#define  PCIE0 0</span>
<a name="l01162"></a>01162 <span class="preprocessor"></span>
<a name="l01163"></a>01163 <span class="comment">/* PCIFR Pin Change Interrupt flag */</span>
<a name="l01164"></a><a class="code" href="a00023.html#1d8f90b0e5c133e36ce64b761d8af596">01164</a> <span class="preprocessor">#define  PCIF0 0</span>
<a name="l01165"></a>01165 <span class="preprocessor"></span>
<a name="l01166"></a>01166 <span class="comment">/* PCIMSK0 Pin Change Mask */</span>
<a name="l01167"></a><a class="code" href="a00023.html#307ddb60df3f341d4a80f55990b6c5b0">01167</a> <span class="preprocessor">#define  PCINT7    7</span>
<a name="l01168"></a><a class="code" href="a00023.html#3389ae2fbb24886d65f05392b521acdd">01168</a> <span class="preprocessor"></span><span class="preprocessor">#define  PCINT6    6</span>
<a name="l01169"></a><a class="code" href="a00023.html#5f2d3b43a9d3baafafde11e665506ab9">01169</a> <span class="preprocessor"></span><span class="preprocessor">#define  PCINT5    5</span>
<a name="l01170"></a><a class="code" href="a00023.html#f0fb9c7d00184d52521fe95547aa2ebc">01170</a> <span class="preprocessor"></span><span class="preprocessor">#define  PCINT4    4</span>
<a name="l01171"></a><a class="code" href="a00023.html#911f77ec47db7ffda78ad903ffc969d6">01171</a> <span class="preprocessor"></span><span class="preprocessor">#define  PCINT3    3</span>
<a name="l01172"></a><a class="code" href="a00023.html#93d767e983a35af852bd1a35ed9cb5f3">01172</a> <span class="preprocessor"></span><span class="preprocessor">#define  PCINT2    2</span>
<a name="l01173"></a><a class="code" href="a00023.html#a751d4b08a5351c59650635ce1be0088">01173</a> <span class="preprocessor"></span><span class="preprocessor">#define  PCINT1    1</span>
<a name="l01174"></a><a class="code" href="a00023.html#6bb0ffcec7ebb011dd2e36656b2d8f7b">01174</a> <span class="preprocessor"></span><span class="preprocessor">#define  PCINT0    0</span>
<a name="l01175"></a>01175 <span class="preprocessor"></span>
<a name="l01176"></a>01176 
<a name="l01177"></a>01177 <span class="comment">/* ***** USB_DEVICE ******************* */</span>
<a name="l01178"></a>01178 <span class="comment">/* UDCON -  */</span>
<a name="l01179"></a><a class="code" href="a00023.html#8d08c8624a47f26429c55440f93f0d9d">01179</a> <span class="preprocessor">#define    DETACH          0       //</span>
<a name="l01180"></a><a class="code" href="a00023.html#c62eb03fbfb7ef58a13a7dc0ac843406">01180</a> <span class="preprocessor"></span><span class="preprocessor">#define    RMWKUP          1       //</span>
<a name="l01181"></a><a class="code" href="a00023.html#8c1d25f6b9654d9f15a06ea1fbde1924">01181</a> <span class="preprocessor"></span><span class="preprocessor">#define    LSM             2       //</span>
<a name="l01182"></a>01182 <span class="preprocessor"></span>
<a name="l01183"></a>01183 <span class="comment">/* UDINT -  */</span>
<a name="l01184"></a><a class="code" href="a00023.html#d367faef5fd278f2f782d1a31a986ce7">01184</a> <span class="preprocessor">#define    SUSPI           0       //</span>
<a name="l01185"></a><a class="code" href="a00023.html#238eaf40fe944bcd99c6840698464fba">01185</a> <span class="preprocessor"></span><span class="preprocessor">#define    MSOFI           1       //</span>
<a name="l01186"></a><a class="code" href="a00023.html#b2327418cf713d442fd7b812a7345e2e">01186</a> <span class="preprocessor"></span><span class="preprocessor">#define    SOFI            2       //</span>
<a name="l01187"></a><a class="code" href="a00023.html#40d447aa907d0d1d32044f19e6de0429">01187</a> <span class="preprocessor"></span><span class="preprocessor">#define    EORSTI          3       //</span>
<a name="l01188"></a><a class="code" href="a00023.html#76d75dde289c7aecc0867e76c04ffd7a">01188</a> <span class="preprocessor"></span><span class="preprocessor">#define    WAKEUPI         4       //</span>
<a name="l01189"></a><a class="code" href="a00023.html#b764bfa8fdb24a65420b2464ece47a90">01189</a> <span class="preprocessor"></span><span class="preprocessor">#define    EORSMI          5       //</span>
<a name="l01190"></a><a class="code" href="a00023.html#1449532a1a1e72e84849c90fe7a6dfa6">01190</a> <span class="preprocessor"></span><span class="preprocessor">#define    UPRSMI          6       //</span>
<a name="l01191"></a>01191 <span class="preprocessor"></span>
<a name="l01192"></a>01192 <span class="comment">/* UDIEN -  */</span>
<a name="l01193"></a><a class="code" href="a00023.html#3febcf7864ab556fb7b83c694e6d4f12">01193</a> <span class="preprocessor">#define    SUSPE           0       //</span>
<a name="l01194"></a><a class="code" href="a00023.html#6bd538fc3b69acf217000912f51ea0c5">01194</a> <span class="preprocessor"></span><span class="preprocessor">#define    MSOFE           1       //</span>
<a name="l01195"></a><a class="code" href="a00023.html#fd38324ada97596862303c5947a3faa1">01195</a> <span class="preprocessor"></span><span class="preprocessor">#define    SOFE            2       //</span>
<a name="l01196"></a><a class="code" href="a00023.html#37f749dc070a42da1a8c14486cb373a4">01196</a> <span class="preprocessor"></span><span class="preprocessor">#define    EORSTE          3       //</span>
<a name="l01197"></a><a class="code" href="a00023.html#11f683aa218d13d7da6a1a9601ce0177">01197</a> <span class="preprocessor"></span><span class="preprocessor">#define    WAKEUPE         4       //</span>
<a name="l01198"></a><a class="code" href="a00023.html#619a522715adb2b3a73132707dd17040">01198</a> <span class="preprocessor"></span><span class="preprocessor">#define    EORSME          5       //</span>
<a name="l01199"></a><a class="code" href="a00023.html#88fb8b2ccfc37b15bff573c230511728">01199</a> <span class="preprocessor"></span><span class="preprocessor">#define    UPRSME          6       //</span>
<a name="l01200"></a>01200 <span class="preprocessor"></span>
<a name="l01201"></a>01201 <span class="comment">/* UDADDR -  */</span>
<a name="l01202"></a><a class="code" href="a00023.html#1ad22a1581b636b5fbb0feb975f7c789">01202</a> <span class="preprocessor">#define    UDADDR0         0       //</span>
<a name="l01203"></a><a class="code" href="a00023.html#df30badbb6f7f7aecd83e13bc0d3692b">01203</a> <span class="preprocessor"></span><span class="preprocessor">#define    UDADDR1         1       //</span>
<a name="l01204"></a><a class="code" href="a00023.html#e868a3dbc2d687821e35c66e91532e49">01204</a> <span class="preprocessor"></span><span class="preprocessor">#define    UDADDR2         2       //</span>
<a name="l01205"></a><a class="code" href="a00023.html#70e056d2a5b27421cfe50bce2364f8dc">01205</a> <span class="preprocessor"></span><span class="preprocessor">#define    UDADDR3         3       //</span>
<a name="l01206"></a><a class="code" href="a00023.html#7903e5b605000a18fb76d0ca5a9b4b26">01206</a> <span class="preprocessor"></span><span class="preprocessor">#define    UDADDR4         4       //</span>
<a name="l01207"></a><a class="code" href="a00023.html#23ecac20a7d66af1eafdbd16a82719a0">01207</a> <span class="preprocessor"></span><span class="preprocessor">#define    UDADDR5         5       //</span>
<a name="l01208"></a><a class="code" href="a00023.html#010eee14d7c79bcd329a7a0336ced459">01208</a> <span class="preprocessor"></span><span class="preprocessor">#define    UDADDR6         6       //</span>
<a name="l01209"></a><a class="code" href="a00023.html#9d39a40621257bd8faf35034b751dde7">01209</a> <span class="preprocessor"></span><span class="preprocessor">#define    ADDEN           7       //</span>
<a name="l01210"></a>01210 <span class="preprocessor"></span>
<a name="l01211"></a>01211 <span class="comment">/* UDFNUML -  */</span>
<a name="l01212"></a><a class="code" href="a00023.html#9e5d3797fad185e545ea528a09a12af9">01212</a> <span class="preprocessor">#define    UDFNUML_0       0       //</span>
<a name="l01213"></a><a class="code" href="a00023.html#ea3436f3acd8842fa4c32440acbf7a82">01213</a> <span class="preprocessor"></span><span class="preprocessor">#define    UDFNUML_1       1       //</span>
<a name="l01214"></a><a class="code" href="a00023.html#1218b9adc37ee38e7b1db2cd6465c0a8">01214</a> <span class="preprocessor"></span><span class="preprocessor">#define    UDFNUML_2       2       //</span>
<a name="l01215"></a><a class="code" href="a00023.html#47168eb0c4b0eb76beaf0d1ec3f1c292">01215</a> <span class="preprocessor"></span><span class="preprocessor">#define    UDFNUML_3       3       //</span>
<a name="l01216"></a><a class="code" href="a00023.html#2e2ca3c04a4d1b99c45c19a1f94ad2a0">01216</a> <span class="preprocessor"></span><span class="preprocessor">#define    UDFNUML_4       4       //</span>
<a name="l01217"></a><a class="code" href="a00023.html#48761bc57431dd4d10da3d6e801b1db9">01217</a> <span class="preprocessor"></span><span class="preprocessor">#define    UDFNUML_5       5       //</span>
<a name="l01218"></a><a class="code" href="a00023.html#99797c196466b1ef0ddb9d6794491c9b">01218</a> <span class="preprocessor"></span><span class="preprocessor">#define    UDFNUML_6       6       //</span>
<a name="l01219"></a><a class="code" href="a00023.html#82540c0ed91659c6f44f64c9b5232781">01219</a> <span class="preprocessor"></span><span class="preprocessor">#define    UDFNUML_7       7       //</span>
<a name="l01220"></a>01220 <span class="preprocessor"></span>
<a name="l01221"></a>01221 <span class="comment">/* UDFNUMH -  */</span>
<a name="l01222"></a><a class="code" href="a00023.html#f31b298e137f5724155b998b24a0682e">01222</a> <span class="preprocessor">#define    UDFNUMH_0       0       //</span>
<a name="l01223"></a><a class="code" href="a00023.html#785358aaad7d3a001773ccd299454a7a">01223</a> <span class="preprocessor"></span><span class="preprocessor">#define    UDFNUMH_1       1       //</span>
<a name="l01224"></a><a class="code" href="a00023.html#11187cabc71b1b2f4f86290d00e7d173">01224</a> <span class="preprocessor"></span><span class="preprocessor">#define    UDFNUMH_2       2       //</span>
<a name="l01225"></a>01225 <span class="preprocessor"></span>
<a name="l01226"></a>01226 <span class="comment">/* UDMFN -  */</span>
<a name="l01227"></a><a class="code" href="a00023.html#b8f7f842b9a69cbe940cda3633912e58">01227</a> <span class="preprocessor">#define    FNCERR          4       //</span>
<a name="l01228"></a>01228 <span class="preprocessor"></span>
<a name="l01229"></a>01229 <span class="comment">/* UEINTX -  */</span>
<a name="l01230"></a><a class="code" href="a00023.html#23dfac5779c08ba497566f9abf6bad86">01230</a> <span class="preprocessor">#define    TXINI           0       //</span>
<a name="l01231"></a><a class="code" href="a00023.html#78c68f9e899d682081d6f7b54360e070">01231</a> <span class="preprocessor"></span><span class="preprocessor">#define    STALLEDI        1       //</span>
<a name="l01232"></a><a class="code" href="a00023.html#7c6a07e01fee8b8833ab494176c0e735">01232</a> <span class="preprocessor"></span><span class="preprocessor">#define    RXOUTI          2       //</span>
<a name="l01233"></a><a class="code" href="a00023.html#c2665b9b03834bf12dd28de036862f92">01233</a> <span class="preprocessor"></span><span class="preprocessor">#define    RXSTPI          3       //</span>
<a name="l01234"></a><a class="code" href="a00023.html#ecf255684f5fe67760bc0aa14f55a17b">01234</a> <span class="preprocessor"></span><span class="preprocessor">#define    NAKOUTI         4       //</span>
<a name="l01235"></a><a class="code" href="a00023.html#664e53253bd241f7d5c7926fdfe96580">01235</a> <span class="preprocessor"></span><span class="preprocessor">#define    RWAL            5       //</span>
<a name="l01236"></a><a class="code" href="a00023.html#fb8934d05747fe8842e7fe622beb18b8">01236</a> <span class="preprocessor"></span><span class="preprocessor">#define    NAKINI          6       //</span>
<a name="l01237"></a><a class="code" href="a00023.html#03f15398bb3ce01478bb26a42ef4c194">01237</a> <span class="preprocessor"></span><span class="preprocessor">#define    FIFOCON         7       //</span>
<a name="l01238"></a>01238 <span class="preprocessor"></span>
<a name="l01239"></a>01239 <span class="comment">/* UENUM -  */</span>
<a name="l01240"></a><a class="code" href="a00023.html#12e452d05f8b2fba7e7d543d9ec6f859">01240</a> <span class="preprocessor">#define    UENUM_0         0       //</span>
<a name="l01241"></a><a class="code" href="a00023.html#4e2459b842b2414fa087505a1ddaa7ad">01241</a> <span class="preprocessor"></span><span class="preprocessor">#define    UENUM_1         1       //</span>
<a name="l01242"></a><a class="code" href="a00023.html#4507899ed197e262b50b5a4898f3fc1b">01242</a> <span class="preprocessor"></span><span class="preprocessor">#define    UENUM_2         2       //</span>
<a name="l01243"></a>01243 <span class="preprocessor"></span>
<a name="l01244"></a>01244 <span class="comment">/* UERST -  */</span>
<a name="l01245"></a><a class="code" href="a00023.html#3ab95d978efeab665aed31837af4009d">01245</a> <span class="preprocessor">#define    EPRST0          0       //</span>
<a name="l01246"></a><a class="code" href="a00023.html#caeca26a63db0123b63630396210e9da">01246</a> <span class="preprocessor"></span><span class="preprocessor">#define    EPRST1          1       //</span>
<a name="l01247"></a><a class="code" href="a00023.html#4721b70a18e8b76da17fbbe0ffda5208">01247</a> <span class="preprocessor"></span><span class="preprocessor">#define    EPRST2          2       //</span>
<a name="l01248"></a><a class="code" href="a00023.html#572a0efe37d1f92799df99a510c88d22">01248</a> <span class="preprocessor"></span><span class="preprocessor">#define    EPRST3          3       //</span>
<a name="l01249"></a><a class="code" href="a00023.html#cdc31f0ffb2d5164aa7e064af0530a84">01249</a> <span class="preprocessor"></span><span class="preprocessor">#define    EPRST4          4       //</span>
<a name="l01250"></a><a class="code" href="a00023.html#704d0ecfb75f76b20423d06d686db54f">01250</a> <span class="preprocessor"></span><span class="preprocessor">#define    EPRST5          5       //</span>
<a name="l01251"></a><a class="code" href="a00023.html#4dc639411463e99891d028503598e6ef">01251</a> <span class="preprocessor"></span><span class="preprocessor">#define    EPRST6          6       //</span>
<a name="l01252"></a>01252 <span class="preprocessor"></span>
<a name="l01253"></a>01253 <span class="comment">/* UECONX -  */</span>
<a name="l01254"></a><a class="code" href="a00023.html#85c55615101cdcbe99aa08ffecc42c2f">01254</a> <span class="preprocessor">#define    EPEN            0       //</span>
<a name="l01255"></a><a class="code" href="a00023.html#80a45010f941bd18dd331d8e06e436f3">01255</a> <span class="preprocessor"></span><span class="preprocessor">#define    RSTDT           3       //</span>
<a name="l01256"></a><a class="code" href="a00023.html#9ea0d153b656f0c32553ea8e4717f310">01256</a> <span class="preprocessor"></span><span class="preprocessor">#define    STALLRQC        4       //</span>
<a name="l01257"></a><a class="code" href="a00023.html#cc717b1f533a468d771ef883888cd7e8">01257</a> <span class="preprocessor"></span><span class="preprocessor">#define    STALLRQ         5       //</span>
<a name="l01258"></a>01258 <span class="preprocessor"></span>
<a name="l01259"></a>01259 <span class="comment">/* UECFG0X -  */</span>
<a name="l01260"></a><a class="code" href="a00023.html#b07029880ffbe517c5808bf27b21e6e2">01260</a> <span class="preprocessor">#define    EPDIR           0       //</span>
<a name="l01261"></a><a class="code" href="a00023.html#9f63cc011cc37c670f09a1635f552bd2">01261</a> <span class="preprocessor"></span><span class="preprocessor">#define    NYETDIS         1       //</span>
<a name="l01262"></a><a class="code" href="a00023.html#5233be44621866caf3ab8eac386b0561">01262</a> <span class="preprocessor"></span><span class="preprocessor">#define    AUTOSW          2       //</span>
<a name="l01263"></a><a class="code" href="a00023.html#a289493019e052c0dbfa8e23e134460c">01263</a> <span class="preprocessor"></span><span class="preprocessor">#define    ISOSW           3       //</span>
<a name="l01264"></a><a class="code" href="a00023.html#1cc54f1c7cee788a553b3f3c7c624172">01264</a> <span class="preprocessor"></span><span class="preprocessor">#define    EPTYPE0         6       //</span>
<a name="l01265"></a><a class="code" href="a00023.html#3d7932f57fe8ae6ab3f11850ad46ffc2">01265</a> <span class="preprocessor"></span><span class="preprocessor">#define    EPTYPE1         7       //</span>
<a name="l01266"></a>01266 <span class="preprocessor"></span>
<a name="l01267"></a>01267 <span class="comment">/* UECFG1X -  */</span>
<a name="l01268"></a><a class="code" href="a00023.html#1d44ee5d34e399ff293db2925d49f45b">01268</a> <span class="preprocessor">#define    ALLOC           1       //</span>
<a name="l01269"></a><a class="code" href="a00023.html#19649a7412c022391da57edb277fca21">01269</a> <span class="preprocessor"></span><span class="preprocessor">#define    EPBK0           2       //</span>
<a name="l01270"></a><a class="code" href="a00023.html#41e48e6e074c0c9c73f9202ac7fe11cc">01270</a> <span class="preprocessor"></span><span class="preprocessor">#define    EPBK1           3       //</span>
<a name="l01271"></a><a class="code" href="a00023.html#a42ba2f4919c68c7cb6d84b04d06c519">01271</a> <span class="preprocessor"></span><span class="preprocessor">#define    EPSIZE0         4       //</span>
<a name="l01272"></a><a class="code" href="a00023.html#6101506306cc4e881f1c5570af43f911">01272</a> <span class="preprocessor"></span><span class="preprocessor">#define    EPSIZE1         5       //</span>
<a name="l01273"></a><a class="code" href="a00023.html#259b71c17039a97d66bdf166a07250af">01273</a> <span class="preprocessor"></span><span class="preprocessor">#define    EPSIZE2         6       //</span>
<a name="l01274"></a>01274 <span class="preprocessor"></span>
<a name="l01275"></a>01275 <span class="comment">/* UESTA0X -  */</span>
<a name="l01276"></a><a class="code" href="a00023.html#0be4c2a578fb431cf531f762e6cc8614">01276</a> <span class="preprocessor">#define    NBUSYBK0        0       //</span>
<a name="l01277"></a><a class="code" href="a00023.html#543537fd0823f728f78d6af70777ac8e">01277</a> <span class="preprocessor"></span><span class="preprocessor">#define    NBUSYBK1        1       //</span>
<a name="l01278"></a><a class="code" href="a00023.html#9334aa8a40e12e9533118511c9548ebb">01278</a> <span class="preprocessor"></span><span class="preprocessor">#define    DTSEQ0          2       //</span>
<a name="l01279"></a><a class="code" href="a00023.html#105b89ce47a4c189c5c7a62b6e2765e2">01279</a> <span class="preprocessor"></span><span class="preprocessor">#define    DTSEQ1          3       //</span>
<a name="l01280"></a><a class="code" href="a00023.html#c8b35acad781097eea0cd6d9a5e47ebb">01280</a> <span class="preprocessor"></span><span class="preprocessor">#define    ZLPSEEN         4       //</span>
<a name="l01281"></a><a class="code" href="a00023.html#f27af9d60c719755f70c0a0aef7be02e">01281</a> <span class="preprocessor"></span><span class="preprocessor">#define    UNDERFI         5       //</span>
<a name="l01282"></a><a class="code" href="a00023.html#2ed41872cd8dc7b3b14c842bf494f342">01282</a> <span class="preprocessor"></span><span class="preprocessor">#define    OVERFI          6       //</span>
<a name="l01283"></a><a class="code" href="a00023.html#005ead5bb7956cd8a4fcbbdf8afb9809">01283</a> <span class="preprocessor"></span><span class="preprocessor">#define    CFGOK           7       //</span>
<a name="l01284"></a>01284 <span class="preprocessor"></span>
<a name="l01285"></a>01285 <span class="comment">/* UESTA1X -  */</span>
<a name="l01286"></a><a class="code" href="a00023.html#56363954cc1693a2907fa42e2aff60a7">01286</a> <span class="preprocessor">#define    CURRBK0         0       //</span>
<a name="l01287"></a><a class="code" href="a00023.html#9a8feaf082b59e89062d9f5e3e84bf22">01287</a> <span class="preprocessor"></span><span class="preprocessor">#define    CURRBK1         1       //</span>
<a name="l01288"></a><a class="code" href="a00023.html#1d973559d461a5f182368596b942dff9">01288</a> <span class="preprocessor"></span><span class="preprocessor">#define    CTRLDIR         2       //</span>
<a name="l01289"></a>01289 <span class="preprocessor"></span>
<a name="l01290"></a>01290 <span class="comment">/* UEIENX -  */</span>
<a name="l01291"></a><a class="code" href="a00023.html#f1192e61637db0cb934ac2c8c906a6df">01291</a> <span class="preprocessor">#define    TXINE           0       //</span>
<a name="l01292"></a><a class="code" href="a00023.html#23dfaf4a74f440f774f19802ff9e1227">01292</a> <span class="preprocessor"></span><span class="preprocessor">#define    STALLEDE        1       //</span>
<a name="l01293"></a><a class="code" href="a00023.html#b6651fc45b51e6fbe8c80326055e3324">01293</a> <span class="preprocessor"></span><span class="preprocessor">#define    RXOUTE          2       //</span>
<a name="l01294"></a><a class="code" href="a00023.html#8dc5086df2c3bbb9e779e1dd2a1c85b4">01294</a> <span class="preprocessor"></span><span class="preprocessor">#define    RXSTPE          3       //</span>
<a name="l01295"></a><a class="code" href="a00023.html#7aac15d25caa00d36b50399483430ea4">01295</a> <span class="preprocessor"></span><span class="preprocessor">#define    NAKOUTE         4       //</span>
<a name="l01296"></a><a class="code" href="a00023.html#282844936a9412fd67c8e816328e8847">01296</a> <span class="preprocessor"></span><span class="preprocessor">#define    NAKINE          6       //</span>
<a name="l01297"></a><a class="code" href="a00023.html#982cfdf6cc743d797c07d44960c05e03">01297</a> <span class="preprocessor"></span><span class="preprocessor">#define    FLERRE          7       //</span>
<a name="l01298"></a>01298 <span class="preprocessor"></span>
<a name="l01299"></a>01299 <span class="comment">/* UEDATX -  */</span>
<a name="l01300"></a><a class="code" href="a00023.html#25f1ef7b23f3fd79939d52103e92cce1">01300</a> <span class="preprocessor">#define    UEDATX_0        0       //</span>
<a name="l01301"></a><a class="code" href="a00023.html#665d66ea05dd952da30358085d1648d6">01301</a> <span class="preprocessor"></span><span class="preprocessor">#define    UEDATX_1        1       //</span>
<a name="l01302"></a><a class="code" href="a00023.html#0edbaf837850fc29034e1fe98ec869f9">01302</a> <span class="preprocessor"></span><span class="preprocessor">#define    UEDATX_2        2       //</span>
<a name="l01303"></a><a class="code" href="a00023.html#e545630730eedc6462994c40d37e5d80">01303</a> <span class="preprocessor"></span><span class="preprocessor">#define    UEDATX_3        3       //</span>
<a name="l01304"></a><a class="code" href="a00023.html#34d5981e29e3eee05e877c77b6fede9f">01304</a> <span class="preprocessor"></span><span class="preprocessor">#define    UEDATX_4        4       //</span>
<a name="l01305"></a><a class="code" href="a00023.html#1336669189bed208d001b9367b0ba849">01305</a> <span class="preprocessor"></span><span class="preprocessor">#define    UEDATX_5        5       //</span>
<a name="l01306"></a><a class="code" href="a00023.html#37dc54171bfa98f2c2388a175d30f85e">01306</a> <span class="preprocessor"></span><span class="preprocessor">#define    UEDATX_6        6       //</span>
<a name="l01307"></a><a class="code" href="a00023.html#6c68cf953e4525bd2bb024601696e9c5">01307</a> <span class="preprocessor"></span><span class="preprocessor">#define    UEDATX_7        7       //</span>
<a name="l01308"></a>01308 <span class="preprocessor"></span>
<a name="l01309"></a>01309 <span class="comment">/* UEBCLX -  */</span>
<a name="l01310"></a><a class="code" href="a00023.html#cb7166d06d42c1ca6d78c496c6e81138">01310</a> <span class="preprocessor">#define    UEBCLX_0        0       //</span>
<a name="l01311"></a><a class="code" href="a00023.html#9ca0cb597c79e0aac91d59307e3a580d">01311</a> <span class="preprocessor"></span><span class="preprocessor">#define    UEBCLX_1        1       //</span>
<a name="l01312"></a><a class="code" href="a00023.html#8d68aa1e13cedf731dd7122f28decab4">01312</a> <span class="preprocessor"></span><span class="preprocessor">#define    UEBCLX_2        2       //</span>
<a name="l01313"></a><a class="code" href="a00023.html#dc6401481d811776869783d2078a1cc2">01313</a> <span class="preprocessor"></span><span class="preprocessor">#define    UEBCLX_3        3       //</span>
<a name="l01314"></a><a class="code" href="a00023.html#ecddd65270ef5d3784f24eea2553948f">01314</a> <span class="preprocessor"></span><span class="preprocessor">#define    UEBCLX_4        4       //</span>
<a name="l01315"></a><a class="code" href="a00023.html#4a559781006aa7a92be1ac5a8a1802d6">01315</a> <span class="preprocessor"></span><span class="preprocessor">#define    UEBCLX_5        5       //</span>
<a name="l01316"></a><a class="code" href="a00023.html#aa781b1151f281b7b534df3d4815cb56">01316</a> <span class="preprocessor"></span><span class="preprocessor">#define    UEBCLX_6        6       //</span>
<a name="l01317"></a><a class="code" href="a00023.html#37330390f34cb1d9ffdf161c3958dfad">01317</a> <span class="preprocessor"></span><span class="preprocessor">#define    UEBCLX_7        7       //</span>
<a name="l01318"></a>01318 <span class="preprocessor"></span>
<a name="l01319"></a>01319 <span class="comment">/* UEBCHX -  */</span>
<a name="l01320"></a><a class="code" href="a00023.html#a140f6493e541f7a7db26400be451bf8">01320</a> <span class="preprocessor">#define    UEBCHX_0        0       //</span>
<a name="l01321"></a><a class="code" href="a00023.html#81cb6fe6b5320e61dfb11d1099e81211">01321</a> <span class="preprocessor"></span><span class="preprocessor">#define    UEBCHX_1        1       //</span>
<a name="l01322"></a><a class="code" href="a00023.html#f90103e16572a1f4381766edb68debed">01322</a> <span class="preprocessor"></span><span class="preprocessor">#define    UEBCHX_2        2       //</span>
<a name="l01323"></a>01323 <span class="preprocessor"></span>
<a name="l01324"></a>01324 <span class="comment">/* UEINT -  */</span>
<a name="l01325"></a><a class="code" href="a00023.html#25b7425685ae0134f9c238e4766e73e4">01325</a> <span class="preprocessor">#define    UEINT_0         0       //</span>
<a name="l01326"></a><a class="code" href="a00023.html#eb90cac3a573a72a9f8e2e3c5bfc4f26">01326</a> <span class="preprocessor"></span><span class="preprocessor">#define    UEINT_1         1       //</span>
<a name="l01327"></a><a class="code" href="a00023.html#3c034ea0d80d3984257a3d9708ea0786">01327</a> <span class="preprocessor"></span><span class="preprocessor">#define    UEINT_2         2       //</span>
<a name="l01328"></a><a class="code" href="a00023.html#d2eaf7944f6fd37256d024b2aebe6739">01328</a> <span class="preprocessor"></span><span class="preprocessor">#define    UEINT_3         3       //</span>
<a name="l01329"></a><a class="code" href="a00023.html#9e2dc0d5994ee0d139ca548ac5792c07">01329</a> <span class="preprocessor"></span><span class="preprocessor">#define    UEINT_4         4       //</span>
<a name="l01330"></a><a class="code" href="a00023.html#3e3b3ae19ca3fcfbf345315af7780f69">01330</a> <span class="preprocessor"></span><span class="preprocessor">#define    UEINT_5         5       //</span>
<a name="l01331"></a><a class="code" href="a00023.html#7320f578cf0c99bf8d55e821c0870cc1">01331</a> <span class="preprocessor"></span><span class="preprocessor">#define    UEINT_6         6       //</span>
<a name="l01332"></a>01332 <span class="preprocessor"></span>
<a name="l01333"></a>01333 
<a name="l01334"></a>01334 <span class="comment">/* ***** USB_GLOBAL ******************* */</span>
<a name="l01335"></a>01335 <span class="comment">/* UHWCON - USB Hardware Configuration Register */</span>
<a name="l01336"></a><a class="code" href="a00023.html#9e01255e269b7710e2e6930508ff137b">01336</a> <span class="preprocessor">#define    UVREGE          0       //</span>
<a name="l01337"></a><a class="code" href="a00023.html#3ea4c402158c3df2cb152def0e04844f">01337</a> <span class="preprocessor"></span><span class="preprocessor">#define    UVCONE          4       //</span>
<a name="l01338"></a><a class="code" href="a00023.html#203dcb55df5cc2e0ba2720cb410f92bc">01338</a> <span class="preprocessor"></span><span class="preprocessor">#define    UIDE            6       //</span>
<a name="l01339"></a><a class="code" href="a00023.html#8aea2a1bb16250ee79235d6a04e88d86">01339</a> <span class="preprocessor"></span><span class="preprocessor">#define    UIMOD           7       //</span>
<a name="l01340"></a>01340 <span class="preprocessor"></span>
<a name="l01341"></a>01341 <span class="comment">/* USBCON - USB General Control Register */</span>
<a name="l01342"></a><a class="code" href="a00023.html#a75d53be9c951d902010ecf895693f2e">01342</a> <span class="preprocessor">#define    VBUSTE          0       //</span>
<a name="l01343"></a><a class="code" href="a00023.html#a817d8178298a3b91706b8986562d0cf">01343</a> <span class="preprocessor"></span><span class="preprocessor">#define    IDTE            1       //</span>
<a name="l01344"></a><a class="code" href="a00023.html#358cac3c5744a0a662999cad6bf03f3b">01344</a> <span class="preprocessor"></span><span class="preprocessor">#define    OTGPADE         4       //</span>
<a name="l01345"></a><a class="code" href="a00023.html#05c5b9ec6beb5458c6d47c244f7783e2">01345</a> <span class="preprocessor"></span><span class="preprocessor">#define    FRZCLK          5       //</span>
<a name="l01346"></a><a class="code" href="a00023.html#bbbcf3c42c997889127cc676754a6fea">01346</a> <span class="preprocessor"></span><span class="preprocessor">#define    HOST            6       //</span>
<a name="l01347"></a><a class="code" href="a00023.html#d776a026f7e67f5a7267d2e0fe3024c3">01347</a> <span class="preprocessor"></span><span class="preprocessor">#define    USBE            7       //</span>
<a name="l01348"></a>01348 <span class="preprocessor"></span>
<a name="l01349"></a>01349 <span class="comment">/* USBSTA -  */</span>
<a name="l01350"></a><a class="code" href="a00023.html#d3d3342321e5502fa12f14a719ce48ec">01350</a> <span class="preprocessor">#define    VBUS            0       //</span>
<a name="l01351"></a><a class="code" href="a00023.html#77ceac8d6af195fe72f95f6afd87c45e">01351</a> <span class="preprocessor"></span><span class="preprocessor">#define    ID              1       //</span>
<a name="l01352"></a><a class="code" href="a00023.html#ac3553b3932cbfeeac4526ce7ca0336b">01352</a> <span class="preprocessor"></span><span class="preprocessor">#define    SPEED           3       //</span>
<a name="l01353"></a>01353 <span class="preprocessor"></span>
<a name="l01354"></a>01354 <span class="comment">/* USBINT -  */</span>
<a name="l01355"></a><a class="code" href="a00023.html#7af3f167542154dce024bda0d2074b89">01355</a> <span class="preprocessor">#define    VBUSTI          0       //</span>
<a name="l01356"></a><a class="code" href="a00023.html#83be0fe1010a60bbaed303645a23489c">01356</a> <span class="preprocessor"></span><span class="preprocessor">#define    IDTI            1       //</span>
<a name="l01357"></a>01357 <span class="preprocessor"></span>
<a name="l01358"></a>01358 
<a name="l01359"></a>01359 <span class="comment">/* OTGCON -  */</span>
<a name="l01360"></a><a class="code" href="a00023.html#22dc878656510a4360c13d8eeed25b52">01360</a> <span class="preprocessor">#define    VBUSRQC         0       //</span>
<a name="l01361"></a><a class="code" href="a00023.html#6b0b278c21663e5720561e20886b765f">01361</a> <span class="preprocessor"></span><span class="preprocessor">#define    VBUSREQ         1       //</span>
<a name="l01362"></a><a class="code" href="a00023.html#5e254f980fb1d337307c3489bc3d8fa8">01362</a> <span class="preprocessor"></span><span class="preprocessor">#define    VBUSHWC         2       //</span>
<a name="l01363"></a><a class="code" href="a00023.html#bb72f47e08f51d11d35ff0848c0f321d">01363</a> <span class="preprocessor"></span><span class="preprocessor">#define    SRPSEL          3       //</span>
<a name="l01364"></a><a class="code" href="a00023.html#4447dbf697bb2ad4f809d881a67c4ad7">01364</a> <span class="preprocessor"></span><span class="preprocessor">#define    SRPREQ          4       //</span>
<a name="l01365"></a><a class="code" href="a00023.html#b471f469f4fa794bcf272c62a80c83bf">01365</a> <span class="preprocessor"></span><span class="preprocessor">#define    HNPREQ          5       //</span>
<a name="l01366"></a>01366 <span class="preprocessor"></span>
<a name="l01367"></a>01367 <span class="comment">/* OTGIEN -  */</span>
<a name="l01368"></a><a class="code" href="a00023.html#5894503d49fec159eec5d7429f1b8712">01368</a> <span class="preprocessor">#define    SRPE            0       //</span>
<a name="l01369"></a><a class="code" href="a00023.html#c212094078b767cb6e74d640587c4382">01369</a> <span class="preprocessor"></span><span class="preprocessor">#define    VBERRE          1       //</span>
<a name="l01370"></a><a class="code" href="a00023.html#06fa485ec49e95ccc7e472987c0bb1f8">01370</a> <span class="preprocessor"></span><span class="preprocessor">#define    BCERRE          2       //</span>
<a name="l01371"></a><a class="code" href="a00023.html#4f4a105514b76c993c756cc3c7f309d1">01371</a> <span class="preprocessor"></span><span class="preprocessor">#define    ROLEEXE         3       //</span>
<a name="l01372"></a><a class="code" href="a00023.html#01f7ddbea988be8f95d53b8156feeed9">01372</a> <span class="preprocessor"></span><span class="preprocessor">#define    HNPERRE         4       //</span>
<a name="l01373"></a><a class="code" href="a00023.html#e6f8063a7f91df3a8a1186342c8f1c6b">01373</a> <span class="preprocessor"></span><span class="preprocessor">#define    STOE            5       //</span>
<a name="l01374"></a>01374 <span class="preprocessor"></span>
<a name="l01375"></a>01375 <span class="comment">/* OTGINT -  */</span>
<a name="l01376"></a><a class="code" href="a00023.html#0ab501ed069acb7e88065d37480aef57">01376</a> <span class="preprocessor">#define    SRPI            0       //</span>
<a name="l01377"></a><a class="code" href="a00023.html#97958b7f1ca2c86946674d0e9b0ee1ba">01377</a> <span class="preprocessor"></span><span class="preprocessor">#define    VBERRI          1       //</span>
<a name="l01378"></a><a class="code" href="a00023.html#1491e4c7c135018a39d04d3f5ea36c74">01378</a> <span class="preprocessor"></span><span class="preprocessor">#define    BCERRI          2       //</span>
<a name="l01379"></a><a class="code" href="a00023.html#d70086474d7c2dd0c75d918e7281da8a">01379</a> <span class="preprocessor"></span><span class="preprocessor">#define    ROLEEXI         3       //</span>
<a name="l01380"></a><a class="code" href="a00023.html#f0b304e2b6c25c4d0f3a04dbb6093841">01380</a> <span class="preprocessor"></span><span class="preprocessor">#define    HNPERRI         4       //</span>
<a name="l01381"></a><a class="code" href="a00023.html#0a5c129847b20a664960190af8871647">01381</a> <span class="preprocessor"></span><span class="preprocessor">#define    STOI            5       //</span>
<a name="l01382"></a>01382 <span class="preprocessor"></span>
<a name="l01383"></a>01383 
<a name="l01384"></a>01384 <span class="comment">/* ***** USB_HOST ********************* */</span>
<a name="l01385"></a>01385 <span class="comment">/* UHCON -  */</span>
<a name="l01386"></a><a class="code" href="a00023.html#6a16d060564267b5d81b4609fd30b6dd">01386</a> <span class="preprocessor">#define    SOFEN           0       //</span>
<a name="l01387"></a><a class="code" href="a00023.html#b702106cf3b3e96750b6845ded4e0299">01387</a> <span class="preprocessor"></span><span class="preprocessor">#define    RESET           1       //</span>
<a name="l01388"></a><a class="code" href="a00023.html#58ed6a8ccad6ef42dc18ad5cfe848256">01388</a> <span class="preprocessor"></span><span class="preprocessor">#define    RESUME          2       //</span>
<a name="l01389"></a>01389 <span class="preprocessor"></span>
<a name="l01390"></a>01390 <span class="comment">/* UHINT -  */</span>
<a name="l01391"></a><a class="code" href="a00023.html#cfe7a8c418b8c12ebda5093b082a2b2c">01391</a> <span class="preprocessor">#define    DCONNI          0       //</span>
<a name="l01392"></a><a class="code" href="a00023.html#b21fdf9f92297003055097a63b39ed9d">01392</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDISCI          1       //</span>
<a name="l01393"></a><a class="code" href="a00023.html#7460a54cab940057c3a946a144cbe921">01393</a> <span class="preprocessor"></span><span class="preprocessor">#define    RSTI            2       //</span>
<a name="l01394"></a><a class="code" href="a00023.html#55f12212f08e440c46cd73135ddb6675">01394</a> <span class="preprocessor"></span><span class="preprocessor">#define    RSMEDI          3       //</span>
<a name="l01395"></a><a class="code" href="a00023.html#20a144b4a8f5c32a1ec1d41d1d959bb0">01395</a> <span class="preprocessor"></span><span class="preprocessor">#define    RXRSMI          4       //</span>
<a name="l01396"></a><a class="code" href="a00023.html#1fe2fadbbefc619a1025bb8d43e8f407">01396</a> <span class="preprocessor"></span><span class="preprocessor">#define    HSOFI           5       //</span>
<a name="l01397"></a><a class="code" href="a00023.html#a805a468e9d657b35009ef954dee33c0">01397</a> <span class="preprocessor"></span><span class="preprocessor">#define    HWUPI           6       //</span>
<a name="l01398"></a>01398 <span class="preprocessor"></span>
<a name="l01399"></a>01399 <span class="comment">/* UHIEN -  */</span>
<a name="l01400"></a><a class="code" href="a00023.html#79de181fb31b8ce8a11ce1f4131fbdfb">01400</a> <span class="preprocessor">#define    HWUPE           6</span>
<a name="l01401"></a><a class="code" href="a00023.html#3e1057cf9efe3a233c368f105624c0e1">01401</a> <span class="preprocessor"></span><span class="preprocessor">#define    HSOFE           5</span>
<a name="l01402"></a><a class="code" href="a00023.html#395d7bb613c5883f7af3c1ba36b07671">01402</a> <span class="preprocessor"></span><span class="preprocessor">#define    RXRSME          4</span>
<a name="l01403"></a><a class="code" href="a00023.html#f7e1ec1006f1c8ef1d6d3aef15651375">01403</a> <span class="preprocessor"></span><span class="preprocessor">#define    RSMEDE          3</span>
<a name="l01404"></a><a class="code" href="a00023.html#6c1bc25155f78a3229109929cec63132">01404</a> <span class="preprocessor"></span><span class="preprocessor">#define    RSTE            2</span>
<a name="l01405"></a><a class="code" href="a00023.html#d868aee144f4c3f682f7707291f62e42">01405</a> <span class="preprocessor"></span><span class="preprocessor">#define    DDISCE          1</span>
<a name="l01406"></a><a class="code" href="a00023.html#0b0659e1b801b88c2d24bde85075f860">01406</a> <span class="preprocessor"></span><span class="preprocessor">#define    DCONNE          0</span>
<a name="l01407"></a>01407 <span class="preprocessor"></span>
<a name="l01408"></a>01408 
<a name="l01409"></a>01409 
<a name="l01410"></a>01410 <span class="comment">/* UHADDR -  */</span>
<a name="l01411"></a><a class="code" href="a00023.html#c2feb16791283430cc9e2a8946714a7a">01411</a> <span class="preprocessor">#define    UHADDR_0        0       //</span>
<a name="l01412"></a><a class="code" href="a00023.html#7a659c3b347a35d719b9d6b87b0dc91e">01412</a> <span class="preprocessor"></span><span class="preprocessor">#define    UHADDR_1        1       //</span>
<a name="l01413"></a><a class="code" href="a00023.html#5f50aaf6e5d74d409e6aa5087ee8576f">01413</a> <span class="preprocessor"></span><span class="preprocessor">#define    UHADDR_2        2       //</span>
<a name="l01414"></a><a class="code" href="a00023.html#d0b8a90cb29d602194c830764dbeaada">01414</a> <span class="preprocessor"></span><span class="preprocessor">#define    UHADDR_3        3       //</span>
<a name="l01415"></a><a class="code" href="a00023.html#faa9553a8396a12949c4e4be1f8c842d">01415</a> <span class="preprocessor"></span><span class="preprocessor">#define    UHADDR_4        4       //</span>
<a name="l01416"></a><a class="code" href="a00023.html#b47f0d34b3974e862c11492e7ec20bca">01416</a> <span class="preprocessor"></span><span class="preprocessor">#define    UHADDR_5        5       //</span>
<a name="l01417"></a><a class="code" href="a00023.html#e2337373bd85e3092228b510f157abd5">01417</a> <span class="preprocessor"></span><span class="preprocessor">#define    UHADDR_6        6       //</span>
<a name="l01418"></a>01418 <span class="preprocessor"></span>
<a name="l01419"></a>01419 <span class="comment">/* UHFNUMH -  */</span>
<a name="l01420"></a><a class="code" href="a00023.html#c1d348605840aee4ca9650720b690930">01420</a> <span class="preprocessor">#define    UHFNUMH_0       0       //</span>
<a name="l01421"></a><a class="code" href="a00023.html#30659ff33d9eb8dbf8ef043109f05c9d">01421</a> <span class="preprocessor"></span><span class="preprocessor">#define    UHFNUMH_1       1       //</span>
<a name="l01422"></a><a class="code" href="a00023.html#a4c621594a29db3cf282882d2ea7a73d">01422</a> <span class="preprocessor"></span><span class="preprocessor">#define    UHFNUMH_2       2       //</span>
<a name="l01423"></a>01423 <span class="preprocessor"></span>
<a name="l01424"></a>01424 <span class="comment">/* UHFNUML -  */</span>
<a name="l01425"></a><a class="code" href="a00023.html#b2a0c68dfff7bee1eb06d1a43b59b4cb">01425</a> <span class="preprocessor">#define    UHFNUML_0       0       //</span>
<a name="l01426"></a><a class="code" href="a00023.html#d496cd3c8ac5b7c87654f0d93a36e75c">01426</a> <span class="preprocessor"></span><span class="preprocessor">#define    UHFNUML_1       1       //</span>
<a name="l01427"></a><a class="code" href="a00023.html#d56992418cb2c635f4330dec051d964c">01427</a> <span class="preprocessor"></span><span class="preprocessor">#define    UHFNUML_2       2       //</span>
<a name="l01428"></a><a class="code" href="a00023.html#0ed63412ce088c5872d8c593ebc4a943">01428</a> <span class="preprocessor"></span><span class="preprocessor">#define    UHFNUML_3       3       //</span>
<a name="l01429"></a><a class="code" href="a00023.html#d676029d150ecd337e6bdd45366a5685">01429</a> <span class="preprocessor"></span><span class="preprocessor">#define    UHFNUML_4       4       //</span>
<a name="l01430"></a><a class="code" href="a00023.html#e86ec83b4f5b5d1c974e761d28fac525">01430</a> <span class="preprocessor"></span><span class="preprocessor">#define    UHFNUML_5       5       //</span>
<a name="l01431"></a><a class="code" href="a00023.html#e76d24426be4e1b876fd167e59286da6">01431</a> <span class="preprocessor"></span><span class="preprocessor">#define    UHFNUML_6       6       //</span>
<a name="l01432"></a><a class="code" href="a00023.html#5fd9b857c0494499bce7fabf47aaac19">01432</a> <span class="preprocessor"></span><span class="preprocessor">#define    UHFNUML_7       7       //</span>
<a name="l01433"></a>01433 <span class="preprocessor"></span>
<a name="l01434"></a>01434 <span class="comment">/* UHFLEN -  */</span>
<a name="l01435"></a><a class="code" href="a00023.html#a736568d946087345a3194732d2b7503">01435</a> <span class="preprocessor">#define    UHFLEN_0        0       //</span>
<a name="l01436"></a><a class="code" href="a00023.html#ac5ef26551c6e1951782a6e943bc2e6f">01436</a> <span class="preprocessor"></span><span class="preprocessor">#define    UHFLEN_1        1       //</span>
<a name="l01437"></a><a class="code" href="a00023.html#747f97aa475a1c0ad663f2ad481cba2f">01437</a> <span class="preprocessor"></span><span class="preprocessor">#define    UHFLEN_2        2       //</span>
<a name="l01438"></a><a class="code" href="a00023.html#10ec9c164717074603254f7810a7264a">01438</a> <span class="preprocessor"></span><span class="preprocessor">#define    UHFLEN_3        3       //</span>
<a name="l01439"></a><a class="code" href="a00023.html#8a222e2acb4abb5f30fd9af658116fad">01439</a> <span class="preprocessor"></span><span class="preprocessor">#define    UHFLEN_4        4       //</span>
<a name="l01440"></a><a class="code" href="a00023.html#c400e10f277846b71ebe1d6d57e27b62">01440</a> <span class="preprocessor"></span><span class="preprocessor">#define    UHFLEN_5        5       //</span>
<a name="l01441"></a><a class="code" href="a00023.html#820068ffc77b06f121133c3d71915a24">01441</a> <span class="preprocessor"></span><span class="preprocessor">#define    UHFLEN_6        6       //</span>
<a name="l01442"></a><a class="code" href="a00023.html#42dc637bf0625c355dd8abef834ec661">01442</a> <span class="preprocessor"></span><span class="preprocessor">#define    UHFLEN_7        7       //</span>
<a name="l01443"></a>01443 <span class="preprocessor"></span>
<a name="l01444"></a>01444 <span class="comment">/* UPINRQX -  */</span>
<a name="l01445"></a><a class="code" href="a00023.html#395575129fd2348ff861cb4a4e0cf6e6">01445</a> <span class="preprocessor">#define    INRQ0           0       //</span>
<a name="l01446"></a><a class="code" href="a00023.html#9d13fdc89e27bc87752ef5c6f00cc757">01446</a> <span class="preprocessor"></span><span class="preprocessor">#define    INRQ1           1       //</span>
<a name="l01447"></a><a class="code" href="a00023.html#b2d448726ca3651f66022c1293b446c4">01447</a> <span class="preprocessor"></span><span class="preprocessor">#define    INRQ2           2       //</span>
<a name="l01448"></a><a class="code" href="a00023.html#751801ce3214ca3237572459b1f67154">01448</a> <span class="preprocessor"></span><span class="preprocessor">#define    INRQ3           3       //</span>
<a name="l01449"></a><a class="code" href="a00023.html#cb774c0365f73c7119d55c4ac5189ea6">01449</a> <span class="preprocessor"></span><span class="preprocessor">#define    INRQ4           4       //</span>
<a name="l01450"></a><a class="code" href="a00023.html#092bdb6cd64d84d7aefe578a05d4280b">01450</a> <span class="preprocessor"></span><span class="preprocessor">#define    INRQ5           5       //</span>
<a name="l01451"></a><a class="code" href="a00023.html#dd2cc561fd0ceab49584edb4d7bf8f0f">01451</a> <span class="preprocessor"></span><span class="preprocessor">#define    INRQ6           6       //</span>
<a name="l01452"></a><a class="code" href="a00023.html#f02917cff89bbc8efbd454969ab60ac7">01452</a> <span class="preprocessor"></span><span class="preprocessor">#define    INRQ7           7       //</span>
<a name="l01453"></a>01453 <span class="preprocessor"></span>
<a name="l01454"></a>01454 <span class="comment">/* UPINTX -  */</span>
<a name="l01455"></a><a class="code" href="a00023.html#9330e765e1253d6abfba90ae4ec9178f">01455</a> <span class="preprocessor">#define    RXINI           0       //</span>
<a name="l01456"></a><a class="code" href="a00023.html#1b43d82d7a6fa6b87bed31006951d12b">01456</a> <span class="preprocessor"></span><span class="preprocessor">#define    RXSTALLI        1       //</span>
<a name="l01457"></a><a class="code" href="a00023.html#31097bd328a897c79fc9b9843fee9cb2">01457</a> <span class="preprocessor"></span><span class="preprocessor">#define    TXOUTI          2       //</span>
<a name="l01458"></a><a class="code" href="a00023.html#1b299378fab4f13003f94a461e04dee6">01458</a> <span class="preprocessor"></span><span class="preprocessor">#define    TXSTPI          3       //</span>
<a name="l01459"></a><a class="code" href="a00023.html#d79b2e1cee448dd55d6e550fadd94979">01459</a> <span class="preprocessor"></span><span class="preprocessor">#define    PERRI           4       //</span>
<a name="l01460"></a>01460 <span class="preprocessor"></span><span class="comment">//#define  RWAL            5       //</span>
<a name="l01461"></a><a class="code" href="a00023.html#8d36c1baa03a3ed62b5399a2e3b04b8d">01461</a> <span class="preprocessor">#define    NAKEDI          6       //</span>
<a name="l01462"></a>01462 <span class="preprocessor"></span><span class="comment">//#define  FIFOCON         7       //</span>
<a name="l01463"></a>01463 
<a name="l01464"></a>01464 <span class="comment">/* UPNUM -  */</span>
<a name="l01465"></a><a class="code" href="a00023.html#e84de253425b6415c5a01da276699d32">01465</a> <span class="preprocessor">#define    PNUM0           0       //</span>
<a name="l01466"></a><a class="code" href="a00023.html#a709c18b5b0f5e7f3b003027283e997c">01466</a> <span class="preprocessor"></span><span class="preprocessor">#define    PNUM1           1       //</span>
<a name="l01467"></a><a class="code" href="a00023.html#0ff625d0fe445bb23246849a32f4474d">01467</a> <span class="preprocessor"></span><span class="preprocessor">#define    PNUM2           2       //</span>
<a name="l01468"></a>01468 <span class="preprocessor"></span>
<a name="l01469"></a>01469 <span class="comment">/* UPRST -  */</span>
<a name="l01470"></a><a class="code" href="a00023.html#fe858c1245b687e12a686e82c03c9521">01470</a> <span class="preprocessor">#define    PRST0           0       //</span>
<a name="l01471"></a><a class="code" href="a00023.html#74c82a77e900eac77b4b341bee2aa9b5">01471</a> <span class="preprocessor"></span><span class="preprocessor">#define    PRST1           1       //</span>
<a name="l01472"></a><a class="code" href="a00023.html#1675c8795d005403d94e948c1d2f7ea2">01472</a> <span class="preprocessor"></span><span class="preprocessor">#define    PRST2           2       //</span>
<a name="l01473"></a><a class="code" href="a00023.html#dc7b76ab2da2c63db3ca34f626b414ef">01473</a> <span class="preprocessor"></span><span class="preprocessor">#define    PRST3           3       //</span>
<a name="l01474"></a><a class="code" href="a00023.html#c60b8c4c54d5ef414fea79b937585902">01474</a> <span class="preprocessor"></span><span class="preprocessor">#define    PRST4           4       //</span>
<a name="l01475"></a><a class="code" href="a00023.html#8d0986b9ba95b3c37b295dda72c3bd70">01475</a> <span class="preprocessor"></span><span class="preprocessor">#define    PRST5           5       //</span>
<a name="l01476"></a><a class="code" href="a00023.html#6f6cadbb401ee62e2c4de8e901c32813">01476</a> <span class="preprocessor"></span><span class="preprocessor">#define    PRST6           6       //</span>
<a name="l01477"></a>01477 <span class="preprocessor"></span>
<a name="l01478"></a>01478 <span class="comment">/* UPCONX -  */</span>
<a name="l01479"></a><a class="code" href="a00023.html#a858f2fbc6c6e9ddf6eabb0f22d1d136">01479</a> <span class="preprocessor">#define    PEN             0       //</span>
<a name="l01480"></a>01480 <span class="preprocessor"></span><span class="comment">//#define  RSTDT           3       //</span>
<a name="l01481"></a><a class="code" href="a00023.html#d5d431a5601e2b3e46eb043850dd26c3">01481</a> <span class="preprocessor">#define    INMODE          5       //</span>
<a name="l01482"></a><a class="code" href="a00023.html#8a99417020e831390372ccf60d1a4192">01482</a> <span class="preprocessor"></span><span class="preprocessor">#define    PFREEZE         6       //</span>
<a name="l01483"></a>01483 <span class="preprocessor"></span>
<a name="l01484"></a>01484 <span class="comment">/* UPCFG0X -  */</span>
<a name="l01485"></a><a class="code" href="a00023.html#ac3414f583d2ad191de402b62093df78">01485</a> <span class="preprocessor">#define    PEPNUM0         0       //</span>
<a name="l01486"></a><a class="code" href="a00023.html#d5f8e5d128d798b7ec1f3bad69fcd828">01486</a> <span class="preprocessor"></span><span class="preprocessor">#define    PEPNUM1         1       //</span>
<a name="l01487"></a><a class="code" href="a00023.html#08a03f4a415b26c81e29f5c78e96b7f6">01487</a> <span class="preprocessor"></span><span class="preprocessor">#define    PEPNUM2         2       //</span>
<a name="l01488"></a><a class="code" href="a00023.html#db2fb97471d81b689c86ea8cc1e9035e">01488</a> <span class="preprocessor"></span><span class="preprocessor">#define    PEPNUM3         3       //</span>
<a name="l01489"></a><a class="code" href="a00023.html#197ea63a6c6067f5356530722946d048">01489</a> <span class="preprocessor"></span><span class="preprocessor">#define    PTOKEN0         4       //</span>
<a name="l01490"></a><a class="code" href="a00023.html#29e62952334bd9bd97b98b27557c55da">01490</a> <span class="preprocessor"></span><span class="preprocessor">#define    PTOKEN1         5       //</span>
<a name="l01491"></a><a class="code" href="a00023.html#eb43ba46d2064df60615e00d17b6e733">01491</a> <span class="preprocessor"></span><span class="preprocessor">#define    PTYPE0          6       //</span>
<a name="l01492"></a><a class="code" href="a00023.html#3b0091d2d03a4fcb9258e514f35600a4">01492</a> <span class="preprocessor"></span><span class="preprocessor">#define    PTYPE1          7       //</span>
<a name="l01493"></a>01493 <span class="preprocessor"></span>
<a name="l01494"></a>01494 <span class="comment">/* UPCFG1X -  */</span>
<a name="l01495"></a>01495 <span class="comment">//#define  ALLOC           1       //</span>
<a name="l01496"></a><a class="code" href="a00023.html#34698dbdc181e32e22e5b64fa17f720b">01496</a> <span class="preprocessor">#define    PBK0            2       //</span>
<a name="l01497"></a><a class="code" href="a00023.html#9d7b7623af522334ec3c571e5630b429">01497</a> <span class="preprocessor"></span><span class="preprocessor">#define    PBK1            3       //</span>
<a name="l01498"></a><a class="code" href="a00023.html#77d10cde89536e5373f8b9f791fc20e9">01498</a> <span class="preprocessor"></span><span class="preprocessor">#define    PSIZE0          4       //</span>
<a name="l01499"></a><a class="code" href="a00023.html#ced17851c8208f1b05fcd2c419d4d8f5">01499</a> <span class="preprocessor"></span><span class="preprocessor">#define    PSIZE1          5       //</span>
<a name="l01500"></a><a class="code" href="a00023.html#d3038c0696e6be99fddaa1f2387cfc8b">01500</a> <span class="preprocessor"></span><span class="preprocessor">#define    PSIZE2          6       //</span>
<a name="l01501"></a>01501 <span class="preprocessor"></span>
<a name="l01502"></a>01502 <span class="comment">/* UPSTAX -  */</span>
<a name="l01503"></a><a class="code" href="a00023.html#c25dc7e54d5a43df3d56f2b060bdaae0">01503</a> <span class="preprocessor">#define    NBUSYK0         0       //</span>
<a name="l01504"></a><a class="code" href="a00023.html#5ab8002bb931023de4c4f71fb975b52d">01504</a> <span class="preprocessor"></span><span class="preprocessor">#define    NBUSYK1         1       //</span>
<a name="l01505"></a>01505 <span class="preprocessor"></span><span class="comment">//#define  DTSEQ0          2       //</span>
<a name="l01506"></a>01506 <span class="comment">//#define  DTSEQ1          3       //</span>
<a name="l01507"></a>01507 <span class="comment">//#define  UNDERFI         5       //</span>
<a name="l01508"></a>01508 <span class="comment">//#define  OVERFI          6       //</span>
<a name="l01509"></a>01509 <span class="comment">//#define  CFGOK           7       //</span>
<a name="l01510"></a>01510 
<a name="l01511"></a>01511 <span class="comment">/* UPCFG2X -  */</span>
<a name="l01512"></a>01512 <span class="comment">/* USB_HOST/UPCFG2X/BIT0: Name missing */</span>
<a name="l01513"></a>01513 <span class="comment">/* USB_HOST/UPCFG2X/BIT1: Name missing */</span>
<a name="l01514"></a>01514 <span class="comment">/* USB_HOST/UPCFG2X/BIT2: Name missing */</span>
<a name="l01515"></a>01515 <span class="comment">/* USB_HOST/UPCFG2X/BIT3: Name missing */</span>
<a name="l01516"></a>01516 <span class="comment">/* USB_HOST/UPCFG2X/BIT4: Name missing */</span>
<a name="l01517"></a>01517 <span class="comment">/* USB_HOST/UPCFG2X/BIT5: Name missing */</span>
<a name="l01518"></a>01518 <span class="comment">/* USB_HOST/UPCFG2X/BIT6: Name missing */</span>
<a name="l01519"></a>01519 <span class="comment">/* USB_HOST/UPCFG2X/BIT7: Name missing */</span>
<a name="l01520"></a>01520 
<a name="l01521"></a>01521 <span class="comment">/* UPIENX -  */</span>
<a name="l01522"></a><a class="code" href="a00023.html#b95d298fb850f4371adea72954be57f3">01522</a> <span class="preprocessor">#define    RXINE           0       //</span>
<a name="l01523"></a><a class="code" href="a00023.html#3342bc2db3c153b8cf96bfb29348026b">01523</a> <span class="preprocessor"></span><span class="preprocessor">#define    RXSTALLE        1       //</span>
<a name="l01524"></a><a class="code" href="a00023.html#f0adc74b3c38209805f3635aaa0abfe0">01524</a> <span class="preprocessor"></span><span class="preprocessor">#define    TXOUTE          2       //</span>
<a name="l01525"></a><a class="code" href="a00023.html#c5000f2e7bf1b048f9987b887c20e053">01525</a> <span class="preprocessor"></span><span class="preprocessor">#define    TXSTPE          3       //</span>
<a name="l01526"></a><a class="code" href="a00023.html#8f14999249104daf67ed07bf077b6c56">01526</a> <span class="preprocessor"></span><span class="preprocessor">#define    PERRE           4       //</span>
<a name="l01527"></a><a class="code" href="a00023.html#7214cd30b9bd00807e103c7c07ce8927">01527</a> <span class="preprocessor"></span><span class="preprocessor">#define    NAKEDE          6       //</span>
<a name="l01528"></a>01528 <span class="preprocessor"></span><span class="comment">//#define  FLERRE          7       //</span>
<a name="l01529"></a>01529 
<a name="l01530"></a>01530 <span class="comment">/* UPDATX -  */</span>
<a name="l01531"></a><a class="code" href="a00023.html#a0d662294da3f5e6339f8be3304f29b5">01531</a> <span class="preprocessor">#define    PDAT0           0       //</span>
<a name="l01532"></a><a class="code" href="a00023.html#60d24ca0081111efad8311eeee50a823">01532</a> <span class="preprocessor"></span><span class="preprocessor">#define    PDAT1           1       //</span>
<a name="l01533"></a><a class="code" href="a00023.html#eed190a7d0c3a232c6aa7b03c0204d14">01533</a> <span class="preprocessor"></span><span class="preprocessor">#define    PDAT2           2       //</span>
<a name="l01534"></a><a class="code" href="a00023.html#6d38760b383cee7989e5111ca7c2f8db">01534</a> <span class="preprocessor"></span><span class="preprocessor">#define    PDAT3           3       //</span>
<a name="l01535"></a><a class="code" href="a00023.html#27075c35df0cc1cd9ae9078563d5378e">01535</a> <span class="preprocessor"></span><span class="preprocessor">#define    PDAT4           4       //</span>
<a name="l01536"></a><a class="code" href="a00023.html#3772f72cf33a6d6f4c7a44159d7a3765">01536</a> <span class="preprocessor"></span><span class="preprocessor">#define    PDAT5           5       //</span>
<a name="l01537"></a><a class="code" href="a00023.html#c07fd0596952e315f811ed9e09c3e085">01537</a> <span class="preprocessor"></span><span class="preprocessor">#define    PDAT6           6       //</span>
<a name="l01538"></a><a class="code" href="a00023.html#127d92a6b5d70a3bc45b5d4e5ffeade3">01538</a> <span class="preprocessor"></span><span class="preprocessor">#define    PDAT7           7       //</span>
<a name="l01539"></a>01539 <span class="preprocessor"></span>
<a name="l01540"></a>01540 <span class="comment">/* UPBCLX -  */</span>
<a name="l01541"></a><a class="code" href="a00023.html#c8856fea9ea4940bc32006656797b0bd">01541</a> <span class="preprocessor">#define    PBYCT0          0       //</span>
<a name="l01542"></a><a class="code" href="a00023.html#dd5d1e755f97196ea0c77c6886169c85">01542</a> <span class="preprocessor"></span><span class="preprocessor">#define    PBYCT1          1       //</span>
<a name="l01543"></a><a class="code" href="a00023.html#3b2c039975ca4b38ad86606618852935">01543</a> <span class="preprocessor"></span><span class="preprocessor">#define    PBYCT2          2       //</span>
<a name="l01544"></a><a class="code" href="a00023.html#163f318d475a5ae8f7b6a91a45195123">01544</a> <span class="preprocessor"></span><span class="preprocessor">#define    PBYCT3          3       //</span>
<a name="l01545"></a><a class="code" href="a00023.html#7da18d324159d08844db5eb98e202cf9">01545</a> <span class="preprocessor"></span><span class="preprocessor">#define    PBYCT4          4       //</span>
<a name="l01546"></a><a class="code" href="a00023.html#f376b967d2abad0587b088ea3d339267">01546</a> <span class="preprocessor"></span><span class="preprocessor">#define    PBYCT5          5       //</span>
<a name="l01547"></a><a class="code" href="a00023.html#454bbd9217142cb34216bb25d43fee15">01547</a> <span class="preprocessor"></span><span class="preprocessor">#define    PBYCT6          6       //</span>
<a name="l01548"></a><a class="code" href="a00023.html#bf4c088c026846091928d7995e849004">01548</a> <span class="preprocessor"></span><span class="preprocessor">#define    PBYCT7          7       //</span>
<a name="l01549"></a>01549 <span class="preprocessor"></span>
<a name="l01550"></a>01550 <span class="comment">/* UPBCHX -  */</span>
<a name="l01551"></a><a class="code" href="a00023.html#baa0dbad48bb6e488db5c143fefe8701">01551</a> <span class="preprocessor">#define    PBYCT8          0       //</span>
<a name="l01552"></a><a class="code" href="a00023.html#d1ec47ca2aad05b9ad371bed99b4ce30">01552</a> <span class="preprocessor"></span><span class="preprocessor">#define    PBYCT9          1       //</span>
<a name="l01553"></a><a class="code" href="a00023.html#26efe63c5a83345cc2291c063b63e162">01553</a> <span class="preprocessor"></span><span class="preprocessor">#define    PBYCT10         2       //</span>
<a name="l01554"></a>01554 <span class="preprocessor"></span>
<a name="l01555"></a>01555 <span class="comment">/* UPINT -  */</span>
<a name="l01556"></a><a class="code" href="a00023.html#01e4e1fd0afb7463480dde6a78942d6d">01556</a> <span class="preprocessor">#define    PINT0           0       //</span>
<a name="l01557"></a><a class="code" href="a00023.html#1cd3ec117e317ecd91917a3a593a2897">01557</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINT1           1       //</span>
<a name="l01558"></a><a class="code" href="a00023.html#ddc37145a83c8078f05a3f3c2fe4efd2">01558</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINT2           2       //</span>
<a name="l01559"></a><a class="code" href="a00023.html#200f783fb9fa94da6f7f242b642a1c80">01559</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINT3           3       //</span>
<a name="l01560"></a><a class="code" href="a00023.html#96c35752adbf2a8770706200d0bbc06d">01560</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINT4           4       //</span>
<a name="l01561"></a><a class="code" href="a00023.html#8744f73f0e2f433dcd76d1b2e428bc28">01561</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINT5           5       //</span>
<a name="l01562"></a><a class="code" href="a00023.html#fa8596809930ca5e4ef3e5ff105d5226">01562</a> <span class="preprocessor"></span><span class="preprocessor">#define    PINT6           6       //</span>
<a name="l01563"></a>01563 <span class="preprocessor"></span>
<a name="l01564"></a>01564 <span class="comment">/* UPERRX -  */</span>
<a name="l01565"></a><a class="code" href="a00023.html#cd8bbf58849de7420b177ba9aa534159">01565</a> <span class="preprocessor">#define    DATATGL         0       //</span>
<a name="l01566"></a><a class="code" href="a00023.html#4c3f8f029e4bf28c10c610000409be20">01566</a> <span class="preprocessor"></span><span class="preprocessor">#define    DATAPID         1       //</span>
<a name="l01567"></a><a class="code" href="a00023.html#1230649f2e178a83485c5b5465ff8260">01567</a> <span class="preprocessor"></span><span class="preprocessor">#define    PID             2       //</span>
<a name="l01568"></a><a class="code" href="a00023.html#45ba202b05caf39795aeca91b0ae547e">01568</a> <span class="preprocessor"></span><span class="preprocessor">#define    TIMEOUT         3       //</span>
<a name="l01569"></a><a class="code" href="a00023.html#0412d384f71553527b05aef61b5d98c6">01569</a> <span class="preprocessor"></span><span class="preprocessor">#define    CRC16           4       //</span>
<a name="l01570"></a><a class="code" href="a00023.html#2eba85528af8511a082af6ef93943bee">01570</a> <span class="preprocessor"></span><span class="preprocessor">#define    COUNTER0        5       //</span>
<a name="l01571"></a><a class="code" href="a00023.html#c8c86cefd822332bf43b9e211a767287">01571</a> <span class="preprocessor"></span><span class="preprocessor">#define    COUNTER1        6       //</span>
<a name="l01572"></a>01572 <span class="preprocessor"></span>
<a name="l01573"></a>01573 <span class="comment">/* Pointer definition */</span>
<a name="l01574"></a><a class="code" href="a00023.html#a96860f5de841cec0d9a052742f7a6ba">01574</a> <span class="preprocessor">#define    XL     r26</span>
<a name="l01575"></a><a class="code" href="a00023.html#bba12f14ca20477ed48cc17c11c7bfc2">01575</a> <span class="preprocessor"></span><span class="preprocessor">#define    XH     r27</span>
<a name="l01576"></a><a class="code" href="a00023.html#2019357a5e08c2aff3233a7abe233a25">01576</a> <span class="preprocessor"></span><span class="preprocessor">#define    YL     r28</span>
<a name="l01577"></a><a class="code" href="a00023.html#a60dfd984ee6151bd44d674561b38600">01577</a> <span class="preprocessor"></span><span class="preprocessor">#define    YH     r29</span>
<a name="l01578"></a><a class="code" href="a00023.html#cad5a671fada05e1c2e444c5bda614f6">01578</a> <span class="preprocessor"></span><span class="preprocessor">#define    ZL     r30</span>
<a name="l01579"></a><a class="code" href="a00023.html#595faa6e260998a29c7f1021f172fad5">01579</a> <span class="preprocessor"></span><span class="preprocessor">#define    ZH     r31</span>
<a name="l01580"></a>01580 <span class="preprocessor"></span>
<a name="l01581"></a>01581 
<a name="l01582"></a>01582 <span class="comment">// registers PLLCSR</span>
<a name="l01583"></a><a class="code" href="a00023.html#576dcb451253f53eee6a4e86f43823c1">01583</a> <span class="preprocessor">#define    PLLP2     4  </span>
<a name="l01584"></a><a class="code" href="a00023.html#ef1dcbf2704a5f9a5f98f71ebe031252">01584</a> <span class="preprocessor"></span><span class="preprocessor">#define    PLLP1     3</span>
<a name="l01585"></a><a class="code" href="a00023.html#5efccc31a54cdc9f4e7b55d093fc3c9d">01585</a> <span class="preprocessor"></span><span class="preprocessor">#define    PLLP0     2</span>
<a name="l01586"></a><a class="code" href="a00023.html#a8852f25f711e8cee1cef998e85f802e">01586</a> <span class="preprocessor"></span><span class="preprocessor">#define    PLLE      1</span>
<a name="l01587"></a><a class="code" href="a00023.html#44d775af565966409babd3be154bc7d6">01587</a> <span class="preprocessor"></span><span class="preprocessor">#define    PLOCK     0</span>
<a name="l01588"></a>01588 <span class="preprocessor"></span>
<a name="l01589"></a>01589 
<a name="l01590"></a>01590 
<a name="l01591"></a>01591 
<a name="l01592"></a>01592 <span class="preprocessor">#endif  </span><span class="comment">/* _MCU_H*/</span>
<a name="l01593"></a>01593 
<a name="l01594"></a>01594 
<a name="l01595"></a>01595 
<a name="l01596"></a>01596 
<a name="l01597"></a>01597 
<a name="l01598"></a>01598 
<a name="l01599"></a>01599 
<a name="l01600"></a>01600 
<a name="l01601"></a>01601 
<a name="l01602"></a>01602 
<a name="l01603"></a>01603 
<a name="l01604"></a>01604 
<a name="l01605"></a>01605 
<a name="l01606"></a>01606 
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Fri Jan 26 10:50:01 2007 for Atmel by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.1-p1 </small></address>
</body>
</html>
