|avs_to_hram_converter
clk => avs_to_hram_converter_EU:EU.clk
clk => avs_to_hram_converter_CU:CU.clk
reset_n => avs_to_hram_converter_EU:EU.reset_n
reset_n => avs_to_hram_converter_CU:CU.reset_n
avs_address[0] => avs_to_hram_converter_EU:EU.avs_address[0]
avs_address[1] => avs_to_hram_converter_EU:EU.avs_address[1]
avs_address[2] => avs_to_hram_converter_EU:EU.avs_address[2]
avs_address[3] => avs_to_hram_converter_EU:EU.avs_address[3]
avs_address[4] => avs_to_hram_converter_EU:EU.avs_address[4]
avs_address[5] => avs_to_hram_converter_EU:EU.avs_address[5]
avs_address[6] => avs_to_hram_converter_EU:EU.avs_address[6]
avs_address[7] => avs_to_hram_converter_EU:EU.avs_address[7]
avs_address[8] => avs_to_hram_converter_EU:EU.avs_address[8]
avs_address[9] => avs_to_hram_converter_EU:EU.avs_address[9]
avs_address[10] => avs_to_hram_converter_EU:EU.avs_address[10]
avs_address[11] => avs_to_hram_converter_EU:EU.avs_address[11]
avs_address[12] => avs_to_hram_converter_EU:EU.avs_address[12]
avs_address[13] => avs_to_hram_converter_EU:EU.avs_address[13]
avs_address[14] => avs_to_hram_converter_EU:EU.avs_address[14]
avs_address[15] => avs_to_hram_converter_EU:EU.avs_address[15]
avs_address[16] => avs_to_hram_converter_EU:EU.avs_address[16]
avs_address[17] => avs_to_hram_converter_EU:EU.avs_address[17]
avs_address[18] => avs_to_hram_converter_EU:EU.avs_address[18]
avs_address[19] => avs_to_hram_converter_EU:EU.avs_address[19]
avs_address[20] => avs_to_hram_converter_EU:EU.avs_address[20]
avs_address[21] => avs_to_hram_converter_EU:EU.avs_address[21]
avs_address[22] => avs_to_hram_converter_EU:EU.avs_address[22]
avs_address[23] => avs_to_hram_converter_EU:EU.avs_address[23]
avs_address[24] => avs_to_hram_converter_EU:EU.avs_address[24]
avs_address[25] => avs_to_hram_converter_EU:EU.avs_address[25]
avs_address[26] => avs_to_hram_converter_EU:EU.avs_address[26]
avs_address[27] => avs_to_hram_converter_EU:EU.avs_address[27]
avs_address[28] => avs_to_hram_converter_EU:EU.avs_address[28]
avs_address[29] => avs_to_hram_converter_EU:EU.avs_address[29]
avs_address[30] => avs_to_hram_converter_EU:EU.avs_address[30]
avs_address[31] => avs_to_hram_converter_EU:EU.avs_address[31]
avs_read => avs_to_hram_converter_EU:EU.avs_read
avs_readdata[0] << avs_to_hram_converter_EU:EU.avs_readdata[0]
avs_readdata[1] << avs_to_hram_converter_EU:EU.avs_readdata[1]
avs_readdata[2] << avs_to_hram_converter_EU:EU.avs_readdata[2]
avs_readdata[3] << avs_to_hram_converter_EU:EU.avs_readdata[3]
avs_readdata[4] << avs_to_hram_converter_EU:EU.avs_readdata[4]
avs_readdata[5] << avs_to_hram_converter_EU:EU.avs_readdata[5]
avs_readdata[6] << avs_to_hram_converter_EU:EU.avs_readdata[6]
avs_readdata[7] << avs_to_hram_converter_EU:EU.avs_readdata[7]
avs_readdata[8] << avs_to_hram_converter_EU:EU.avs_readdata[8]
avs_readdata[9] << avs_to_hram_converter_EU:EU.avs_readdata[9]
avs_readdata[10] << avs_to_hram_converter_EU:EU.avs_readdata[10]
avs_readdata[11] << avs_to_hram_converter_EU:EU.avs_readdata[11]
avs_readdata[12] << avs_to_hram_converter_EU:EU.avs_readdata[12]
avs_readdata[13] << avs_to_hram_converter_EU:EU.avs_readdata[13]
avs_readdata[14] << avs_to_hram_converter_EU:EU.avs_readdata[14]
avs_readdata[15] << avs_to_hram_converter_EU:EU.avs_readdata[15]
avs_write => avs_to_hram_converter_EU:EU.avs_write
avs_writedata[0] => avs_to_hram_converter_EU:EU.avs_writedata[0]
avs_writedata[1] => avs_to_hram_converter_EU:EU.avs_writedata[1]
avs_writedata[2] => avs_to_hram_converter_EU:EU.avs_writedata[2]
avs_writedata[3] => avs_to_hram_converter_EU:EU.avs_writedata[3]
avs_writedata[4] => avs_to_hram_converter_EU:EU.avs_writedata[4]
avs_writedata[5] => avs_to_hram_converter_EU:EU.avs_writedata[5]
avs_writedata[6] => avs_to_hram_converter_EU:EU.avs_writedata[6]
avs_writedata[7] => avs_to_hram_converter_EU:EU.avs_writedata[7]
avs_writedata[8] => avs_to_hram_converter_EU:EU.avs_writedata[8]
avs_writedata[9] => avs_to_hram_converter_EU:EU.avs_writedata[9]
avs_writedata[10] => avs_to_hram_converter_EU:EU.avs_writedata[10]
avs_writedata[11] => avs_to_hram_converter_EU:EU.avs_writedata[11]
avs_writedata[12] => avs_to_hram_converter_EU:EU.avs_writedata[12]
avs_writedata[13] => avs_to_hram_converter_EU:EU.avs_writedata[13]
avs_writedata[14] => avs_to_hram_converter_EU:EU.avs_writedata[14]
avs_writedata[15] => avs_to_hram_converter_EU:EU.avs_writedata[15]
avs_waitrequest << avs_to_hram_converter_EU:EU.avs_waitrequest
avs_readdatavalid << avs_to_hram_converter_EU:EU.avs_readdatavalid
avs_beginbursttransfer => avs_to_hram_converter_EU:EU.avs_beginbursttransfer
avs_burstcount[0] => avs_to_hram_converter_EU:EU.avs_burstcount[0]
avs_burstcount[1] => avs_to_hram_converter_EU:EU.avs_burstcount[1]
avs_burstcount[2] => avs_to_hram_converter_EU:EU.avs_burstcount[2]
avs_burstcount[3] => avs_to_hram_converter_EU:EU.avs_burstcount[3]
avs_burstcount[4] => avs_to_hram_converter_EU:EU.avs_burstcount[4]
avs_burstcount[5] => avs_to_hram_converter_EU:EU.avs_burstcount[5]
avs_burstcount[6] => avs_to_hram_converter_EU:EU.avs_burstcount[6]
avs_burstcount[7] => avs_to_hram_converter_EU:EU.avs_burstcount[7]
avs_burstcount[8] => avs_to_hram_converter_EU:EU.avs_burstcount[8]
avs_burstcount[9] => avs_to_hram_converter_EU:EU.avs_burstcount[9]
avs_burstcount[10] => avs_to_hram_converter_EU:EU.avs_burstcount[10]
hram_RESET_n << avs_to_hram_converter_EU:EU.hram_RESET_n
hram_CK << avs_to_hram_converter_EU:EU.hram_CK
hram_DQ[0] <> avs_to_hram_converter_EU:EU.hram_DQ[0]
hram_DQ[1] <> avs_to_hram_converter_EU:EU.hram_DQ[1]
hram_DQ[2] <> avs_to_hram_converter_EU:EU.hram_DQ[2]
hram_DQ[3] <> avs_to_hram_converter_EU:EU.hram_DQ[3]
hram_DQ[4] <> avs_to_hram_converter_EU:EU.hram_DQ[4]
hram_DQ[5] <> avs_to_hram_converter_EU:EU.hram_DQ[5]
hram_DQ[6] <> avs_to_hram_converter_EU:EU.hram_DQ[6]
hram_DQ[7] <> avs_to_hram_converter_EU:EU.hram_DQ[7]
hram_RWDS <> avs_to_hram_converter_EU:EU.hram_RWDS
hram_CS_n << avs_to_hram_converter_EU:EU.hram_CS_n


|avs_to_hram_converter|avs_to_hram_converter_EU:EU
clk => reg:addr_reg.clk
clk => reg:burstcnt_reg.clk
clk => reg:datain_reg.clk
clk => reg:conf_reg.clk
clk => CA_unpacker:CA_unpacker_inst.clk
clk => SDR_to_DDR_converter:writedata_converter.clk
clk => dll_90:clk_shifter.inclk0
clk => d_flipflop:rwds_tracker.clk
clk => synchronizer:synchronizer_inst.clk
clk => reg:cntpipe1.clk
clk => reg:cntpipe2.clk
clk => reg:cntpipe3.clk
clk => adder_22bit_1pipe:addressgen.clock
clk => d_flipflop:burst_tracker.clk
clk => d_flipflop:dpd_req_tracker.clk
clk => d_flipflop:op_tracker.clk
clk => sr_flipflop:init_tracker.clk
clk => sr_flipflop:dpd_tracker.clk
clk => timer_14bit:deadline_timer.clk
reset_n => dll_90:clk_shifter.areset
reset_n => synchronizer:synchronizer_inst.rst_n
avs_address[0] => reg:addr_reg.din[0]
avs_address[0] => config.IN1
avs_address[1] => reg:addr_reg.din[1]
avs_address[1] => config.IN1
avs_address[2] => reg:addr_reg.din[2]
avs_address[2] => config.IN1
avs_address[3] => reg:addr_reg.din[3]
avs_address[3] => config.IN1
avs_address[4] => reg:addr_reg.din[4]
avs_address[4] => config.IN1
avs_address[5] => reg:addr_reg.din[5]
avs_address[5] => config.IN1
avs_address[6] => reg:addr_reg.din[6]
avs_address[6] => config.IN1
avs_address[7] => reg:addr_reg.din[7]
avs_address[7] => config.IN1
avs_address[8] => reg:addr_reg.din[8]
avs_address[8] => config.IN1
avs_address[9] => reg:addr_reg.din[9]
avs_address[9] => config.IN1
avs_address[10] => reg:addr_reg.din[10]
avs_address[10] => config.IN1
avs_address[11] => reg:addr_reg.din[11]
avs_address[11] => config.IN1
avs_address[12] => reg:addr_reg.din[12]
avs_address[12] => config.IN1
avs_address[13] => reg:addr_reg.din[13]
avs_address[13] => config.IN1
avs_address[14] => reg:addr_reg.din[14]
avs_address[14] => config.IN1
avs_address[15] => reg:addr_reg.din[15]
avs_address[15] => config.IN1
avs_address[16] => reg:addr_reg.din[16]
avs_address[16] => config.IN1
avs_address[17] => reg:addr_reg.din[17]
avs_address[17] => config.IN1
avs_address[18] => reg:addr_reg.din[18]
avs_address[18] => config.IN1
avs_address[19] => reg:addr_reg.din[19]
avs_address[19] => config.IN1
avs_address[20] => reg:addr_reg.din[20]
avs_address[20] => config.IN1
avs_address[21] => reg:addr_reg.din[21]
avs_address[21] => config.IN1
avs_address[22] => config.IN1
avs_address[22] => reg:addr_reg.din[22]
avs_address[23] => reg:addr_reg.din[23]
avs_address[23] => config.IN1
avs_address[24] => reg:addr_reg.din[24]
avs_address[24] => config.IN1
avs_address[25] => reg:addr_reg.din[25]
avs_address[25] => config.IN1
avs_address[26] => reg:addr_reg.din[26]
avs_address[26] => config.IN1
avs_address[27] => reg:addr_reg.din[27]
avs_address[27] => config.IN1
avs_address[28] => reg:addr_reg.din[28]
avs_address[28] => config.IN1
avs_address[29] => reg:addr_reg.din[29]
avs_address[29] => config.IN1
avs_address[30] => reg:addr_reg.din[30]
avs_address[30] => config.IN0
avs_address[31] => reg:addr_reg.din[31]
avs_address[31] => config.IN1
avs_read => read.DATAIN
avs_readdata[0] <= mux_2to1:readdatamux.dout[0]
avs_readdata[1] <= mux_2to1:readdatamux.dout[1]
avs_readdata[2] <= mux_2to1:readdatamux.dout[2]
avs_readdata[3] <= mux_2to1:readdatamux.dout[3]
avs_readdata[4] <= mux_2to1:readdatamux.dout[4]
avs_readdata[5] <= mux_2to1:readdatamux.dout[5]
avs_readdata[6] <= mux_2to1:readdatamux.dout[6]
avs_readdata[7] <= mux_2to1:readdatamux.dout[7]
avs_readdata[8] <= mux_2to1:readdatamux.dout[8]
avs_readdata[9] <= mux_2to1:readdatamux.dout[9]
avs_readdata[10] <= mux_2to1:readdatamux.dout[10]
avs_readdata[11] <= mux_2to1:readdatamux.dout[11]
avs_readdata[12] <= mux_2to1:readdatamux.dout[12]
avs_readdata[13] <= mux_2to1:readdatamux.dout[13]
avs_readdata[14] <= mux_2to1:readdatamux.dout[14]
avs_readdata[15] <= mux_2to1:readdatamux.dout[15]
avs_write => d_flipflop:op_tracker.din
avs_write => write.DATAIN
avs_writedata[0] => reg:datain_reg.din[0]
avs_writedata[0] => d_flipflop:dpd_req_tracker.din
avs_writedata[0] => dpd_req.DATAIN
avs_writedata[1] => reg:datain_reg.din[1]
avs_writedata[2] => reg:datain_reg.din[2]
avs_writedata[3] => reg:datain_reg.din[3]
avs_writedata[4] => reg:datain_reg.din[4]
avs_writedata[5] => reg:datain_reg.din[5]
avs_writedata[6] => reg:datain_reg.din[6]
avs_writedata[7] => reg:datain_reg.din[7]
avs_writedata[8] => reg:datain_reg.din[8]
avs_writedata[9] => reg:datain_reg.din[9]
avs_writedata[10] => reg:datain_reg.din[10]
avs_writedata[11] => reg:datain_reg.din[11]
avs_writedata[12] => reg:datain_reg.din[12]
avs_writedata[13] => reg:datain_reg.din[13]
avs_writedata[14] => reg:datain_reg.din[14]
avs_writedata[15] => reg:datain_reg.din[15]
avs_waitrequest <= waitrequest.DB_MAX_OUTPUT_PORT_TYPE
avs_readdatavalid <= avs_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
avs_beginbursttransfer => d_flipflop:burst_tracker.din
avs_burstcount[0] => reg:burstcnt_reg.din[0]
avs_burstcount[1] => reg:burstcnt_reg.din[1]
avs_burstcount[2] => reg:burstcnt_reg.din[2]
avs_burstcount[3] => reg:burstcnt_reg.din[3]
avs_burstcount[4] => reg:burstcnt_reg.din[4]
avs_burstcount[5] => reg:burstcnt_reg.din[5]
avs_burstcount[6] => reg:burstcnt_reg.din[6]
avs_burstcount[7] => reg:burstcnt_reg.din[7]
avs_burstcount[8] => reg:burstcnt_reg.din[8]
avs_burstcount[9] => reg:burstcnt_reg.din[9]
avs_burstcount[10] => reg:burstcnt_reg.din[10]
hram_RESET_n <= hbus_RESET_n.DB_MAX_OUTPUT_PORT_TYPE
hram_CK <= clk_gater:clk_gater_inst.outclk
hram_DQ[0] <> hram_DQ[0]
hram_DQ[1] <> hram_DQ[1]
hram_DQ[2] <> hram_DQ[2]
hram_DQ[3] <> hram_DQ[3]
hram_DQ[4] <> hram_DQ[4]
hram_DQ[5] <> hram_DQ[5]
hram_DQ[6] <> hram_DQ[6]
hram_DQ[7] <> hram_DQ[7]
hram_RWDS <> hram_RWDS
hram_CS_n <= hbus_CS_n.DB_MAX_OUTPUT_PORT_TYPE
waitrequest => avs_waitrequest.DATAIN
force_valid => avs_readdatavalid.IN1
cmd_load => reg:addr_reg.enable
cmd_load => reg:burstcnt_reg.enable
cmd_load => d_flipflop:burst_tracker.enable
cmd_load => d_flipflop:dpd_req_tracker.enable
cmd_load => d_flipflop:op_tracker.enable
dpd_req_clear_n => d_flipflop:dpd_req_tracker.clear_n
synch_cnt_enable => synchronizer:synchronizer_inst.counter_enable
synch_cnt_down => synchronizer:synchronizer_inst.counter_up_downN
synch_cnt_clear_n => ~NO_FANOUT~
datain_load => reg:datain_reg.enable
avs_out_sel => mux_2to1:readdatamux.sel
reset_config_register_n => reg:conf_reg.clear_n
update_config_register => reg:conf_reg.enable
address_space_sel[0] => mux_4to1:address_mux.sel[0]
address_space_sel[1] => mux_4to1:address_mux.sel[1]
config_access => CA_builder:CA_builder_inst.config_access
read_writeN => CA_builder:CA_builder_inst.read_writeN
CA_load => CA_unpacker:CA_unpacker_inst.load
CA_sel[0] => CA_unpacker:CA_unpacker_inst.sel[0]
CA_sel[1] => CA_unpacker:CA_unpacker_inst.sel[1]
dq_sel[0] => mux_4to1:dq_mux.sel[0]
dq_sel[1] => mux_4to1:dq_mux.sel[1]
dq_OE => tristate_buffer:dq_buffer.enable
writedata_load => SDR_to_DDR_converter:writedata_converter.load
addressgen_enable => adder_22bit_1pipe:addressgen.clken
synch_enable => synchronizer:synchronizer_inst.synch_enable
synch_clear_n => synchronizer:synchronizer_inst.synch_clear_n
synch_clear_n => synchronizer:synchronizer_inst.counter_clear_n
RWDS_sampling_enable => DDR_to_SDR_converter:readdata_converter.enable
init_clear_n => sr_flipflop:init_tracker.clear_n
set_initialization_state => sr_flipflop:init_tracker.set
check_latency => d_flipflop:rwds_tracker.enable
force_RWDS_low => tristate_buffer:RWDS_buffer.enable
CK_gating_enable_n => clk_gater:clk_gater_inst.ena
set_dpd_status => sr_flipflop:dpd_tracker.set
clear_dpd_status_n => sr_flipflop:dpd_tracker.clear_n
deadline_tim_enable => timer_14bit:deadline_timer.enable
deadline_tim_clear_n => timer_14bit:deadline_timer.clear_n
hbus_RESET_n => hram_RESET_n.DATAIN
hbus_CS_n => hram_CS_n.DATAIN
write <= avs_write.DB_MAX_OUTPUT_PORT_TYPE
read <= avs_read.DB_MAX_OUTPUT_PORT_TYPE
config <= config.DB_MAX_OUTPUT_PORT_TYPE
dpd_req <= avs_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
active_dpd_req <= d_flipflop:dpd_req_tracker.dout
current_operation <= d_flipflop:op_tracker.dout
bursttransfer <= bursttransfer.DB_MAX_OUTPUT_PORT_TYPE
burst_end <= comparator_Nbit:burst_cmp.equal
synch_busy <= synchronizer:synchronizer_inst.synch_busy
init <= sr_flipflop:init_tracker.dout
doubled_latency <= d_flipflop:rwds_tracker.dout
dpd_mode_on <= sr_flipflop:dpd_tracker.dout
t_acc1 <= timer_14bit:deadline_timer.tim_3
t_acc2 <= timer_14bit:deadline_timer.tim_7
t_dpdcsl <= timer_14bit:deadline_timer.tim_20
t_dpdin <= timer_14bit:deadline_timer.tim_1000
t_dpdout <= timer_14bit:deadline_timer.tim_15000


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|reg:addr_reg
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
clk => dout[22]~reg0.CLK
clk => dout[23]~reg0.CLK
clk => dout[24]~reg0.CLK
clk => dout[25]~reg0.CLK
clk => dout[26]~reg0.CLK
clk => dout[27]~reg0.CLK
clk => dout[28]~reg0.CLK
clk => dout[29]~reg0.CLK
clk => dout[30]~reg0.CLK
clk => dout[31]~reg0.CLK
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout[0]~reg0.ACLR
reset_n => dout[1]~reg0.ACLR
reset_n => dout[2]~reg0.ACLR
reset_n => dout[3]~reg0.ACLR
reset_n => dout[4]~reg0.ACLR
reset_n => dout[5]~reg0.ACLR
reset_n => dout[6]~reg0.ACLR
reset_n => dout[7]~reg0.ACLR
reset_n => dout[8]~reg0.ACLR
reset_n => dout[9]~reg0.ACLR
reset_n => dout[10]~reg0.ACLR
reset_n => dout[11]~reg0.ACLR
reset_n => dout[12]~reg0.ACLR
reset_n => dout[13]~reg0.ACLR
reset_n => dout[14]~reg0.ACLR
reset_n => dout[15]~reg0.ACLR
reset_n => dout[16]~reg0.ACLR
reset_n => dout[17]~reg0.ACLR
reset_n => dout[18]~reg0.ACLR
reset_n => dout[19]~reg0.ACLR
reset_n => dout[20]~reg0.ACLR
reset_n => dout[21]~reg0.ACLR
reset_n => dout[22]~reg0.ACLR
reset_n => dout[23]~reg0.ACLR
reset_n => dout[24]~reg0.ACLR
reset_n => dout[25]~reg0.ACLR
reset_n => dout[26]~reg0.ACLR
reset_n => dout[27]~reg0.ACLR
reset_n => dout[28]~reg0.ACLR
reset_n => dout[29]~reg0.ACLR
reset_n => dout[30]~reg0.ACLR
reset_n => dout[31]~reg0.ACLR
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
din[11] => dout.DATAB
din[12] => dout.DATAB
din[13] => dout.DATAB
din[14] => dout.DATAB
din[15] => dout.DATAB
din[16] => dout.DATAB
din[17] => dout.DATAB
din[18] => dout.DATAB
din[19] => dout.DATAB
din[20] => dout.DATAB
din[21] => dout.DATAB
din[22] => dout.DATAB
din[23] => dout.DATAB
din[24] => dout.DATAB
din[25] => dout.DATAB
din[26] => dout.DATAB
din[27] => dout.DATAB
din[28] => dout.DATAB
din[29] => dout.DATAB
din[30] => dout.DATAB
din[31] => dout.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|reg:burstcnt_reg
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout[0]~reg0.ACLR
reset_n => dout[1]~reg0.ACLR
reset_n => dout[2]~reg0.ACLR
reset_n => dout[3]~reg0.ACLR
reset_n => dout[4]~reg0.ACLR
reset_n => dout[5]~reg0.ACLR
reset_n => dout[6]~reg0.ACLR
reset_n => dout[7]~reg0.ACLR
reset_n => dout[8]~reg0.ACLR
reset_n => dout[9]~reg0.ACLR
reset_n => dout[10]~reg0.ACLR
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|reg:datain_reg
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout[0]~reg0.ACLR
reset_n => dout[1]~reg0.ACLR
reset_n => dout[2]~reg0.ACLR
reset_n => dout[3]~reg0.ACLR
reset_n => dout[4]~reg0.ACLR
reset_n => dout[5]~reg0.ACLR
reset_n => dout[6]~reg0.ACLR
reset_n => dout[7]~reg0.ACLR
reset_n => dout[8]~reg0.ACLR
reset_n => dout[9]~reg0.ACLR
reset_n => dout[10]~reg0.ACLR
reset_n => dout[11]~reg0.ACLR
reset_n => dout[12]~reg0.ACLR
reset_n => dout[13]~reg0.ACLR
reset_n => dout[14]~reg0.ACLR
reset_n => dout[15]~reg0.ACLR
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
din[11] => dout.DATAB
din[12] => dout.DATAB
din[13] => dout.DATAB
din[14] => dout.DATAB
din[15] => dout.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|reg:conf_reg
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout[0]~reg0.ACLR
reset_n => dout[1]~reg0.ACLR
din[0] => dout.DATAB
din[1] => dout.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|conf_builder:conf_builder_inst
conf_virtual[0] => conf0_real[15].DATAIN
conf_virtual[1] => conf0_real[3].DATAIN
conf0_real[0] <= <VCC>
conf0_real[1] <= <VCC>
conf0_real[2] <= <VCC>
conf0_real[3] <= conf_virtual[1].DB_MAX_OUTPUT_PORT_TYPE
conf0_real[4] <= <VCC>
conf0_real[5] <= <GND>
conf0_real[6] <= <GND>
conf0_real[7] <= <GND>
conf0_real[8] <= <VCC>
conf0_real[9] <= <VCC>
conf0_real[10] <= <VCC>
conf0_real[11] <= <VCC>
conf0_real[12] <= <GND>
conf0_real[13] <= <GND>
conf0_real[14] <= <GND>
conf0_real[15] <= conf_virtual[0].DB_MAX_OUTPUT_PORT_TYPE
conf1_real[0] <= <GND>
conf1_real[1] <= <VCC>
conf1_real[2] <= <GND>
conf1_real[3] <= <GND>
conf1_real[4] <= <GND>
conf1_real[5] <= <GND>
conf1_real[6] <= <GND>
conf1_real[7] <= <GND>
conf1_real[8] <= <GND>
conf1_real[9] <= <GND>
conf1_real[10] <= <GND>
conf1_real[11] <= <GND>
conf1_real[12] <= <GND>
conf1_real[13] <= <GND>
conf1_real[14] <= <GND>
conf1_real[15] <= <GND>


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|mux_4to1:dq_mux
din_00[0] => Mux15.IN0
din_00[1] => Mux14.IN0
din_00[2] => Mux13.IN0
din_00[3] => Mux12.IN0
din_00[4] => Mux11.IN0
din_00[5] => Mux10.IN0
din_00[6] => Mux9.IN0
din_00[7] => Mux8.IN0
din_00[8] => Mux7.IN0
din_00[9] => Mux6.IN0
din_00[10] => Mux5.IN0
din_00[11] => Mux4.IN0
din_00[12] => Mux3.IN0
din_00[13] => Mux2.IN0
din_00[14] => Mux1.IN0
din_00[15] => Mux0.IN0
din_01[0] => Mux15.IN1
din_01[1] => Mux14.IN1
din_01[2] => Mux13.IN1
din_01[3] => Mux12.IN1
din_01[4] => Mux11.IN1
din_01[5] => Mux10.IN1
din_01[6] => Mux9.IN1
din_01[7] => Mux8.IN1
din_01[8] => Mux7.IN1
din_01[9] => Mux6.IN1
din_01[10] => Mux5.IN1
din_01[11] => Mux4.IN1
din_01[12] => Mux3.IN1
din_01[13] => Mux2.IN1
din_01[14] => Mux1.IN1
din_01[15] => Mux0.IN1
din_10[0] => Mux15.IN2
din_10[1] => Mux14.IN2
din_10[2] => Mux13.IN2
din_10[3] => Mux12.IN2
din_10[4] => Mux11.IN2
din_10[5] => Mux10.IN2
din_10[6] => Mux9.IN2
din_10[7] => Mux8.IN2
din_10[8] => Mux7.IN2
din_10[9] => Mux6.IN2
din_10[10] => Mux5.IN2
din_10[11] => Mux4.IN2
din_10[12] => Mux3.IN2
din_10[13] => Mux2.IN2
din_10[14] => Mux1.IN2
din_10[15] => Mux0.IN2
din_11[0] => Mux15.IN3
din_11[1] => Mux14.IN3
din_11[2] => Mux13.IN3
din_11[3] => Mux12.IN3
din_11[4] => Mux11.IN3
din_11[5] => Mux10.IN3
din_11[6] => Mux9.IN3
din_11[7] => Mux8.IN3
din_11[8] => Mux7.IN3
din_11[9] => Mux6.IN3
din_11[10] => Mux5.IN3
din_11[11] => Mux4.IN3
din_11[12] => Mux3.IN3
din_11[13] => Mux2.IN3
din_11[14] => Mux1.IN3
din_11[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
dout[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|mux_4to1:address_mux
din_00[0] => Mux31.IN0
din_00[1] => Mux30.IN0
din_00[2] => Mux29.IN0
din_00[3] => Mux28.IN0
din_00[4] => Mux27.IN0
din_00[5] => Mux26.IN0
din_00[6] => Mux25.IN0
din_00[7] => Mux24.IN0
din_00[8] => Mux23.IN0
din_00[9] => Mux22.IN0
din_00[10] => Mux21.IN0
din_00[11] => Mux20.IN0
din_00[12] => Mux19.IN0
din_00[13] => Mux18.IN0
din_00[14] => Mux17.IN0
din_00[15] => Mux16.IN0
din_00[16] => Mux15.IN0
din_00[17] => Mux14.IN0
din_00[18] => Mux13.IN0
din_00[19] => Mux12.IN0
din_00[20] => Mux11.IN0
din_00[21] => Mux10.IN0
din_00[22] => Mux9.IN0
din_00[23] => Mux8.IN0
din_00[24] => Mux7.IN0
din_00[25] => Mux6.IN0
din_00[26] => Mux5.IN0
din_00[27] => Mux4.IN0
din_00[28] => Mux3.IN0
din_00[29] => Mux2.IN0
din_00[30] => Mux1.IN0
din_00[31] => Mux0.IN0
din_01[0] => Mux31.IN1
din_01[1] => Mux30.IN1
din_01[2] => Mux29.IN1
din_01[3] => Mux28.IN1
din_01[4] => Mux27.IN1
din_01[5] => Mux26.IN1
din_01[6] => Mux25.IN1
din_01[7] => Mux24.IN1
din_01[8] => Mux23.IN1
din_01[9] => Mux22.IN1
din_01[10] => Mux21.IN1
din_01[11] => Mux20.IN1
din_01[12] => Mux19.IN1
din_01[13] => Mux18.IN1
din_01[14] => Mux17.IN1
din_01[15] => Mux16.IN1
din_01[16] => Mux15.IN1
din_01[17] => Mux14.IN1
din_01[18] => Mux13.IN1
din_01[19] => Mux12.IN1
din_01[20] => Mux11.IN1
din_01[21] => Mux10.IN1
din_01[22] => Mux9.IN1
din_01[23] => Mux8.IN1
din_01[24] => Mux7.IN1
din_01[25] => Mux6.IN1
din_01[26] => Mux5.IN1
din_01[27] => Mux4.IN1
din_01[28] => Mux3.IN1
din_01[29] => Mux2.IN1
din_01[30] => Mux1.IN1
din_01[31] => Mux0.IN1
din_10[0] => Mux31.IN2
din_10[1] => Mux30.IN2
din_10[2] => Mux29.IN2
din_10[3] => Mux28.IN2
din_10[4] => Mux27.IN2
din_10[5] => Mux26.IN2
din_10[6] => Mux25.IN2
din_10[7] => Mux24.IN2
din_10[8] => Mux23.IN2
din_10[9] => Mux22.IN2
din_10[10] => Mux21.IN2
din_10[11] => Mux20.IN2
din_10[12] => Mux19.IN2
din_10[13] => Mux18.IN2
din_10[14] => Mux17.IN2
din_10[15] => Mux16.IN2
din_10[16] => Mux15.IN2
din_10[17] => Mux14.IN2
din_10[18] => Mux13.IN2
din_10[19] => Mux12.IN2
din_10[20] => Mux11.IN2
din_10[21] => Mux10.IN2
din_10[22] => Mux9.IN2
din_10[23] => Mux8.IN2
din_10[24] => Mux7.IN2
din_10[25] => Mux6.IN2
din_10[26] => Mux5.IN2
din_10[27] => Mux4.IN2
din_10[28] => Mux3.IN2
din_10[29] => Mux2.IN2
din_10[30] => Mux1.IN2
din_10[31] => Mux0.IN2
din_11[0] => Mux31.IN3
din_11[1] => Mux30.IN3
din_11[2] => Mux29.IN3
din_11[3] => Mux28.IN3
din_11[4] => Mux27.IN3
din_11[5] => Mux26.IN3
din_11[6] => Mux25.IN3
din_11[7] => Mux24.IN3
din_11[8] => Mux23.IN3
din_11[9] => Mux22.IN3
din_11[10] => Mux21.IN3
din_11[11] => Mux20.IN3
din_11[12] => Mux19.IN3
din_11[13] => Mux18.IN3
din_11[14] => Mux17.IN3
din_11[15] => Mux16.IN3
din_11[16] => Mux15.IN3
din_11[17] => Mux14.IN3
din_11[18] => Mux13.IN3
din_11[19] => Mux12.IN3
din_11[20] => Mux11.IN3
din_11[21] => Mux10.IN3
din_11[22] => Mux9.IN3
din_11[23] => Mux8.IN3
din_11[24] => Mux7.IN3
din_11[25] => Mux6.IN3
din_11[26] => Mux5.IN3
din_11[27] => Mux4.IN3
din_11[28] => Mux3.IN3
din_11[29] => Mux2.IN3
din_11[30] => Mux1.IN3
din_11[31] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
dout[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|CA_builder:CA_builder_inst
read_writeN => CA[47].DATAIN
config_access => CA[46].DATAIN
address[0] => CA[0].DATAIN
address[1] => CA[1].DATAIN
address[2] => CA[2].DATAIN
address[3] => CA[16].DATAIN
address[4] => CA[17].DATAIN
address[5] => CA[18].DATAIN
address[6] => CA[19].DATAIN
address[7] => CA[20].DATAIN
address[8] => CA[21].DATAIN
address[9] => CA[22].DATAIN
address[10] => CA[23].DATAIN
address[11] => CA[24].DATAIN
address[12] => CA[25].DATAIN
address[13] => CA[26].DATAIN
address[14] => CA[27].DATAIN
address[15] => CA[28].DATAIN
address[16] => CA[29].DATAIN
address[17] => CA[30].DATAIN
address[18] => CA[31].DATAIN
address[19] => CA[32].DATAIN
address[20] => CA[33].DATAIN
address[21] => CA[34].DATAIN
address[22] => ~NO_FANOUT~
address[23] => ~NO_FANOUT~
address[24] => ~NO_FANOUT~
address[25] => ~NO_FANOUT~
address[26] => ~NO_FANOUT~
address[27] => ~NO_FANOUT~
address[28] => ~NO_FANOUT~
address[29] => ~NO_FANOUT~
address[30] => ~NO_FANOUT~
address[31] => ~NO_FANOUT~
CA[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
CA[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
CA[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
CA[3] <= <GND>
CA[4] <= <GND>
CA[5] <= <GND>
CA[6] <= <GND>
CA[7] <= <GND>
CA[8] <= <GND>
CA[9] <= <GND>
CA[10] <= <GND>
CA[11] <= <GND>
CA[12] <= <GND>
CA[13] <= <GND>
CA[14] <= <GND>
CA[15] <= <GND>
CA[16] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
CA[17] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
CA[18] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
CA[19] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
CA[20] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
CA[21] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
CA[22] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
CA[23] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
CA[24] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
CA[25] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
CA[26] <= address[13].DB_MAX_OUTPUT_PORT_TYPE
CA[27] <= address[14].DB_MAX_OUTPUT_PORT_TYPE
CA[28] <= address[15].DB_MAX_OUTPUT_PORT_TYPE
CA[29] <= address[16].DB_MAX_OUTPUT_PORT_TYPE
CA[30] <= address[17].DB_MAX_OUTPUT_PORT_TYPE
CA[31] <= address[18].DB_MAX_OUTPUT_PORT_TYPE
CA[32] <= address[19].DB_MAX_OUTPUT_PORT_TYPE
CA[33] <= address[20].DB_MAX_OUTPUT_PORT_TYPE
CA[34] <= address[21].DB_MAX_OUTPUT_PORT_TYPE
CA[35] <= <GND>
CA[36] <= <GND>
CA[37] <= <GND>
CA[38] <= <GND>
CA[39] <= <GND>
CA[40] <= <GND>
CA[41] <= <GND>
CA[42] <= <GND>
CA[43] <= <GND>
CA[44] <= <GND>
CA[45] <= <GND>
CA[46] <= config_access.DB_MAX_OUTPUT_PORT_TYPE
CA[47] <= read_writeN.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst
clk => reg:CA0.clk
clk => reg:CA1.clk
clk => reg:CA2.clk
load => reg:CA0.enable
load => reg:CA1.enable
load => reg:CA2.enable
sel[0] => mux_4to1:CA_mux.sel[0]
sel[1] => mux_4to1:CA_mux.sel[1]
CA_packed[0] => reg:CA2.din[0]
CA_packed[1] => reg:CA2.din[1]
CA_packed[2] => reg:CA2.din[2]
CA_packed[3] => reg:CA2.din[3]
CA_packed[4] => reg:CA2.din[4]
CA_packed[5] => reg:CA2.din[5]
CA_packed[6] => reg:CA2.din[6]
CA_packed[7] => reg:CA2.din[7]
CA_packed[8] => reg:CA2.din[8]
CA_packed[9] => reg:CA2.din[9]
CA_packed[10] => reg:CA2.din[10]
CA_packed[11] => reg:CA2.din[11]
CA_packed[12] => reg:CA2.din[12]
CA_packed[13] => reg:CA2.din[13]
CA_packed[14] => reg:CA2.din[14]
CA_packed[15] => reg:CA2.din[15]
CA_packed[16] => reg:CA1.din[0]
CA_packed[17] => reg:CA1.din[1]
CA_packed[18] => reg:CA1.din[2]
CA_packed[19] => reg:CA1.din[3]
CA_packed[20] => reg:CA1.din[4]
CA_packed[21] => reg:CA1.din[5]
CA_packed[22] => reg:CA1.din[6]
CA_packed[23] => reg:CA1.din[7]
CA_packed[24] => reg:CA1.din[8]
CA_packed[25] => reg:CA1.din[9]
CA_packed[26] => reg:CA1.din[10]
CA_packed[27] => reg:CA1.din[11]
CA_packed[28] => reg:CA1.din[12]
CA_packed[29] => reg:CA1.din[13]
CA_packed[30] => reg:CA1.din[14]
CA_packed[31] => reg:CA1.din[15]
CA_packed[32] => reg:CA0.din[0]
CA_packed[33] => reg:CA0.din[1]
CA_packed[34] => reg:CA0.din[2]
CA_packed[35] => reg:CA0.din[3]
CA_packed[36] => reg:CA0.din[4]
CA_packed[37] => reg:CA0.din[5]
CA_packed[38] => reg:CA0.din[6]
CA_packed[39] => reg:CA0.din[7]
CA_packed[40] => reg:CA0.din[8]
CA_packed[41] => reg:CA0.din[9]
CA_packed[42] => reg:CA0.din[10]
CA_packed[43] => reg:CA0.din[11]
CA_packed[44] => reg:CA0.din[12]
CA_packed[45] => reg:CA0.din[13]
CA_packed[46] => reg:CA0.din[14]
CA_packed[47] => reg:CA0.din[15]
CA_unpacked[0] <= mux_4to1:CA_mux.dout[0]
CA_unpacked[1] <= mux_4to1:CA_mux.dout[1]
CA_unpacked[2] <= mux_4to1:CA_mux.dout[2]
CA_unpacked[3] <= mux_4to1:CA_mux.dout[3]
CA_unpacked[4] <= mux_4to1:CA_mux.dout[4]
CA_unpacked[5] <= mux_4to1:CA_mux.dout[5]
CA_unpacked[6] <= mux_4to1:CA_mux.dout[6]
CA_unpacked[7] <= mux_4to1:CA_mux.dout[7]
CA_unpacked[8] <= mux_4to1:CA_mux.dout[8]
CA_unpacked[9] <= mux_4to1:CA_mux.dout[9]
CA_unpacked[10] <= mux_4to1:CA_mux.dout[10]
CA_unpacked[11] <= mux_4to1:CA_mux.dout[11]
CA_unpacked[12] <= mux_4to1:CA_mux.dout[12]
CA_unpacked[13] <= mux_4to1:CA_mux.dout[13]
CA_unpacked[14] <= mux_4to1:CA_mux.dout[14]
CA_unpacked[15] <= mux_4to1:CA_mux.dout[15]


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA0
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout[0]~reg0.ACLR
reset_n => dout[1]~reg0.ACLR
reset_n => dout[2]~reg0.ACLR
reset_n => dout[3]~reg0.ACLR
reset_n => dout[4]~reg0.ACLR
reset_n => dout[5]~reg0.ACLR
reset_n => dout[6]~reg0.ACLR
reset_n => dout[7]~reg0.ACLR
reset_n => dout[8]~reg0.ACLR
reset_n => dout[9]~reg0.ACLR
reset_n => dout[10]~reg0.ACLR
reset_n => dout[11]~reg0.ACLR
reset_n => dout[12]~reg0.ACLR
reset_n => dout[13]~reg0.ACLR
reset_n => dout[14]~reg0.ACLR
reset_n => dout[15]~reg0.ACLR
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
din[11] => dout.DATAB
din[12] => dout.DATAB
din[13] => dout.DATAB
din[14] => dout.DATAB
din[15] => dout.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA1
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout[0]~reg0.ACLR
reset_n => dout[1]~reg0.ACLR
reset_n => dout[2]~reg0.ACLR
reset_n => dout[3]~reg0.ACLR
reset_n => dout[4]~reg0.ACLR
reset_n => dout[5]~reg0.ACLR
reset_n => dout[6]~reg0.ACLR
reset_n => dout[7]~reg0.ACLR
reset_n => dout[8]~reg0.ACLR
reset_n => dout[9]~reg0.ACLR
reset_n => dout[10]~reg0.ACLR
reset_n => dout[11]~reg0.ACLR
reset_n => dout[12]~reg0.ACLR
reset_n => dout[13]~reg0.ACLR
reset_n => dout[14]~reg0.ACLR
reset_n => dout[15]~reg0.ACLR
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
din[11] => dout.DATAB
din[12] => dout.DATAB
din[13] => dout.DATAB
din[14] => dout.DATAB
din[15] => dout.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA2
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout[0]~reg0.ACLR
reset_n => dout[1]~reg0.ACLR
reset_n => dout[2]~reg0.ACLR
reset_n => dout[3]~reg0.ACLR
reset_n => dout[4]~reg0.ACLR
reset_n => dout[5]~reg0.ACLR
reset_n => dout[6]~reg0.ACLR
reset_n => dout[7]~reg0.ACLR
reset_n => dout[8]~reg0.ACLR
reset_n => dout[9]~reg0.ACLR
reset_n => dout[10]~reg0.ACLR
reset_n => dout[11]~reg0.ACLR
reset_n => dout[12]~reg0.ACLR
reset_n => dout[13]~reg0.ACLR
reset_n => dout[14]~reg0.ACLR
reset_n => dout[15]~reg0.ACLR
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
din[11] => dout.DATAB
din[12] => dout.DATAB
din[13] => dout.DATAB
din[14] => dout.DATAB
din[15] => dout.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|mux_4to1:CA_mux
din_00[0] => Mux15.IN0
din_00[1] => Mux14.IN0
din_00[2] => Mux13.IN0
din_00[3] => Mux12.IN0
din_00[4] => Mux11.IN0
din_00[5] => Mux10.IN0
din_00[6] => Mux9.IN0
din_00[7] => Mux8.IN0
din_00[8] => Mux7.IN0
din_00[9] => Mux6.IN0
din_00[10] => Mux5.IN0
din_00[11] => Mux4.IN0
din_00[12] => Mux3.IN0
din_00[13] => Mux2.IN0
din_00[14] => Mux1.IN0
din_00[15] => Mux0.IN0
din_01[0] => Mux15.IN1
din_01[1] => Mux14.IN1
din_01[2] => Mux13.IN1
din_01[3] => Mux12.IN1
din_01[4] => Mux11.IN1
din_01[5] => Mux10.IN1
din_01[6] => Mux9.IN1
din_01[7] => Mux8.IN1
din_01[8] => Mux7.IN1
din_01[9] => Mux6.IN1
din_01[10] => Mux5.IN1
din_01[11] => Mux4.IN1
din_01[12] => Mux3.IN1
din_01[13] => Mux2.IN1
din_01[14] => Mux1.IN1
din_01[15] => Mux0.IN1
din_10[0] => Mux15.IN2
din_10[1] => Mux14.IN2
din_10[2] => Mux13.IN2
din_10[3] => Mux12.IN2
din_10[4] => Mux11.IN2
din_10[5] => Mux10.IN2
din_10[6] => Mux9.IN2
din_10[7] => Mux8.IN2
din_10[8] => Mux7.IN2
din_10[9] => Mux6.IN2
din_10[10] => Mux5.IN2
din_10[11] => Mux4.IN2
din_10[12] => Mux3.IN2
din_10[13] => Mux2.IN2
din_10[14] => Mux1.IN2
din_10[15] => Mux0.IN2
din_11[0] => Mux15.IN3
din_11[1] => Mux14.IN3
din_11[2] => Mux13.IN3
din_11[3] => Mux12.IN3
din_11[4] => Mux11.IN3
din_11[5] => Mux10.IN3
din_11[6] => Mux9.IN3
din_11[7] => Mux8.IN3
din_11[8] => Mux7.IN3
din_11[9] => Mux6.IN3
din_11[10] => Mux5.IN3
din_11[11] => Mux4.IN3
din_11[12] => Mux3.IN3
din_11[13] => Mux2.IN3
din_11[14] => Mux1.IN3
din_11[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
dout[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|tristate_buffer:dq_buffer
enable => dout[0].OE
enable => dout[1].OE
enable => dout[2].OE
enable => dout[3].OE
enable => dout[4].OE
enable => dout[5].OE
enable => dout[6].OE
enable => dout[7].OE
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
dout[0] <= dout[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7].DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|SDR_to_DDR_converter:writedata_converter
clk => reg:input_reg.clk
clk => mux_2to1:outmux.sel
load => reg:input_reg.enable
SDR_in[0] => reg:input_reg.din[0]
SDR_in[1] => reg:input_reg.din[1]
SDR_in[2] => reg:input_reg.din[2]
SDR_in[3] => reg:input_reg.din[3]
SDR_in[4] => reg:input_reg.din[4]
SDR_in[5] => reg:input_reg.din[5]
SDR_in[6] => reg:input_reg.din[6]
SDR_in[7] => reg:input_reg.din[7]
SDR_in[8] => reg:input_reg.din[8]
SDR_in[9] => reg:input_reg.din[9]
SDR_in[10] => reg:input_reg.din[10]
SDR_in[11] => reg:input_reg.din[11]
SDR_in[12] => reg:input_reg.din[12]
SDR_in[13] => reg:input_reg.din[13]
SDR_in[14] => reg:input_reg.din[14]
SDR_in[15] => reg:input_reg.din[15]
DDR_out[0] <= mux_2to1:outmux.dout[0]
DDR_out[1] <= mux_2to1:outmux.dout[1]
DDR_out[2] <= mux_2to1:outmux.dout[2]
DDR_out[3] <= mux_2to1:outmux.dout[3]
DDR_out[4] <= mux_2to1:outmux.dout[4]
DDR_out[5] <= mux_2to1:outmux.dout[5]
DDR_out[6] <= mux_2to1:outmux.dout[6]
DDR_out[7] <= mux_2to1:outmux.dout[7]


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout[0]~reg0.ACLR
reset_n => dout[1]~reg0.ACLR
reset_n => dout[2]~reg0.ACLR
reset_n => dout[3]~reg0.ACLR
reset_n => dout[4]~reg0.ACLR
reset_n => dout[5]~reg0.ACLR
reset_n => dout[6]~reg0.ACLR
reset_n => dout[7]~reg0.ACLR
reset_n => dout[8]~reg0.ACLR
reset_n => dout[9]~reg0.ACLR
reset_n => dout[10]~reg0.ACLR
reset_n => dout[11]~reg0.ACLR
reset_n => dout[12]~reg0.ACLR
reset_n => dout[13]~reg0.ACLR
reset_n => dout[14]~reg0.ACLR
reset_n => dout[15]~reg0.ACLR
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
din[11] => dout.DATAB
din[12] => dout.DATAB
din[13] => dout.DATAB
din[14] => dout.DATAB
din[15] => dout.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|SDR_to_DDR_converter:writedata_converter|mux_2to1:outmux
din_0[0] => dout.DATAB
din_0[1] => dout.DATAB
din_0[2] => dout.DATAB
din_0[3] => dout.DATAB
din_0[4] => dout.DATAB
din_0[5] => dout.DATAB
din_0[6] => dout.DATAB
din_0[7] => dout.DATAB
din_1[0] => dout.DATAA
din_1[1] => dout.DATAA
din_1[2] => dout.DATAA
din_1[3] => dout.DATAA
din_1[4] => dout.DATAA
din_1[5] => dout.DATAA
din_1[6] => dout.DATAA
din_1[7] => dout.DATAA
sel => dout.OUTPUTSELECT
sel => dout.OUTPUTSELECT
sel => dout.OUTPUTSELECT
sel => dout.OUTPUTSELECT
sel => dout.OUTPUTSELECT
sel => dout.OUTPUTSELECT
sel => dout.OUTPUTSELECT
sel => dout.OUTPUTSELECT
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|dll_90:clk_shifter
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|dll_90:clk_shifter|altpll:altpll_component
inclk[0] => dll_90_altpll:auto_generated.inclk[0]
inclk[1] => dll_90_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => dll_90_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|dll_90:clk_shifter|altpll:altpll_component|dll_90_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|clk_gater:clk_gater_inst
inclk => clk_gater_altclkctrl_0:altclkctrl_0.inclk
ena => clk_gater_altclkctrl_0:altclkctrl_0.ena
outclk <= clk_gater_altclkctrl_0:altclkctrl_0.outclk


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|clk_gater:clk_gater_inst|clk_gater_altclkctrl_0:altclkctrl_0
ena => clk_gater_altclkctrl_0_sub:clk_gater_altclkctrl_0_sub_component.ena
inclk => clk_gater_altclkctrl_0_sub:clk_gater_altclkctrl_0_sub_component.inclk[0]
outclk <= clk_gater_altclkctrl_0_sub:clk_gater_altclkctrl_0_sub_component.outclk


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|clk_gater:clk_gater_inst|clk_gater_altclkctrl_0:altclkctrl_0|clk_gater_altclkctrl_0_sub:clk_gater_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|tristate_buffer:RWDS_buffer
enable => dout[0].OE
din[0] => dout[0].DATAIN
dout[0] <= dout[0].DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|d_flipflop:rwds_tracker
clk => dout~reg0.CLK
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout~reg0.ACLR
din => dout.DATAB
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|delayer_90:RWDS_90
din => dout.DATAIN
dout <= din.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|delayer_360:RWDS_360
din => dout.DATAIN
dout <= din.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|DDR_to_SDR_converter:readdata_converter
clk => reg_negedge:lsb.clk
clk => reg:msb.clk
enable => reg_negedge:lsb.enable
enable => reg:msb.enable
DDR_in[0] => reg_negedge:lsb.din[0]
DDR_in[0] => reg:msb.din[0]
DDR_in[1] => reg_negedge:lsb.din[1]
DDR_in[1] => reg:msb.din[1]
DDR_in[2] => reg_negedge:lsb.din[2]
DDR_in[2] => reg:msb.din[2]
DDR_in[3] => reg_negedge:lsb.din[3]
DDR_in[3] => reg:msb.din[3]
DDR_in[4] => reg_negedge:lsb.din[4]
DDR_in[4] => reg:msb.din[4]
DDR_in[5] => reg_negedge:lsb.din[5]
DDR_in[5] => reg:msb.din[5]
DDR_in[6] => reg_negedge:lsb.din[6]
DDR_in[6] => reg:msb.din[6]
DDR_in[7] => reg_negedge:lsb.din[7]
DDR_in[7] => reg:msb.din[7]
SDR_out[0] <= reg_negedge:lsb.dout[0]
SDR_out[1] <= reg_negedge:lsb.dout[1]
SDR_out[2] <= reg_negedge:lsb.dout[2]
SDR_out[3] <= reg_negedge:lsb.dout[3]
SDR_out[4] <= reg_negedge:lsb.dout[4]
SDR_out[5] <= reg_negedge:lsb.dout[5]
SDR_out[6] <= reg_negedge:lsb.dout[6]
SDR_out[7] <= reg_negedge:lsb.dout[7]
SDR_out[8] <= reg:msb.dout[0]
SDR_out[9] <= reg:msb.dout[1]
SDR_out[10] <= reg:msb.dout[2]
SDR_out[11] <= reg:msb.dout[3]
SDR_out[12] <= reg:msb.dout[4]
SDR_out[13] <= reg:msb.dout[5]
SDR_out[14] <= reg:msb.dout[6]
SDR_out[15] <= reg:msb.dout[7]


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|DDR_to_SDR_converter:readdata_converter|reg_negedge:lsb
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout[0]~reg0.ACLR
reset_n => dout[1]~reg0.ACLR
reset_n => dout[2]~reg0.ACLR
reset_n => dout[3]~reg0.ACLR
reset_n => dout[4]~reg0.ACLR
reset_n => dout[5]~reg0.ACLR
reset_n => dout[6]~reg0.ACLR
reset_n => dout[7]~reg0.ACLR
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|DDR_to_SDR_converter:readdata_converter|reg:msb
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout[0]~reg0.ACLR
reset_n => dout[1]~reg0.ACLR
reset_n => dout[2]~reg0.ACLR
reset_n => dout[3]~reg0.ACLR
reset_n => dout[4]~reg0.ACLR
reset_n => dout[5]~reg0.ACLR
reset_n => dout[6]~reg0.ACLR
reset_n => dout[7]~reg0.ACLR
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst
clk => synchronizer_EU:EU.clk
clk => synchronizer_CU:CU.clk
rst_n => synchronizer_EU:EU.rst_n
rst_n => synchronizer_CU:CU.rst_n
synch_enable => synchronizer_EU:EU.synch_enable
synch_clear_n => synchronizer_EU:EU.synch_clear_n
synch_strobe => synchronizer_EU:EU.synch_strobe
synch_validout <= synchronizer_EU:EU.synch_validout
synch_busy <= synchronizer_EU:EU.synch_busy
synch_din[0] => synchronizer_EU:EU.synch_din[0]
synch_din[1] => synchronizer_EU:EU.synch_din[1]
synch_din[2] => synchronizer_EU:EU.synch_din[2]
synch_din[3] => synchronizer_EU:EU.synch_din[3]
synch_din[4] => synchronizer_EU:EU.synch_din[4]
synch_din[5] => synchronizer_EU:EU.synch_din[5]
synch_din[6] => synchronizer_EU:EU.synch_din[6]
synch_din[7] => synchronizer_EU:EU.synch_din[7]
synch_din[8] => synchronizer_EU:EU.synch_din[8]
synch_din[9] => synchronizer_EU:EU.synch_din[9]
synch_din[10] => synchronizer_EU:EU.synch_din[10]
synch_din[11] => synchronizer_EU:EU.synch_din[11]
synch_din[12] => synchronizer_EU:EU.synch_din[12]
synch_din[13] => synchronizer_EU:EU.synch_din[13]
synch_din[14] => synchronizer_EU:EU.synch_din[14]
synch_din[15] => synchronizer_EU:EU.synch_din[15]
synch_dout[0] <= synchronizer_EU:EU.synch_dout[0]
synch_dout[1] <= synchronizer_EU:EU.synch_dout[1]
synch_dout[2] <= synchronizer_EU:EU.synch_dout[2]
synch_dout[3] <= synchronizer_EU:EU.synch_dout[3]
synch_dout[4] <= synchronizer_EU:EU.synch_dout[4]
synch_dout[5] <= synchronizer_EU:EU.synch_dout[5]
synch_dout[6] <= synchronizer_EU:EU.synch_dout[6]
synch_dout[7] <= synchronizer_EU:EU.synch_dout[7]
synch_dout[8] <= synchronizer_EU:EU.synch_dout[8]
synch_dout[9] <= synchronizer_EU:EU.synch_dout[9]
synch_dout[10] <= synchronizer_EU:EU.synch_dout[10]
synch_dout[11] <= synchronizer_EU:EU.synch_dout[11]
synch_dout[12] <= synchronizer_EU:EU.synch_dout[12]
synch_dout[13] <= synchronizer_EU:EU.synch_dout[13]
synch_dout[14] <= synchronizer_EU:EU.synch_dout[14]
synch_dout[15] <= synchronizer_EU:EU.synch_dout[15]
burstcount[0] => synchronizer_EU:EU.burstcount[0]
burstcount[1] => synchronizer_EU:EU.burstcount[1]
burstcount[2] => synchronizer_EU:EU.burstcount[2]
burstcount[3] => synchronizer_EU:EU.burstcount[3]
burstcount[4] => synchronizer_EU:EU.burstcount[4]
burstcount[5] => synchronizer_EU:EU.burstcount[5]
burstcount[6] => synchronizer_EU:EU.burstcount[6]
burstcount[7] => synchronizer_EU:EU.burstcount[7]
burstcount[8] => synchronizer_EU:EU.burstcount[8]
burstcount[9] => synchronizer_EU:EU.burstcount[9]
burstcount[10] => synchronizer_EU:EU.burstcount[10]
counter_enable => synchronizer_EU:EU.counter_enable
counter_clear_n => synchronizer_EU:EU.counter_clear_n
counter_up_downN => synchronizer_EU:EU.counter_up_downN
counter_out[0] <= synchronizer_EU:EU.counter_out[0]
counter_out[1] <= synchronizer_EU:EU.counter_out[1]
counter_out[2] <= synchronizer_EU:EU.counter_out[2]
counter_out[3] <= synchronizer_EU:EU.counter_out[3]
counter_out[4] <= synchronizer_EU:EU.counter_out[4]
counter_out[5] <= synchronizer_EU:EU.counter_out[5]
counter_out[6] <= synchronizer_EU:EU.counter_out[6]
counter_out[7] <= synchronizer_EU:EU.counter_out[7]
counter_out[8] <= synchronizer_EU:EU.counter_out[8]
counter_out[9] <= synchronizer_EU:EU.counter_out[9]
counter_out[10] <= synchronizer_EU:EU.counter_out[10]


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU
clk => reg:outreg.clk
clk => counter_11bit_updown:burstlen_counter.clock
clk => counter_Nbit:data_counter.clk
clk => d_flipflop:valid_pipe.clk
clk => d_flipflop:busy_pipe.clk
clk => reg:outpipe.clk
rst_n => counter_Nbit:code_counter.reset_n
rst_n => sr_flipflop:synchronizer.rst_n
synch_enable => enable.DATAIN
synch_clear_n => clear_n.DATAIN
synch_strobe => counter_Nbit:code_counter.clk
synch_strobe => sr_flipflop:synchronizer.clk
synch_strobe => reg:din11.clk
synch_strobe => reg:din10.clk
synch_strobe => reg:din01.clk
synch_strobe => reg:din00.clk
synch_strobe => reg:burstlen.clk
synch_validout <= d_flipflop:valid_pipe.dout
synch_busy <= d_flipflop:busy_pipe.dout
synch_din[0] => reg:din11.din[0]
synch_din[0] => reg:din10.din[0]
synch_din[0] => reg:din01.din[0]
synch_din[0] => reg:din00.din[0]
synch_din[1] => reg:din11.din[1]
synch_din[1] => reg:din10.din[1]
synch_din[1] => reg:din01.din[1]
synch_din[1] => reg:din00.din[1]
synch_din[2] => reg:din11.din[2]
synch_din[2] => reg:din10.din[2]
synch_din[2] => reg:din01.din[2]
synch_din[2] => reg:din00.din[2]
synch_din[3] => reg:din11.din[3]
synch_din[3] => reg:din10.din[3]
synch_din[3] => reg:din01.din[3]
synch_din[3] => reg:din00.din[3]
synch_din[4] => reg:din11.din[4]
synch_din[4] => reg:din10.din[4]
synch_din[4] => reg:din01.din[4]
synch_din[4] => reg:din00.din[4]
synch_din[5] => reg:din11.din[5]
synch_din[5] => reg:din10.din[5]
synch_din[5] => reg:din01.din[5]
synch_din[5] => reg:din00.din[5]
synch_din[6] => reg:din11.din[6]
synch_din[6] => reg:din10.din[6]
synch_din[6] => reg:din01.din[6]
synch_din[6] => reg:din00.din[6]
synch_din[7] => reg:din11.din[7]
synch_din[7] => reg:din10.din[7]
synch_din[7] => reg:din01.din[7]
synch_din[7] => reg:din00.din[7]
synch_din[8] => reg:din11.din[8]
synch_din[8] => reg:din10.din[8]
synch_din[8] => reg:din01.din[8]
synch_din[8] => reg:din00.din[8]
synch_din[9] => reg:din11.din[9]
synch_din[9] => reg:din10.din[9]
synch_din[9] => reg:din01.din[9]
synch_din[9] => reg:din00.din[9]
synch_din[10] => reg:din11.din[10]
synch_din[10] => reg:din10.din[10]
synch_din[10] => reg:din01.din[10]
synch_din[10] => reg:din00.din[10]
synch_din[11] => reg:din11.din[11]
synch_din[11] => reg:din10.din[11]
synch_din[11] => reg:din01.din[11]
synch_din[11] => reg:din00.din[11]
synch_din[12] => reg:din11.din[12]
synch_din[12] => reg:din10.din[12]
synch_din[12] => reg:din01.din[12]
synch_din[12] => reg:din00.din[12]
synch_din[13] => reg:din11.din[13]
synch_din[13] => reg:din10.din[13]
synch_din[13] => reg:din01.din[13]
synch_din[13] => reg:din00.din[13]
synch_din[14] => reg:din11.din[14]
synch_din[14] => reg:din10.din[14]
synch_din[14] => reg:din01.din[14]
synch_din[14] => reg:din00.din[14]
synch_din[15] => reg:din11.din[15]
synch_din[15] => reg:din10.din[15]
synch_din[15] => reg:din01.din[15]
synch_din[15] => reg:din00.din[15]
synch_dout[0] <= reg:outpipe.dout[0]
synch_dout[1] <= reg:outpipe.dout[1]
synch_dout[2] <= reg:outpipe.dout[2]
synch_dout[3] <= reg:outpipe.dout[3]
synch_dout[4] <= reg:outpipe.dout[4]
synch_dout[5] <= reg:outpipe.dout[5]
synch_dout[6] <= reg:outpipe.dout[6]
synch_dout[7] <= reg:outpipe.dout[7]
synch_dout[8] <= reg:outpipe.dout[8]
synch_dout[9] <= reg:outpipe.dout[9]
synch_dout[10] <= reg:outpipe.dout[10]
synch_dout[11] <= reg:outpipe.dout[11]
synch_dout[12] <= reg:outpipe.dout[12]
synch_dout[13] <= reg:outpipe.dout[13]
synch_dout[14] <= reg:outpipe.dout[14]
synch_dout[15] <= reg:outpipe.dout[15]
burstcount[0] => reg:burstlen.din[0]
burstcount[1] => reg:burstlen.din[1]
burstcount[2] => reg:burstlen.din[2]
burstcount[3] => reg:burstlen.din[3]
burstcount[4] => reg:burstlen.din[4]
burstcount[5] => reg:burstlen.din[5]
burstcount[6] => reg:burstlen.din[6]
burstcount[7] => reg:burstlen.din[7]
burstcount[8] => reg:burstlen.din[8]
burstcount[9] => reg:burstlen.din[9]
burstcount[10] => reg:burstlen.din[10]
counter_enable => effective_burstlen_cnt_en.IN0
counter_clear_n => effective_burstlen_cnt_clear.IN0
counter_up_downN => effective_burstlen_cnt_up_downN.IN0
counter_out[0] <= counter_11bit_updown:burstlen_counter.q[0]
counter_out[1] <= counter_11bit_updown:burstlen_counter.q[1]
counter_out[2] <= counter_11bit_updown:burstlen_counter.q[2]
counter_out[3] <= counter_11bit_updown:burstlen_counter.q[3]
counter_out[4] <= counter_11bit_updown:burstlen_counter.q[4]
counter_out[5] <= counter_11bit_updown:burstlen_counter.q[5]
counter_out[6] <= counter_11bit_updown:burstlen_counter.q[6]
counter_out[7] <= counter_11bit_updown:burstlen_counter.q[7]
counter_out[8] <= counter_11bit_updown:burstlen_counter.q[8]
counter_out[9] <= counter_11bit_updown:burstlen_counter.q[9]
counter_out[10] <= counter_11bit_updown:burstlen_counter.q[10]
system_clear_n => effective_burstlen_cnt_clear.IN1
system_clear_n => counter_Nbit:code_counter.clear_n
system_clear_n => sr_flipflop:synchronizer.clear_n
system_clear_n => counter_Nbit:data_counter.clear_n
system_enable => din00_enable.IN1
system_enable => counter_Nbit:code_counter.enable
system_enable => sr_flipflop:synchronizer.set
burstlen_enable => reg:burstlen.enable
burstlen_counter_enable => effective_burstlen_cnt_en.IN1
burstlen_counter_enable => effective_burstlen_cnt_up_downN.IN1
outreg_enable => reg:outreg.enable
data_counter_enable => counter_Nbit:data_counter.enable
busy => d_flipflop:busy_pipe.din
validout => d_flipflop:valid_pipe.din
outpipe_enable => d_flipflop:valid_pipe.enable
outpipe_enable => d_flipflop:busy_pipe.enable
outpipe_enable => reg:outpipe.enable
outpipe_clear_n => d_flipflop:valid_pipe.clear_n
outpipe_clear_n => d_flipflop:busy_pipe.clear_n
outpipe_clear_n => reg:outpipe.clear_n
burst_end <= comparator_Nbit:burstlen_cmp.equal
start_sampling <= sr_flipflop:synchronizer.dout
enable <= synch_enable.DB_MAX_OUTPUT_PORT_TYPE
clear_n <= synch_clear_n.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter
clk => t_flipflop:entry_tff.clk
clk => t_flipflop:g1:1:chain_tff.clk
enable => tff_in[1].IN1
enable => t_flipflop:entry_tff.din
clear_n => t_flipflop:entry_tff.clear_n
clear_n => t_flipflop:g1:1:chain_tff.clear_n
reset_n => t_flipflop:entry_tff.reset_n
reset_n => t_flipflop:g1:1:chain_tff.reset_n
dout[0] <= t_flipflop:entry_tff.dout
dout[1] <= t_flipflop:g1:1:chain_tff.dout


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
reset_n => dummy_out.ACLR
din => dummy_out.OUTPUTSELECT
din => dummy_out.OUTPUTSELECT
dout <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
reset_n => dummy_out.ACLR
din => dummy_out.OUTPUTSELECT
din => dummy_out.OUTPUTSELECT
dout <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer
clk => dout~reg0.CLK
set => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
rst_n => dout~reg0.ACLR
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|decoder_2bit:dec
code[0] => Mux0.IN5
code[0] => Mux1.IN5
code[0] => Mux2.IN5
code[0] => Mux3.IN5
code[1] => Mux0.IN4
code[1] => Mux1.IN4
code[1] => Mux2.IN4
code[1] => Mux3.IN4
dec00 <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dec01 <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dec10 <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dec11 <= Mux3.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout[0]~reg0.ACLR
reset_n => dout[1]~reg0.ACLR
reset_n => dout[2]~reg0.ACLR
reset_n => dout[3]~reg0.ACLR
reset_n => dout[4]~reg0.ACLR
reset_n => dout[5]~reg0.ACLR
reset_n => dout[6]~reg0.ACLR
reset_n => dout[7]~reg0.ACLR
reset_n => dout[8]~reg0.ACLR
reset_n => dout[9]~reg0.ACLR
reset_n => dout[10]~reg0.ACLR
reset_n => dout[11]~reg0.ACLR
reset_n => dout[12]~reg0.ACLR
reset_n => dout[13]~reg0.ACLR
reset_n => dout[14]~reg0.ACLR
reset_n => dout[15]~reg0.ACLR
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
din[11] => dout.DATAB
din[12] => dout.DATAB
din[13] => dout.DATAB
din[14] => dout.DATAB
din[15] => dout.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout[0]~reg0.ACLR
reset_n => dout[1]~reg0.ACLR
reset_n => dout[2]~reg0.ACLR
reset_n => dout[3]~reg0.ACLR
reset_n => dout[4]~reg0.ACLR
reset_n => dout[5]~reg0.ACLR
reset_n => dout[6]~reg0.ACLR
reset_n => dout[7]~reg0.ACLR
reset_n => dout[8]~reg0.ACLR
reset_n => dout[9]~reg0.ACLR
reset_n => dout[10]~reg0.ACLR
reset_n => dout[11]~reg0.ACLR
reset_n => dout[12]~reg0.ACLR
reset_n => dout[13]~reg0.ACLR
reset_n => dout[14]~reg0.ACLR
reset_n => dout[15]~reg0.ACLR
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
din[11] => dout.DATAB
din[12] => dout.DATAB
din[13] => dout.DATAB
din[14] => dout.DATAB
din[15] => dout.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout[0]~reg0.ACLR
reset_n => dout[1]~reg0.ACLR
reset_n => dout[2]~reg0.ACLR
reset_n => dout[3]~reg0.ACLR
reset_n => dout[4]~reg0.ACLR
reset_n => dout[5]~reg0.ACLR
reset_n => dout[6]~reg0.ACLR
reset_n => dout[7]~reg0.ACLR
reset_n => dout[8]~reg0.ACLR
reset_n => dout[9]~reg0.ACLR
reset_n => dout[10]~reg0.ACLR
reset_n => dout[11]~reg0.ACLR
reset_n => dout[12]~reg0.ACLR
reset_n => dout[13]~reg0.ACLR
reset_n => dout[14]~reg0.ACLR
reset_n => dout[15]~reg0.ACLR
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
din[11] => dout.DATAB
din[12] => dout.DATAB
din[13] => dout.DATAB
din[14] => dout.DATAB
din[15] => dout.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout[0]~reg0.ACLR
reset_n => dout[1]~reg0.ACLR
reset_n => dout[2]~reg0.ACLR
reset_n => dout[3]~reg0.ACLR
reset_n => dout[4]~reg0.ACLR
reset_n => dout[5]~reg0.ACLR
reset_n => dout[6]~reg0.ACLR
reset_n => dout[7]~reg0.ACLR
reset_n => dout[8]~reg0.ACLR
reset_n => dout[9]~reg0.ACLR
reset_n => dout[10]~reg0.ACLR
reset_n => dout[11]~reg0.ACLR
reset_n => dout[12]~reg0.ACLR
reset_n => dout[13]~reg0.ACLR
reset_n => dout[14]~reg0.ACLR
reset_n => dout[15]~reg0.ACLR
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
din[11] => dout.DATAB
din[12] => dout.DATAB
din[13] => dout.DATAB
din[14] => dout.DATAB
din[15] => dout.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|mux_4to1:datamux
din_00[0] => Mux15.IN0
din_00[1] => Mux14.IN0
din_00[2] => Mux13.IN0
din_00[3] => Mux12.IN0
din_00[4] => Mux11.IN0
din_00[5] => Mux10.IN0
din_00[6] => Mux9.IN0
din_00[7] => Mux8.IN0
din_00[8] => Mux7.IN0
din_00[9] => Mux6.IN0
din_00[10] => Mux5.IN0
din_00[11] => Mux4.IN0
din_00[12] => Mux3.IN0
din_00[13] => Mux2.IN0
din_00[14] => Mux1.IN0
din_00[15] => Mux0.IN0
din_01[0] => Mux15.IN1
din_01[1] => Mux14.IN1
din_01[2] => Mux13.IN1
din_01[3] => Mux12.IN1
din_01[4] => Mux11.IN1
din_01[5] => Mux10.IN1
din_01[6] => Mux9.IN1
din_01[7] => Mux8.IN1
din_01[8] => Mux7.IN1
din_01[9] => Mux6.IN1
din_01[10] => Mux5.IN1
din_01[11] => Mux4.IN1
din_01[12] => Mux3.IN1
din_01[13] => Mux2.IN1
din_01[14] => Mux1.IN1
din_01[15] => Mux0.IN1
din_10[0] => Mux15.IN2
din_10[1] => Mux14.IN2
din_10[2] => Mux13.IN2
din_10[3] => Mux12.IN2
din_10[4] => Mux11.IN2
din_10[5] => Mux10.IN2
din_10[6] => Mux9.IN2
din_10[7] => Mux8.IN2
din_10[8] => Mux7.IN2
din_10[9] => Mux6.IN2
din_10[10] => Mux5.IN2
din_10[11] => Mux4.IN2
din_10[12] => Mux3.IN2
din_10[13] => Mux2.IN2
din_10[14] => Mux1.IN2
din_10[15] => Mux0.IN2
din_11[0] => Mux15.IN3
din_11[1] => Mux14.IN3
din_11[2] => Mux13.IN3
din_11[3] => Mux12.IN3
din_11[4] => Mux11.IN3
din_11[5] => Mux10.IN3
din_11[6] => Mux9.IN3
din_11[7] => Mux8.IN3
din_11[8] => Mux7.IN3
din_11[9] => Mux6.IN3
din_11[10] => Mux5.IN3
din_11[11] => Mux4.IN3
din_11[12] => Mux3.IN3
din_11[13] => Mux2.IN3
din_11[14] => Mux1.IN3
din_11[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
dout[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout[0]~reg0.ACLR
reset_n => dout[1]~reg0.ACLR
reset_n => dout[2]~reg0.ACLR
reset_n => dout[3]~reg0.ACLR
reset_n => dout[4]~reg0.ACLR
reset_n => dout[5]~reg0.ACLR
reset_n => dout[6]~reg0.ACLR
reset_n => dout[7]~reg0.ACLR
reset_n => dout[8]~reg0.ACLR
reset_n => dout[9]~reg0.ACLR
reset_n => dout[10]~reg0.ACLR
reset_n => dout[11]~reg0.ACLR
reset_n => dout[12]~reg0.ACLR
reset_n => dout[13]~reg0.ACLR
reset_n => dout[14]~reg0.ACLR
reset_n => dout[15]~reg0.ACLR
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
din[11] => dout.DATAB
din[12] => dout.DATAB
din[13] => dout.DATAB
din[14] => dout.DATAB
din[15] => dout.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout[0]~reg0.ACLR
reset_n => dout[1]~reg0.ACLR
reset_n => dout[2]~reg0.ACLR
reset_n => dout[3]~reg0.ACLR
reset_n => dout[4]~reg0.ACLR
reset_n => dout[5]~reg0.ACLR
reset_n => dout[6]~reg0.ACLR
reset_n => dout[7]~reg0.ACLR
reset_n => dout[8]~reg0.ACLR
reset_n => dout[9]~reg0.ACLR
reset_n => dout[10]~reg0.ACLR
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
sclr => lpm_counter:LPM_COUNTER_component.sclr
updown => lpm_counter:LPM_COUNTER_component.updown
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]
q[10] <= lpm_counter:LPM_COUNTER_component.q[10]


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component
clock => cntr_7lh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7lh:auto_generated.cnt_en
updown => cntr_7lh:auto_generated.updown
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_7lh:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7lh:auto_generated.q[0]
q[1] <= cntr_7lh:auto_generated.q[1]
q[2] <= cntr_7lh:auto_generated.q[2]
q[3] <= cntr_7lh:auto_generated.q[3]
q[4] <= cntr_7lh:auto_generated.q[4]
q[5] <= cntr_7lh:auto_generated.q[5]
q[6] <= cntr_7lh:auto_generated.q[6]
q[7] <= cntr_7lh:auto_generated.q[7]
q[8] <= cntr_7lh:auto_generated.q[8]
q[9] <= cntr_7lh:auto_generated.q[9]
q[10] <= cntr_7lh:auto_generated.q[10]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|comparator_Nbit:burstlen_cmp
din_0[0] => intra_and[0].IN0
din_0[1] => bitwise_xnor[1].IN0
din_0[2] => bitwise_xnor[2].IN0
din_0[3] => bitwise_xnor[3].IN0
din_0[4] => bitwise_xnor[4].IN0
din_0[5] => bitwise_xnor[5].IN0
din_0[6] => bitwise_xnor[6].IN0
din_0[7] => bitwise_xnor[7].IN0
din_0[8] => bitwise_xnor[8].IN0
din_0[9] => bitwise_xnor[9].IN0
din_0[10] => bitwise_xnor[10].IN0
din_1[0] => intra_and[0].IN1
din_1[1] => bitwise_xnor[1].IN1
din_1[2] => bitwise_xnor[2].IN1
din_1[3] => bitwise_xnor[3].IN1
din_1[4] => bitwise_xnor[4].IN1
din_1[5] => bitwise_xnor[5].IN1
din_1[6] => bitwise_xnor[6].IN1
din_1[7] => bitwise_xnor[7].IN1
din_1[8] => bitwise_xnor[8].IN1
din_1[9] => bitwise_xnor[9].IN1
din_1[10] => bitwise_xnor[10].IN1
equal <= intra_and.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:data_counter
clk => t_flipflop:entry_tff.clk
clk => t_flipflop:g1:1:chain_tff.clk
enable => tff_in[1].IN1
enable => t_flipflop:entry_tff.din
clear_n => t_flipflop:entry_tff.clear_n
clear_n => t_flipflop:g1:1:chain_tff.clear_n
reset_n => t_flipflop:entry_tff.reset_n
reset_n => t_flipflop:g1:1:chain_tff.reset_n
dout[0] <= t_flipflop:entry_tff.dout
dout[1] <= t_flipflop:g1:1:chain_tff.dout


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:data_counter|t_flipflop:entry_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
reset_n => dummy_out.ACLR
din => dummy_out.OUTPUTSELECT
din => dummy_out.OUTPUTSELECT
dout <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:data_counter|t_flipflop:\g1:1:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
reset_n => dummy_out.ACLR
din => dummy_out.OUTPUTSELECT
din => dummy_out.OUTPUTSELECT
dout <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|d_flipflop:valid_pipe
clk => dout~reg0.CLK
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout~reg0.ACLR
din => dout.DATAB
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|d_flipflop:busy_pipe
clk => dout~reg0.CLK
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout~reg0.ACLR
din => dout.DATAB
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outpipe
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout[0]~reg0.ACLR
reset_n => dout[1]~reg0.ACLR
reset_n => dout[2]~reg0.ACLR
reset_n => dout[3]~reg0.ACLR
reset_n => dout[4]~reg0.ACLR
reset_n => dout[5]~reg0.ACLR
reset_n => dout[6]~reg0.ACLR
reset_n => dout[7]~reg0.ACLR
reset_n => dout[8]~reg0.ACLR
reset_n => dout[9]~reg0.ACLR
reset_n => dout[10]~reg0.ACLR
reset_n => dout[11]~reg0.ACLR
reset_n => dout[12]~reg0.ACLR
reset_n => dout[13]~reg0.ACLR
reset_n => dout[14]~reg0.ACLR
reset_n => dout[15]~reg0.ACLR
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
din[11] => dout.DATAB
din[12] => dout.DATAB
din[13] => dout.DATAB
din[14] => dout.DATAB
din[15] => dout.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU
clk => present_state~1.DATAIN
rst_n => present_state~3.DATAIN
burst_end => Selector3.IN3
burst_end => Selector2.IN2
start_sampling => next_state.reception_init.DATAB
start_sampling => Selector0.IN1
enable => Selector0.IN4
enable => Selector1.IN1
clear_n => present_state.OUTPUTSELECT
clear_n => present_state.OUTPUTSELECT
clear_n => present_state.OUTPUTSELECT
clear_n => present_state.OUTPUTSELECT
clear_n => present_state.OUTPUTSELECT
clear_n => present_state.OUTPUTSELECT
system_clear_n <= system_clear_n.DB_MAX_OUTPUT_PORT_TYPE
system_enable <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
burstlen_enable <= burstlen_enable.DB_MAX_OUTPUT_PORT_TYPE
burstlen_counter_enable <= burstlen_counter_enable.DB_MAX_OUTPUT_PORT_TYPE
outreg_enable <= outreg_enable.DB_MAX_OUTPUT_PORT_TYPE
data_counter_enable <= data_counter_enable.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
validout <= validout.DB_MAX_OUTPUT_PORT_TYPE
outpipe_enable <= outpipe_enable.DB_MAX_OUTPUT_PORT_TYPE
outpipe_clear_n <= outpipe_clear_n.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|mux_2to1:readdatamux
din_0[0] => dout.DATAB
din_0[1] => dout.DATAB
din_0[2] => dout.DATAB
din_0[3] => dout.DATAB
din_0[4] => dout.DATAB
din_0[5] => dout.DATAB
din_0[6] => dout.DATAB
din_0[7] => dout.DATAB
din_0[8] => dout.DATAB
din_0[9] => dout.DATAB
din_0[10] => dout.DATAB
din_0[11] => dout.DATAB
din_0[12] => dout.DATAB
din_0[13] => dout.DATAB
din_0[14] => dout.DATAB
din_0[15] => dout.DATAB
din_1[0] => dout.DATAA
din_1[1] => dout.DATAA
din_1[2] => dout.DATAA
din_1[3] => dout.DATAA
din_1[4] => dout.DATAA
din_1[5] => dout.DATAA
din_1[6] => dout.DATAA
din_1[7] => dout.DATAA
din_1[8] => dout.DATAA
din_1[9] => dout.DATAA
din_1[10] => dout.DATAA
din_1[11] => dout.DATAA
din_1[12] => dout.DATAA
din_1[13] => dout.DATAA
din_1[14] => dout.DATAA
din_1[15] => dout.DATAA
sel => dout.OUTPUTSELECT
sel => dout.OUTPUTSELECT
sel => dout.OUTPUTSELECT
sel => dout.OUTPUTSELECT
sel => dout.OUTPUTSELECT
sel => dout.OUTPUTSELECT
sel => dout.OUTPUTSELECT
sel => dout.OUTPUTSELECT
sel => dout.OUTPUTSELECT
sel => dout.OUTPUTSELECT
sel => dout.OUTPUTSELECT
sel => dout.OUTPUTSELECT
sel => dout.OUTPUTSELECT
sel => dout.OUTPUTSELECT
sel => dout.OUTPUTSELECT
sel => dout.OUTPUTSELECT
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|reg:cntpipe1
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout[0]~reg0.ACLR
reset_n => dout[1]~reg0.ACLR
reset_n => dout[2]~reg0.ACLR
reset_n => dout[3]~reg0.ACLR
reset_n => dout[4]~reg0.ACLR
reset_n => dout[5]~reg0.ACLR
reset_n => dout[6]~reg0.ACLR
reset_n => dout[7]~reg0.ACLR
reset_n => dout[8]~reg0.ACLR
reset_n => dout[9]~reg0.ACLR
reset_n => dout[10]~reg0.ACLR
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|reg:cntpipe2
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout[0]~reg0.ACLR
reset_n => dout[1]~reg0.ACLR
reset_n => dout[2]~reg0.ACLR
reset_n => dout[3]~reg0.ACLR
reset_n => dout[4]~reg0.ACLR
reset_n => dout[5]~reg0.ACLR
reset_n => dout[6]~reg0.ACLR
reset_n => dout[7]~reg0.ACLR
reset_n => dout[8]~reg0.ACLR
reset_n => dout[9]~reg0.ACLR
reset_n => dout[10]~reg0.ACLR
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|reg:cntpipe3
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout[0]~reg0.ACLR
reset_n => dout[1]~reg0.ACLR
reset_n => dout[2]~reg0.ACLR
reset_n => dout[3]~reg0.ACLR
reset_n => dout[4]~reg0.ACLR
reset_n => dout[5]~reg0.ACLR
reset_n => dout[6]~reg0.ACLR
reset_n => dout[7]~reg0.ACLR
reset_n => dout[8]~reg0.ACLR
reset_n => dout[9]~reg0.ACLR
reset_n => dout[10]~reg0.ACLR
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|adder_22bit_1pipe:addressgen
clken => lpm_add_sub:LPM_ADD_SUB_component.clken
clock => lpm_add_sub:LPM_ADD_SUB_component.clock
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|adder_22bit_1pipe:addressgen|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_89k:auto_generated.dataa[0]
dataa[1] => add_sub_89k:auto_generated.dataa[1]
dataa[2] => add_sub_89k:auto_generated.dataa[2]
dataa[3] => add_sub_89k:auto_generated.dataa[3]
dataa[4] => add_sub_89k:auto_generated.dataa[4]
dataa[5] => add_sub_89k:auto_generated.dataa[5]
dataa[6] => add_sub_89k:auto_generated.dataa[6]
dataa[7] => add_sub_89k:auto_generated.dataa[7]
dataa[8] => add_sub_89k:auto_generated.dataa[8]
dataa[9] => add_sub_89k:auto_generated.dataa[9]
dataa[10] => add_sub_89k:auto_generated.dataa[10]
dataa[11] => add_sub_89k:auto_generated.dataa[11]
dataa[12] => add_sub_89k:auto_generated.dataa[12]
dataa[13] => add_sub_89k:auto_generated.dataa[13]
dataa[14] => add_sub_89k:auto_generated.dataa[14]
dataa[15] => add_sub_89k:auto_generated.dataa[15]
dataa[16] => add_sub_89k:auto_generated.dataa[16]
dataa[17] => add_sub_89k:auto_generated.dataa[17]
dataa[18] => add_sub_89k:auto_generated.dataa[18]
dataa[19] => add_sub_89k:auto_generated.dataa[19]
dataa[20] => add_sub_89k:auto_generated.dataa[20]
dataa[21] => add_sub_89k:auto_generated.dataa[21]
datab[0] => add_sub_89k:auto_generated.datab[0]
datab[1] => add_sub_89k:auto_generated.datab[1]
datab[2] => add_sub_89k:auto_generated.datab[2]
datab[3] => add_sub_89k:auto_generated.datab[3]
datab[4] => add_sub_89k:auto_generated.datab[4]
datab[5] => add_sub_89k:auto_generated.datab[5]
datab[6] => add_sub_89k:auto_generated.datab[6]
datab[7] => add_sub_89k:auto_generated.datab[7]
datab[8] => add_sub_89k:auto_generated.datab[8]
datab[9] => add_sub_89k:auto_generated.datab[9]
datab[10] => add_sub_89k:auto_generated.datab[10]
datab[11] => add_sub_89k:auto_generated.datab[11]
datab[12] => add_sub_89k:auto_generated.datab[12]
datab[13] => add_sub_89k:auto_generated.datab[13]
datab[14] => add_sub_89k:auto_generated.datab[14]
datab[15] => add_sub_89k:auto_generated.datab[15]
datab[16] => add_sub_89k:auto_generated.datab[16]
datab[17] => add_sub_89k:auto_generated.datab[17]
datab[18] => add_sub_89k:auto_generated.datab[18]
datab[19] => add_sub_89k:auto_generated.datab[19]
datab[20] => add_sub_89k:auto_generated.datab[20]
datab[21] => add_sub_89k:auto_generated.datab[21]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_89k:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_89k:auto_generated.clken
result[0] <= add_sub_89k:auto_generated.result[0]
result[1] <= add_sub_89k:auto_generated.result[1]
result[2] <= add_sub_89k:auto_generated.result[2]
result[3] <= add_sub_89k:auto_generated.result[3]
result[4] <= add_sub_89k:auto_generated.result[4]
result[5] <= add_sub_89k:auto_generated.result[5]
result[6] <= add_sub_89k:auto_generated.result[6]
result[7] <= add_sub_89k:auto_generated.result[7]
result[8] <= add_sub_89k:auto_generated.result[8]
result[9] <= add_sub_89k:auto_generated.result[9]
result[10] <= add_sub_89k:auto_generated.result[10]
result[11] <= add_sub_89k:auto_generated.result[11]
result[12] <= add_sub_89k:auto_generated.result[12]
result[13] <= add_sub_89k:auto_generated.result[13]
result[14] <= add_sub_89k:auto_generated.result[14]
result[15] <= add_sub_89k:auto_generated.result[15]
result[16] <= add_sub_89k:auto_generated.result[16]
result[17] <= add_sub_89k:auto_generated.result[17]
result[18] <= add_sub_89k:auto_generated.result[18]
result[19] <= add_sub_89k:auto_generated.result[19]
result[20] <= add_sub_89k:auto_generated.result[20]
result[21] <= add_sub_89k:auto_generated.result[21]
cout <= <GND>
overflow <= <GND>


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|adder_22bit_1pipe:addressgen|lpm_add_sub:LPM_ADD_SUB_component|add_sub_89k:auto_generated
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN42
dataa[1] => op_1.IN40
dataa[2] => op_1.IN38
dataa[3] => op_1.IN36
dataa[4] => op_1.IN34
dataa[5] => op_1.IN32
dataa[6] => op_1.IN30
dataa[7] => op_1.IN28
dataa[8] => op_1.IN26
dataa[9] => op_1.IN24
dataa[10] => op_1.IN22
dataa[11] => op_1.IN20
dataa[12] => op_1.IN18
dataa[13] => op_1.IN16
dataa[14] => op_1.IN14
dataa[15] => op_1.IN12
dataa[16] => op_1.IN10
dataa[17] => op_1.IN8
dataa[18] => op_1.IN6
dataa[19] => op_1.IN4
dataa[20] => op_1.IN2
dataa[21] => op_1.IN0
datab[0] => op_1.IN43
datab[1] => op_1.IN41
datab[2] => op_1.IN39
datab[3] => op_1.IN37
datab[4] => op_1.IN35
datab[5] => op_1.IN33
datab[6] => op_1.IN31
datab[7] => op_1.IN29
datab[8] => op_1.IN27
datab[9] => op_1.IN25
datab[10] => op_1.IN23
datab[11] => op_1.IN21
datab[12] => op_1.IN19
datab[13] => op_1.IN17
datab[14] => op_1.IN15
datab[15] => op_1.IN13
datab[16] => op_1.IN11
datab[17] => op_1.IN9
datab[18] => op_1.IN7
datab[19] => op_1.IN5
datab[20] => op_1.IN3
datab[21] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|comparator_Nbit:burst_cmp
din_0[0] => intra_and[0].IN0
din_0[1] => bitwise_xnor[1].IN0
din_0[2] => bitwise_xnor[2].IN0
din_0[3] => bitwise_xnor[3].IN0
din_0[4] => bitwise_xnor[4].IN0
din_0[5] => bitwise_xnor[5].IN0
din_0[6] => bitwise_xnor[6].IN0
din_0[7] => bitwise_xnor[7].IN0
din_0[8] => bitwise_xnor[8].IN0
din_0[9] => bitwise_xnor[9].IN0
din_0[10] => bitwise_xnor[10].IN0
din_1[0] => intra_and[0].IN1
din_1[1] => bitwise_xnor[1].IN1
din_1[2] => bitwise_xnor[2].IN1
din_1[3] => bitwise_xnor[3].IN1
din_1[4] => bitwise_xnor[4].IN1
din_1[5] => bitwise_xnor[5].IN1
din_1[6] => bitwise_xnor[6].IN1
din_1[7] => bitwise_xnor[7].IN1
din_1[8] => bitwise_xnor[8].IN1
din_1[9] => bitwise_xnor[9].IN1
din_1[10] => bitwise_xnor[10].IN1
equal <= intra_and.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|comparator_Nbit:fakeburst_cmp
din_0[0] => intra_and[0].IN0
din_0[1] => bitwise_xnor[1].IN0
din_0[2] => bitwise_xnor[2].IN0
din_0[3] => bitwise_xnor[3].IN0
din_0[4] => bitwise_xnor[4].IN0
din_0[5] => bitwise_xnor[5].IN0
din_0[6] => bitwise_xnor[6].IN0
din_0[7] => bitwise_xnor[7].IN0
din_0[8] => bitwise_xnor[8].IN0
din_0[9] => bitwise_xnor[9].IN0
din_0[10] => bitwise_xnor[10].IN0
din_1[0] => intra_and[0].IN1
din_1[1] => bitwise_xnor[1].IN1
din_1[2] => bitwise_xnor[2].IN1
din_1[3] => bitwise_xnor[3].IN1
din_1[4] => bitwise_xnor[4].IN1
din_1[5] => bitwise_xnor[5].IN1
din_1[6] => bitwise_xnor[6].IN1
din_1[7] => bitwise_xnor[7].IN1
din_1[8] => bitwise_xnor[8].IN1
din_1[9] => bitwise_xnor[9].IN1
din_1[10] => bitwise_xnor[10].IN1
equal <= intra_and.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|d_flipflop:burst_tracker
clk => dout~reg0.CLK
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout~reg0.ACLR
din => dout.DATAB
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|d_flipflop:dpd_req_tracker
clk => dout~reg0.CLK
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout~reg0.ACLR
din => dout.DATAB
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|d_flipflop:op_tracker
clk => dout~reg0.CLK
enable => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
reset_n => dout~reg0.ACLR
din => dout.DATAB
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|sr_flipflop:init_tracker
clk => dout~reg0.CLK
set => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
rst_n => dout~reg0.ACLR
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|sr_flipflop:dpd_tracker
clk => dout~reg0.CLK
set => dout.OUTPUTSELECT
clear_n => dout.OUTPUTSELECT
rst_n => dout~reg0.ACLR
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer
clk => counter_Nbit:cnt.clk
enable => counter_Nbit:cnt.enable
clear_n => counter_Nbit:cnt.clear_n
tim_3 <= tim_3.DB_MAX_OUTPUT_PORT_TYPE
tim_7 <= tim_7.DB_MAX_OUTPUT_PORT_TYPE
tim_20 <= tim_20.DB_MAX_OUTPUT_PORT_TYPE
tim_1000 <= tim_1000.DB_MAX_OUTPUT_PORT_TYPE
tim_15000 <= tim_15000.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt
clk => t_flipflop:entry_tff.clk
clk => t_flipflop:g1:1:chain_tff.clk
clk => t_flipflop:g1:2:chain_tff.clk
clk => t_flipflop:g1:3:chain_tff.clk
clk => t_flipflop:g1:4:chain_tff.clk
clk => t_flipflop:g1:5:chain_tff.clk
clk => t_flipflop:g1:6:chain_tff.clk
clk => t_flipflop:g1:7:chain_tff.clk
clk => t_flipflop:g1:8:chain_tff.clk
clk => t_flipflop:g1:9:chain_tff.clk
clk => t_flipflop:g1:10:chain_tff.clk
clk => t_flipflop:g1:11:chain_tff.clk
clk => t_flipflop:g1:12:chain_tff.clk
clk => t_flipflop:g1:13:chain_tff.clk
enable => tff_in[1].IN1
enable => t_flipflop:entry_tff.din
clear_n => t_flipflop:entry_tff.clear_n
clear_n => t_flipflop:g1:1:chain_tff.clear_n
clear_n => t_flipflop:g1:2:chain_tff.clear_n
clear_n => t_flipflop:g1:3:chain_tff.clear_n
clear_n => t_flipflop:g1:4:chain_tff.clear_n
clear_n => t_flipflop:g1:5:chain_tff.clear_n
clear_n => t_flipflop:g1:6:chain_tff.clear_n
clear_n => t_flipflop:g1:7:chain_tff.clear_n
clear_n => t_flipflop:g1:8:chain_tff.clear_n
clear_n => t_flipflop:g1:9:chain_tff.clear_n
clear_n => t_flipflop:g1:10:chain_tff.clear_n
clear_n => t_flipflop:g1:11:chain_tff.clear_n
clear_n => t_flipflop:g1:12:chain_tff.clear_n
clear_n => t_flipflop:g1:13:chain_tff.clear_n
reset_n => t_flipflop:entry_tff.reset_n
reset_n => t_flipflop:g1:1:chain_tff.reset_n
reset_n => t_flipflop:g1:2:chain_tff.reset_n
reset_n => t_flipflop:g1:3:chain_tff.reset_n
reset_n => t_flipflop:g1:4:chain_tff.reset_n
reset_n => t_flipflop:g1:5:chain_tff.reset_n
reset_n => t_flipflop:g1:6:chain_tff.reset_n
reset_n => t_flipflop:g1:7:chain_tff.reset_n
reset_n => t_flipflop:g1:8:chain_tff.reset_n
reset_n => t_flipflop:g1:9:chain_tff.reset_n
reset_n => t_flipflop:g1:10:chain_tff.reset_n
reset_n => t_flipflop:g1:11:chain_tff.reset_n
reset_n => t_flipflop:g1:12:chain_tff.reset_n
reset_n => t_flipflop:g1:13:chain_tff.reset_n
dout[0] <= t_flipflop:entry_tff.dout
dout[1] <= t_flipflop:g1:1:chain_tff.dout
dout[2] <= t_flipflop:g1:2:chain_tff.dout
dout[3] <= t_flipflop:g1:3:chain_tff.dout
dout[4] <= t_flipflop:g1:4:chain_tff.dout
dout[5] <= t_flipflop:g1:5:chain_tff.dout
dout[6] <= t_flipflop:g1:6:chain_tff.dout
dout[7] <= t_flipflop:g1:7:chain_tff.dout
dout[8] <= t_flipflop:g1:8:chain_tff.dout
dout[9] <= t_flipflop:g1:9:chain_tff.dout
dout[10] <= t_flipflop:g1:10:chain_tff.dout
dout[11] <= t_flipflop:g1:11:chain_tff.dout
dout[12] <= t_flipflop:g1:12:chain_tff.dout
dout[13] <= t_flipflop:g1:13:chain_tff.dout


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:entry_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
reset_n => dummy_out.ACLR
din => dummy_out.OUTPUTSELECT
din => dummy_out.OUTPUTSELECT
dout <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:1:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
reset_n => dummy_out.ACLR
din => dummy_out.OUTPUTSELECT
din => dummy_out.OUTPUTSELECT
dout <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:2:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
reset_n => dummy_out.ACLR
din => dummy_out.OUTPUTSELECT
din => dummy_out.OUTPUTSELECT
dout <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:3:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
reset_n => dummy_out.ACLR
din => dummy_out.OUTPUTSELECT
din => dummy_out.OUTPUTSELECT
dout <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:4:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
reset_n => dummy_out.ACLR
din => dummy_out.OUTPUTSELECT
din => dummy_out.OUTPUTSELECT
dout <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:5:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
reset_n => dummy_out.ACLR
din => dummy_out.OUTPUTSELECT
din => dummy_out.OUTPUTSELECT
dout <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:6:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
reset_n => dummy_out.ACLR
din => dummy_out.OUTPUTSELECT
din => dummy_out.OUTPUTSELECT
dout <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:7:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
reset_n => dummy_out.ACLR
din => dummy_out.OUTPUTSELECT
din => dummy_out.OUTPUTSELECT
dout <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:8:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
reset_n => dummy_out.ACLR
din => dummy_out.OUTPUTSELECT
din => dummy_out.OUTPUTSELECT
dout <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:9:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
reset_n => dummy_out.ACLR
din => dummy_out.OUTPUTSELECT
din => dummy_out.OUTPUTSELECT
dout <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:10:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
reset_n => dummy_out.ACLR
din => dummy_out.OUTPUTSELECT
din => dummy_out.OUTPUTSELECT
dout <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:11:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
reset_n => dummy_out.ACLR
din => dummy_out.OUTPUTSELECT
din => dummy_out.OUTPUTSELECT
dout <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:12:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
reset_n => dummy_out.ACLR
din => dummy_out.OUTPUTSELECT
din => dummy_out.OUTPUTSELECT
dout <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:13:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
reset_n => dummy_out.ACLR
din => dummy_out.OUTPUTSELECT
din => dummy_out.OUTPUTSELECT
dout <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|avs_to_hram_converter|avs_to_hram_converter_CU:CU
clk => present_state~1.DATAIN
reset_n => present_state~3.DATAIN
waitrequest <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
force_valid <= force_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_load <= cmd_load.DB_MAX_OUTPUT_PORT_TYPE
dpd_req_clear_n <= dpd_req_clear_n.DB_MAX_OUTPUT_PORT_TYPE
synch_cnt_enable <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
synch_cnt_down <= synch_cnt_down.DB_MAX_OUTPUT_PORT_TYPE
synch_cnt_clear_n <= synch_cnt_clear_n.DB_MAX_OUTPUT_PORT_TYPE
datain_load <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
avs_out_sel <= avs_out_sel.DB_MAX_OUTPUT_PORT_TYPE
reset_config_register_n <= <GND>
update_config_register <= update_config_register.DB_MAX_OUTPUT_PORT_TYPE
address_space_sel[0] <= address_space_sel.DB_MAX_OUTPUT_PORT_TYPE
address_space_sel[1] <= address_space_sel.DB_MAX_OUTPUT_PORT_TYPE
config_access <= config_access.DB_MAX_OUTPUT_PORT_TYPE
read_writeN <= read_writeN.DB_MAX_OUTPUT_PORT_TYPE
CA_load <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
CA_sel[0] <= CA_sel.DB_MAX_OUTPUT_PORT_TYPE
CA_sel[1] <= CA_sel.DB_MAX_OUTPUT_PORT_TYPE
dq_sel[0] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
dq_sel[1] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
dq_OE <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
writedata_load <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
addressgen_enable <= addressgen_enable.DB_MAX_OUTPUT_PORT_TYPE
synch_enable <= synch_enable.DB_MAX_OUTPUT_PORT_TYPE
synch_clear_n <= synch_clear_n.DB_MAX_OUTPUT_PORT_TYPE
RWDS_sampling_enable <= RWDS_sampling_enable.DB_MAX_OUTPUT_PORT_TYPE
init_clear_n <= init_clear_n.DB_MAX_OUTPUT_PORT_TYPE
set_initialization_state <= set_initialization_state.DB_MAX_OUTPUT_PORT_TYPE
check_latency <= check_latency.DB_MAX_OUTPUT_PORT_TYPE
force_RWDS_low <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
CK_gating_enable_n <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
set_dpd_status <= set_dpd_status.DB_MAX_OUTPUT_PORT_TYPE
clear_dpd_status_n <= clear_dpd_status_n.DB_MAX_OUTPUT_PORT_TYPE
deadline_tim_enable <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
deadline_tim_clear_n <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
hbus_RESET_n <= hbus_RESET_n.DB_MAX_OUTPUT_PORT_TYPE
hbus_CS_n <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
write => next_state.OUTPUTSELECT
write => next_state.OUTPUTSELECT
write => next_state.OUTPUTSELECT
write => next_state.OUTPUTSELECT
write => next_state.OUTPUTSELECT
write => next_state.OUTPUTSELECT
write => next_state.restore_burst.DATAB
write => next_state.stop_burst.DATAB
write => Selector9.IN2
read => next_state.OUTPUTSELECT
read => next_state.OUTPUTSELECT
read => next_state.OUTPUTSELECT
read => next_state.OUTPUTSELECT
read => next_state.OUTPUTSELECT
read => next_state.OUTPUTSELECT
config => next_state.OUTPUTSELECT
config => next_state.OUTPUTSELECT
config => next_state.OUTPUTSELECT
config => next_state.OUTPUTSELECT
config => next_state.OUTPUTSELECT
config => next_state.DATAB
dpd_req => next_state.DATAB
dpd_req => next_state.DATAB
active_dpd_req => Selector6.IN3
active_dpd_req => Selector2.IN3
current_operation => Selector8.IN3
current_operation => Selector7.IN1
bursttransfer => next_state.DATAB
bursttransfer => next_state.DATAB
bursttransfer => next_state.DATAB
bursttransfer => next_state.DATAB
burst_end => next_state.DATAB
burst_end => next_state.DATAB
synch_busy => next_state.read_wait_2.DATAB
synch_busy => Selector7.IN2
synch_busy => next_state.read_end.DATAB
init => next_state.writeconf1.DATAB
init => next_state.writeconf0.DATAB
doubled_latency => next_state.OUTPUTSELECT
doubled_latency => next_state.OUTPUTSELECT
doubled_latency => next_state.OUTPUTSELECT
dpd_mode_on => next_state.DATAA
dpd_mode_on => next_state.OUTPUTSELECT
dpd_mode_on => next_state.OUTPUTSELECT
dpd_mode_on => next_state.DATAA
dpd_mode_on => next_state.DATAB
dpd_mode_on => next_state.DATAA
t_acc1 => next_state.OUTPUTSELECT
t_acc1 => next_state.OUTPUTSELECT
t_acc1 => next_state.DATAA
t_acc2 => next_state.OUTPUTSELECT
t_acc2 => next_state.OUTPUTSELECT
t_acc2 => next_state.DATAB
t_dpdcsl => next_state.reset_exit_begin.DATAB
t_dpdcsl => next_state.dummycmd_end.DATAB
t_dpdcsl => Selector0.IN2
t_dpdcsl => Selector3.IN1
t_dpdin => Selector2.IN7
t_dpdin => Selector6.IN1
t_dpdout => Selector5.IN4
t_dpdout => next_state.writeconf1_prep.DATAB
t_dpdout => Selector1.IN2
t_dpdout => Selector4.IN2


