// Seed: 2800882919
module module_0 (
    input  uwire id_0,
    input  wor   id_1,
    output wire  id_2,
    output tri   id_3,
    output tri   id_4,
    output wand  id_5
);
  assign id_2 = !id_0;
  wire id_7;
  wor  id_8 = "" >= 1;
  assign id_2 = id_8 == "";
  wire id_9;
  wire id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    output wor id_4,
    input tri0 id_5,
    output supply1 id_6,
    output wor id_7,
    input wire id_8,
    output tri0 id_9,
    input supply0 id_10,
    input tri1 id_11,
    output wand id_12,
    output uwire id_13,
    input tri0 id_14,
    output wor id_15,
    output supply1 id_16
);
  generate
    assign id_4 = 1;
  endgenerate
  module_0(
      id_0, id_11, id_13, id_16, id_15, id_4
  );
endmodule
