

================================================================
== Vivado HLS Report for 'dateport_upadteall'
================================================================
* Date:           Tue May 09 23:13:45 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        Le_7
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.35|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  171289|  171289|  171289|  171289|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |    1806|    1806|       301|          -|          -|     6|    no    |
        | + Loop 1.1          |     285|     285|        57|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1      |      55|      55|        11|          -|          -|     5|    no    |
        |- Loop 2             |   27808|   27808|      1738|          -|          -|    16|    no    |
        | + Loop 2.1          |    1722|    1722|       287|          -|          -|     6|    no    |
        |  ++ Loop 2.1.1      |     285|     285|        57|          -|          -|     5|    no    |
        |   +++ Loop 2.1.1.1  |      55|      55|        11|          -|          -|     5|    no    |
        |- Loop 3             |  138240|  138240|      4608|          -|          -|    30|    no    |
        | + Loop 3.1          |    4592|    4592|       287|          -|          -|    16|    no    |
        |  ++ Loop 3.1.1      |     285|     285|        57|          -|          -|     5|    no    |
        |   +++ Loop 3.1.1.1  |      55|      55|        11|          -|          -|     5|    no    |
        |- Loop 4             |    3320|    3320|       332|          -|          -|    10|    no    |
        | + Loop 4.1          |     330|     330|        11|          -|          -|    30|    no    |
        |- Loop 5             |     110|     110|        11|          -|          -|    10|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    452|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    509|
|Register         |        -|      -|     846|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1194|   1672|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                  Instance                  |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |dateport_fmul_32ns_32ns_32_4_max_dsp_U106   |dateport_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |dateport_fsub_32ns_32ns_32_5_full_dsp_U105  |dateport_fsub_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    +--------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                       |                                       |        0|      5|  348|  711|
    +--------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |C1_mapData_addr1_fu_512_p2   |     +    |      0|  0|   6|           6|           6|
    |C1_mapData_addr2_fu_534_p2   |     +    |      0|  0|   6|           6|           6|
    |C1_mapData_addr3_fu_555_p2   |     +    |      0|  0|  32|          32|          32|
    |C1_mapData_addr4_fu_577_p2   |     +    |      0|  0|  32|          32|          32|
    |C3_mapData_addr13_fu_654_p2  |     +    |      0|  0|  10|          10|          10|
    |C3_mapData_addr14_fu_675_p2  |     +    |      0|  0|  32|          32|          32|
    |C3_mapData_addr15_fu_697_p2  |     +    |      0|  0|  32|          32|          32|
    |C3_mapData_addr16_fu_708_p2  |     +    |      0|  0|  32|          32|          32|
    |C3_mapData_addr17_fu_730_p2  |     +    |      0|  0|  32|          32|          32|
    |C5_mapData_addr10_fu_839_p2  |     +    |      0|  0|  32|          32|          32|
    |C5_mapData_addr11_fu_861_p2  |     +    |      0|  0|  32|          32|          32|
    |C5_mapData_addr7_fu_785_p2   |     +    |      0|  0|  10|          10|          10|
    |C5_mapData_addr8_fu_806_p2   |     +    |      0|  0|  32|          32|          32|
    |C5_mapData_addr9_fu_828_p2   |     +    |      0|  0|  32|          32|          32|
    |i_22_fu_486_p2               |     +    |      0|  0|   3|           3|           1|
    |i_23_fu_947_p2               |     +    |      0|  0|   4|           4|           1|
    |i_5_fu_594_p2                |     +    |      0|  0|   5|           5|           1|
    |i_6_fu_747_p2                |     +    |      0|  0|   5|           5|           1|
    |i_7_fu_878_p2                |     +    |      0|  0|   4|           4|           1|
    |j_18_fu_524_p2               |     +    |      0|  0|   3|           3|           1|
    |j_19_fu_644_p2               |     +    |      0|  0|   3|           3|           1|
    |j_20_fu_775_p2               |     +    |      0|  0|   5|           5|           1|
    |j_21_fu_894_p2               |     +    |      0|  0|   5|           5|           1|
    |k_16_fu_567_p2               |     +    |      0|  0|   3|           3|           1|
    |k_17_fu_818_p2               |     +    |      0|  0|   3|           3|           1|
    |k_6_fu_687_p2                |     +    |      0|  0|   3|           3|           1|
    |m_10_fu_851_p2               |     +    |      0|  0|   3|           3|           1|
    |m_9_fu_720_p2                |     +    |      0|  0|   3|           3|           1|
    |output_wei_addr1_fu_924_p2   |     +    |      0|  0|   4|           9|           9|
    |output_wei_addr2_fu_930_p2   |     +    |      0|  0|   4|           9|           9|
    |C3_mapData_addr12_fu_628_p2  |     -    |      0|  0|   9|           9|           9|
    |exitcond10_fu_588_p2         |   icmp   |      0|  0|   3|           5|           6|
    |exitcond11_fu_561_p2         |   icmp   |      0|  0|   2|           3|           3|
    |exitcond12_fu_518_p2         |   icmp   |      0|  0|   2|           3|           3|
    |exitcond13_fu_480_p2         |   icmp   |      0|  0|   2|           3|           3|
    |exitcond1_fu_888_p2          |   icmp   |      0|  0|   2|           5|           3|
    |exitcond2_fu_872_p2          |   icmp   |      0|  0|   2|           4|           4|
    |exitcond3_fu_845_p2          |   icmp   |      0|  0|   2|           3|           3|
    |exitcond4_fu_812_p2          |   icmp   |      0|  0|   2|           3|           3|
    |exitcond5_fu_769_p2          |   icmp   |      0|  0|   3|           5|           6|
    |exitcond6_fu_741_p2          |   icmp   |      0|  0|   2|           5|           3|
    |exitcond7_fu_714_p2          |   icmp   |      0|  0|   2|           3|           3|
    |exitcond8_fu_681_p2          |   icmp   |      0|  0|   2|           3|           3|
    |exitcond9_fu_638_p2          |   icmp   |      0|  0|   2|           3|           3|
    |exitcond_fu_941_p2           |   icmp   |      0|  0|   2|           4|           4|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 452|         483|         443|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |C1_dbias_address0      |    3|          3|    3|          9|
    |C1_dmapData_address0   |    8|          3|    8|         24|
    |C3_dbias_address0      |    4|          3|    4|         12|
    |C3_dmapData_address0   |   12|          3|   12|         36|
    |C5_dbias_address0      |    5|          3|    5|         15|
    |C5_dmapData_address0   |   14|          3|   14|         42|
    |ap_NS_fsm              |  238|        108|    1|        108|
    |grp_fu_442_p0          |   64|          9|   32|        288|
    |grp_fu_446_p0          |   64|         10|   32|        320|
    |grp_fu_446_p1          |   32|          5|   32|        160|
    |i_1_reg_321            |    5|          2|    5|         10|
    |i_2_reg_365            |    5|          2|    5|         10|
    |i_3_reg_409            |    4|          2|    4|          8|
    |i_4_reg_431            |    4|          2|    4|          8|
    |i_reg_288              |    3|          2|    3|          6|
    |j_1_reg_332            |    3|          2|    3|          6|
    |j_2_reg_376            |    5|          2|    5|         10|
    |j_3_reg_420            |    5|          2|    5|         10|
    |j_reg_299              |    3|          2|    3|          6|
    |k_1_reg_343            |    3|          2|    3|          6|
    |k_2_reg_387            |    3|          2|    3|          6|
    |k_reg_310              |    3|          2|    3|          6|
    |m_1_reg_398            |    3|          2|    3|          6|
    |m_reg_354              |    3|          2|    3|          6|
    |output_dbias_address0  |    4|          3|    4|         12|
    |output_dwei_address0   |    9|          3|    9|         27|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  509|        184|  208|       1157|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |C1_bias_addr_reg_991             |    3|   0|    3|          0|
    |C1_bias_load_reg_1034            |   32|   0|   32|          0|
    |C1_dbias_addr_reg_996            |    3|   0|    3|          0|
    |C1_dmapData_addr_reg_1014        |    8|   0|    8|          0|
    |C1_mapData_addr1_reg_973         |    6|   0|    6|          0|
    |C1_mapData_addr3_reg_986         |   32|   0|   32|          0|
    |C1_mapData_addr_reg_1009         |    8|   0|    8|          0|
    |C1_mapData_load_reg_1024         |   32|   0|   32|          0|
    |C3_bias_addr_reg_1071            |    4|   0|    4|          0|
    |C3_bias_load_reg_1127            |   32|   0|   32|          0|
    |C3_dbias_addr_reg_1076           |    4|   0|    4|          0|
    |C3_dmapData_addr_reg_1107        |   12|   0|   12|          0|
    |C3_mapData_addr12_cast_reg_1053  |    9|   0|   10|          1|
    |C3_mapData_addr14_reg_1066       |   32|   0|   32|          0|
    |C3_mapData_addr16_reg_1089       |   32|   0|   32|          0|
    |C3_mapData_addr_reg_1102         |   12|   0|   12|          0|
    |C3_mapData_load_reg_1117         |   32|   0|   32|          0|
    |C5_bias_addr_reg_1164            |    5|   0|    5|          0|
    |C5_bias_load_reg_1220            |   32|   0|   32|          0|
    |C5_dbias_addr_reg_1169           |    5|   0|    5|          0|
    |C5_dmapData_addr_reg_1200        |   14|   0|   14|          0|
    |C5_mapData_addr10_reg_1182       |   32|   0|   32|          0|
    |C5_mapData_addr16_cast_reg_1146  |    5|   0|   10|          5|
    |C5_mapData_addr8_reg_1159        |   32|   0|   32|          0|
    |C5_mapData_addr_reg_1195         |   14|   0|   14|          0|
    |C5_mapData_load_reg_1210         |   32|   0|   32|          0|
    |ap_CS_fsm                        |  107|   0|  107|          0|
    |i_1_reg_321                      |    5|   0|    5|          0|
    |i_22_reg_962                     |    3|   0|    3|          0|
    |i_23_reg_1269                    |    4|   0|    4|          0|
    |i_2_reg_365                      |    5|   0|    5|          0|
    |i_3_reg_409                      |    4|   0|    4|          0|
    |i_4_reg_431                      |    4|   0|    4|          0|
    |i_5_reg_1042                     |    5|   0|    5|          0|
    |i_6_reg_1135                     |    5|   0|    5|          0|
    |i_7_reg_1228                     |    4|   0|    4|          0|
    |i_reg_288                        |    3|   0|    3|          0|
    |j_18_reg_981                     |    3|   0|    3|          0|
    |j_19_reg_1061                    |    3|   0|    3|          0|
    |j_1_reg_332                      |    3|   0|    3|          0|
    |j_20_reg_1154                    |    5|   0|    5|          0|
    |j_21_reg_1241                    |    5|   0|    5|          0|
    |j_2_reg_376                      |    5|   0|    5|          0|
    |j_3_reg_420                      |    5|   0|    5|          0|
    |j_reg_299                        |    3|   0|    3|          0|
    |k_16_reg_1004                    |    3|   0|    3|          0|
    |k_17_reg_1177                    |    3|   0|    3|          0|
    |k_1_reg_343                      |    3|   0|    3|          0|
    |k_2_reg_387                      |    3|   0|    3|          0|
    |k_6_reg_1084                     |    3|   0|    3|          0|
    |k_reg_310                        |    3|   0|    3|          0|
    |m_10_reg_1190                    |    3|   0|    3|          0|
    |m_1_reg_398                      |    3|   0|    3|          0|
    |m_9_reg_1097                     |    3|   0|    3|          0|
    |m_reg_354                        |    3|   0|    3|          0|
    |output_bias_addr_reg_1274        |    4|   0|    4|          0|
    |output_bias_load_reg_1289        |   32|   0|   32|          0|
    |output_dbias_addr_reg_1279       |    4|   0|    4|          0|
    |output_dwei_addr_reg_1251        |    9|   0|    9|          0|
    |output_wei_addr_reg_1246         |    9|   0|    9|          0|
    |output_wei_load_reg_1261         |   32|   0|   32|          0|
    |reg_462                          |   32|   0|   32|          0|
    |reg_468                          |   32|   0|   32|          0|
    |tmp_111_reg_1140                 |    5|   0|   64|         59|
    |tmp_174_trn_cast_reg_1233        |    4|   0|    9|          5|
    |tmp_reg_967                      |    3|   0|   64|         61|
    |tmp_s_reg_1047                   |    5|   0|   64|         59|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            |  846|   0| 1036|        190|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | dateport_upadteall | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | dateport_upadteall | return value |
|ap_start               |  in |    1| ap_ctrl_hs | dateport_upadteall | return value |
|ap_done                | out |    1| ap_ctrl_hs | dateport_upadteall | return value |
|ap_idle                | out |    1| ap_ctrl_hs | dateport_upadteall | return value |
|ap_ready               | out |    1| ap_ctrl_hs | dateport_upadteall | return value |
|C1_mapData_address0    | out |    8|  ap_memory |     C1_mapData     |     array    |
|C1_mapData_ce0         | out |    1|  ap_memory |     C1_mapData     |     array    |
|C1_mapData_we0         | out |    1|  ap_memory |     C1_mapData     |     array    |
|C1_mapData_d0          | out |   32|  ap_memory |     C1_mapData     |     array    |
|C1_mapData_q0          |  in |   32|  ap_memory |     C1_mapData     |     array    |
|C1_dmapData_address0   | out |    8|  ap_memory |     C1_dmapData    |     array    |
|C1_dmapData_ce0        | out |    1|  ap_memory |     C1_dmapData    |     array    |
|C1_dmapData_we0        | out |    1|  ap_memory |     C1_dmapData    |     array    |
|C1_dmapData_d0         | out |   32|  ap_memory |     C1_dmapData    |     array    |
|C1_dmapData_q0         |  in |   32|  ap_memory |     C1_dmapData    |     array    |
|C1_bias_address0       | out |    3|  ap_memory |       C1_bias      |     array    |
|C1_bias_ce0            | out |    1|  ap_memory |       C1_bias      |     array    |
|C1_bias_we0            | out |    1|  ap_memory |       C1_bias      |     array    |
|C1_bias_d0             | out |   32|  ap_memory |       C1_bias      |     array    |
|C1_bias_q0             |  in |   32|  ap_memory |       C1_bias      |     array    |
|C1_dbias_address0      | out |    3|  ap_memory |      C1_dbias      |     array    |
|C1_dbias_ce0           | out |    1|  ap_memory |      C1_dbias      |     array    |
|C1_dbias_we0           | out |    1|  ap_memory |      C1_dbias      |     array    |
|C1_dbias_d0            | out |   32|  ap_memory |      C1_dbias      |     array    |
|C1_dbias_q0            |  in |   32|  ap_memory |      C1_dbias      |     array    |
|C3_mapData_address0    | out |   12|  ap_memory |     C3_mapData     |     array    |
|C3_mapData_ce0         | out |    1|  ap_memory |     C3_mapData     |     array    |
|C3_mapData_we0         | out |    1|  ap_memory |     C3_mapData     |     array    |
|C3_mapData_d0          | out |   32|  ap_memory |     C3_mapData     |     array    |
|C3_mapData_q0          |  in |   32|  ap_memory |     C3_mapData     |     array    |
|C3_dmapData_address0   | out |   12|  ap_memory |     C3_dmapData    |     array    |
|C3_dmapData_ce0        | out |    1|  ap_memory |     C3_dmapData    |     array    |
|C3_dmapData_we0        | out |    1|  ap_memory |     C3_dmapData    |     array    |
|C3_dmapData_d0         | out |   32|  ap_memory |     C3_dmapData    |     array    |
|C3_dmapData_q0         |  in |   32|  ap_memory |     C3_dmapData    |     array    |
|C3_bias_address0       | out |    4|  ap_memory |       C3_bias      |     array    |
|C3_bias_ce0            | out |    1|  ap_memory |       C3_bias      |     array    |
|C3_bias_we0            | out |    1|  ap_memory |       C3_bias      |     array    |
|C3_bias_d0             | out |   32|  ap_memory |       C3_bias      |     array    |
|C3_bias_q0             |  in |   32|  ap_memory |       C3_bias      |     array    |
|C3_dbias_address0      | out |    4|  ap_memory |      C3_dbias      |     array    |
|C3_dbias_ce0           | out |    1|  ap_memory |      C3_dbias      |     array    |
|C3_dbias_we0           | out |    1|  ap_memory |      C3_dbias      |     array    |
|C3_dbias_d0            | out |   32|  ap_memory |      C3_dbias      |     array    |
|C3_dbias_q0            |  in |   32|  ap_memory |      C3_dbias      |     array    |
|C5_mapData_address0    | out |   14|  ap_memory |     C5_mapData     |     array    |
|C5_mapData_ce0         | out |    1|  ap_memory |     C5_mapData     |     array    |
|C5_mapData_we0         | out |    1|  ap_memory |     C5_mapData     |     array    |
|C5_mapData_d0          | out |   32|  ap_memory |     C5_mapData     |     array    |
|C5_mapData_q0          |  in |   32|  ap_memory |     C5_mapData     |     array    |
|C5_dmapData_address0   | out |   14|  ap_memory |     C5_dmapData    |     array    |
|C5_dmapData_ce0        | out |    1|  ap_memory |     C5_dmapData    |     array    |
|C5_dmapData_we0        | out |    1|  ap_memory |     C5_dmapData    |     array    |
|C5_dmapData_d0         | out |   32|  ap_memory |     C5_dmapData    |     array    |
|C5_dmapData_q0         |  in |   32|  ap_memory |     C5_dmapData    |     array    |
|C5_bias_address0       | out |    5|  ap_memory |       C5_bias      |     array    |
|C5_bias_ce0            | out |    1|  ap_memory |       C5_bias      |     array    |
|C5_bias_we0            | out |    1|  ap_memory |       C5_bias      |     array    |
|C5_bias_d0             | out |   32|  ap_memory |       C5_bias      |     array    |
|C5_bias_q0             |  in |   32|  ap_memory |       C5_bias      |     array    |
|C5_dbias_address0      | out |    5|  ap_memory |      C5_dbias      |     array    |
|C5_dbias_ce0           | out |    1|  ap_memory |      C5_dbias      |     array    |
|C5_dbias_we0           | out |    1|  ap_memory |      C5_dbias      |     array    |
|C5_dbias_d0            | out |   32|  ap_memory |      C5_dbias      |     array    |
|C5_dbias_q0            |  in |   32|  ap_memory |      C5_dbias      |     array    |
|output_wei_address0    | out |    9|  ap_memory |     output_wei     |     array    |
|output_wei_ce0         | out |    1|  ap_memory |     output_wei     |     array    |
|output_wei_we0         | out |    1|  ap_memory |     output_wei     |     array    |
|output_wei_d0          | out |   32|  ap_memory |     output_wei     |     array    |
|output_wei_q0          |  in |   32|  ap_memory |     output_wei     |     array    |
|output_dwei_address0   | out |    9|  ap_memory |     output_dwei    |     array    |
|output_dwei_ce0        | out |    1|  ap_memory |     output_dwei    |     array    |
|output_dwei_we0        | out |    1|  ap_memory |     output_dwei    |     array    |
|output_dwei_d0         | out |   32|  ap_memory |     output_dwei    |     array    |
|output_dwei_q0         |  in |   32|  ap_memory |     output_dwei    |     array    |
|output_bias_address0   | out |    4|  ap_memory |     output_bias    |     array    |
|output_bias_ce0        | out |    1|  ap_memory |     output_bias    |     array    |
|output_bias_we0        | out |    1|  ap_memory |     output_bias    |     array    |
|output_bias_d0         | out |   32|  ap_memory |     output_bias    |     array    |
|output_bias_q0         |  in |   32|  ap_memory |     output_bias    |     array    |
|output_dbias_address0  | out |    4|  ap_memory |    output_dbias    |     array    |
|output_dbias_ce0       | out |    1|  ap_memory |    output_dbias    |     array    |
|output_dbias_we0       | out |    1|  ap_memory |    output_dbias    |     array    |
|output_dbias_d0        | out |   32|  ap_memory |    output_dbias    |     array    |
|output_dbias_q0        |  in |   32|  ap_memory |    output_dbias    |     array    |
+-----------------------+-----+-----+------------+--------------------+--------------+

