// Seed: 1815225138
module module_0;
  tri0 id_2;
  id_3(
      id_2, id_4, id_5, 1'd0, id_4, id_1, id_2, id_5, id_2 | !-1, id_5
  );
  initial id_1 = (1);
  assign id_4 = -1'h0 - 1;
  assign id_2 = id_5;
  wire id_6, id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri  id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wor  id_3,
    input tri1 id_4,
    input tri0 id_5
);
  initial @(1);
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
