$date
	Sat Sep 05 15:13:49 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 4 # d [3:0] $end
$var reg 1 $ reset $end
$var reg 1 % set $end
$scope module F0 $end
$var wire 1 " clk $end
$var wire 4 & d [3:0] $end
$var wire 1 $ reset $end
$var wire 1 % set $end
$var reg 4 ' q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#10
$dumpvars
b1 '
b1 &
0%
0$
b1 #
1"
b1 !
$end
#12
b10 #
b10 &
0"
#14
b10 !
b10 '
1"
#16
0"
b1000 #
b1000 &
#18
b1000 !
b1000 '
1"
#20
0"
#22
1"
#24
0"
#26
1"
#28
0"
#30
1"
#32
0"
#34
1"
#36
0"
#38
1"
#40
0"
#42
1"
#44
0"
#46
1"
#48
0"
#50
1"
#52
0"
#54
1"
#56
0"
#58
1"
#60
0"
#62
1"
#64
0"
#66
1"
