# μ„λ² λ””λ“ & ν•λ“μ›¨μ–΄ μ‹μ¤ν… ν¬νΈν΄λ¦¬μ¤
> Embedded Software, Digital Design, FPGA Implementation, System Programming

μ΄ μ €μ¥μ†λ” μ„λ² λ””λ“ μ‹μ¤ν…, λ””μ§€ν„Έ μ„¤κ³„, FPGA κ°€μ†, μ‹μ¤ν… μ†ν”„νΈμ›¨μ–΄ λ¶„μ•Όμ ν”„λ΅μ νΈλ¥Ό μ—°λ€μμΌλ΅(`01`~`15`) μ •λ¦¬ν• ν¬νΈν΄λ¦¬μ¤μ…λ‹λ‹¤.

## π“ ν”„λ΅μ νΈ λ©λ΅

|   #    | ν”„λ΅μ νΈλ… (Project Name)                                                                   | κΈ°κ°„ (Period) | κΈ°μ  μ¤νƒ (Tech Stack)      |
| :----: | ------------------------------------------------------------------------------------------- | ------------- | --------------------------- |
| **15** | [**AXI2APB Bridge Design (μΈν„΄μ‹­)**](./15_Intership_AXI)                                    | 2026.01       | `SystemVerilog` `AMBA`      |
| **14** | [**ν•λ‚¨κ³Όν•™μƒ (AGV μ£Όμ°¨ μ‹μ¤ν…)**](./14_ν•λ‚¨κ³Όν•™μƒ) **(π† λ™μƒ)**                            | 2025          | `Embedded` `Simulation` `C` |
| **13** | [**λ””μ§€ν„Έ μ‹μ¤ν… μ„¤κ³„ (FIR Filter)**](./13_λ””μ§€ν„Έμ‹μ¤ν…μ„¤κ³„FIR)                             | 2025.11       | `Verilog` `DSP`             |
| **12** | [**FPGA Video Filtering (Ultra96-V2)**](./12_FPGA_Video_filtering)                          | 2025.09~11    | `Zynq` `FPGA`               |
| **11** | [**PCB μ„¤κ³„ λ° PSpice μ‹¤μµ**](./11_PCBκµμ΅)                                                 | 2025.07       | `OrCAD` `PSpice`            |
| **10** | [**λ§μ΄ν¬λ΅ν”„λ΅μ„Έμ„ μ‘μ© (ARM μ΄λ―Έμ§€ λ³€ν™)**](./10_λ§μ΄ν¬λ΅ν”„λ΅μ„Έμ„μ‘μ©)                    | 2025.04~06    | `ARM` `Assembly`            |
| **09** | [**μ΄μμ²΄μ  (xv6 μ»¤λ„ κµ¬ν„)**](./09_μ΄μμ²΄μ xv6κ³Όμ )                                        | 2025.03~06    | `C` `Kernel`                |
| **08** | [**μ‹μ¤ν… ν”„λ΅κ·Έλλ° (SIC/XE)**](./08_μ‹μ¤ν…ν”„λ΅κ·Έλλ°)                                     | 2025.03~06    | `Java` `Assembler`          |
| **07** | [**AIX 2025 λ”¥λ¬λ‹ ν•λ“μ›¨μ–΄ κ²½μ§„λ€ν**](./07_AIX2025_λ”¥λ¬λ‹ν•λ“μ›¨μ–΄κ²½μ§„λ€ν) **(π† μ¥λ ¤μƒ)** | 2025.02~06    | `Verilog` `AI Accelerator`  |
| **06** | [**μ„λ² λ””λ“ μ†ν”„νΈμ›¨μ–΄ (STM32/AVR)**](./06_EmebeddedSW)                                     | 2024.12~01    | `C` `STM32`                 |
| **05** | [**APB-AES Design (μΈν„΄μ‹­)**](./05_Intership_AES)                                           | 2024.12~01    | `Verilog` `Crypto`          |
| **04** | [**λ°λ„μ²΄ λ””μ¤ν”λ μ΄ κ³µμ • ν”„λ΅μ νΈ**](./04_λ°λ„μ²΄λ””μ¤ν”λ μ΄κ³µμ •ν”„λ΅μ νΈ)                    | 2024.11~12    | `Process` `LDO`             |
| **03** | [**STM32 λ―Έλ‹ μ—λ¦¬λ² μ΄ν„°**](./03_STM32_MiniElevator)                                        | 2024          | `C` `Motor Control`         |
| **02** | [**Full-Custom IC μ„¤κ³„**](./02_FullCustomIC)                                                | 2024.07~08    | `Cadence` `Virtuoso`        |
| **01** | [**μΊ΅μ¤ν†¤ λ””μμΈ κ²½μ§„λ€ν (IoT μ¶μ…μ μ–΄)**](./01_μΊ΅μ¤ν†¤λ””μμΈκ²½μ§„λ€ν) **(π† μ¥λ ¤μƒ)**       | 2021          | `Python` `RPi`              |
