vendor_name = ModelSim
source_file = 1, C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw7/FSM/top_mealy.vhd
source_file = 1, Waveform.vwf
source_file = 1, C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw7/FSM/top_mealy_tb.vhdl
source_file = 1, C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw7/FSM/tb2.vht
source_file = 1, C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw7/FSM/top_moore.vhd
source_file = 1, C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw7/FSM/top_moore_tb.vhdl
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw7/FSM/db/FSM.cbx.xml
design_name = top_mealy
instance = comp, \LOST~output\, LOST~output, top_mealy, 1
instance = comp, \A_in[0]~input\, A_in[0]~input, top_mealy, 1
instance = comp, \CLK~input\, CLK~input, top_mealy, 1
instance = comp, \CLK~inputCLKENA0\, CLK~inputCLKENA0, top_mealy, 1
instance = comp, \present.S1~0\, present.S1~0, top_mealy, 1
instance = comp, \RESET~input\, RESET~input, top_mealy, 1
instance = comp, \present.S1\, present.S1, top_mealy, 1
instance = comp, \present.S2\, present.S2, top_mealy, 1
instance = comp, \Selector0~0\, Selector0~0, top_mealy, 1
instance = comp, \A_in[1]~input\, A_in[1]~input, top_mealy, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, top_mealy, 1
