# Hi there, I'm Kavya Sudha!

 Aspiring Physical Design Engineer | RTL to GDSII Flow | VLSI Enthusiast

---

##  About Me

-  Passionate about Physical Design and VLSI backend flow
-  Familiar with RTL to GDSII: Synthesis, Floorplan, Placement, CTS, Routing, and Sign-off
-  Working on STA, timing closure, and PPA optimization
-  Exploring clock tree synthesis, power planning, and IR drop analysis
-  Learning open-source tools like **OpenROAD**, **QFlow**, and commercial tools like **Innovus**, **Design Compiler**, **PrimeTime**

---

##  Projects

-  **Power Stripe Generator** â€“ Tcl script to automate power stripe creation in floorplanning
-  **CTS Flow Automation** â€“ Scripted approach to clock tree building with customizable skew targets
-  **STA Timing Analyzer** â€“ Parses path delays and helps in timing violation identification
- **Std Cell Design** â€“ Inverter, NAND, NOR layouts using Magic with Sky130

> [View my repositories here](https://github.com/kavyasudha1202)

---

## Skills

-  Languages: Tcl, Python, Verilog
-  Tools: Innovus, Design Compiler, PrimeTime, OpenSTA, OpenROAD, Magic
-  Knowledge Areas: Setup/Hold, Skew, Congestion, DRC/LVS, IR Drop, Power Planning

---

##  Let's Connect

- ğŸ”— [LinkedIn](https://www.linkedin.com/in/sunkara-kavya-sudha-635757264)
- âœ‰ï¸ Email: kavyasudha1202@gmail.com

---
> â€œTurning transistor-level dreams into chip-level reality.â€ 
