#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x6426d7916db0 .scope module, "tb" "tb" 2 2;
 .timescale -9 -12;
v0x6426d7960870_0 .var "clk", 0 0;
v0x6426d7960980_0 .net "halted", 0 0, v0x6426d795ed90_0;  1 drivers
v0x6426d7960a40_0 .net "mem_addr", 15 0, v0x6426d795f060_0;  1 drivers
v0x6426d7960b30_0 .net "mem_rdata", 15 0, v0x6426d7960570_0;  1 drivers
v0x6426d7960c20_0 .net "mem_wdata", 15 0, v0x6426d795f220_0;  1 drivers
v0x6426d7960d60_0 .net "mem_we", 0 0, v0x6426d795f300_0;  1 drivers
v0x6426d7960e50_0 .var "rst", 0 0;
S_0x6426d790b5d0 .scope module, "DUT" "cpu" 2 12, 3 2 0, S_0x6426d7916db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "halted";
    .port_info 3 /OUTPUT 16 "mem_addr";
    .port_info 4 /INPUT 16 "mem_rdata";
    .port_info 5 /OUTPUT 16 "mem_wdata";
    .port_info 6 /OUTPUT 1 "mem_we";
v0x6426d795eb10_0 .var "alu_out", 15 0;
v0x6426d795ec10_0 .net "base4", 3 0, L_0x6426d79613d0;  1 drivers
v0x6426d795ecf0_0 .net "clk", 0 0, v0x6426d7960870_0;  1 drivers
v0x6426d795ed90_0 .var "halted", 0 0;
v0x6426d795ee50_0 .net "imm8", 7 0, L_0x6426d79611f0;  1 drivers
v0x6426d795ef80_0 .var "inst", 15 0;
v0x6426d795f060_0 .var "mem_addr", 15 0;
v0x6426d795f140_0 .net "mem_rdata", 15 0, v0x6426d7960570_0;  alias, 1 drivers
v0x6426d795f220_0 .var "mem_wdata", 15 0;
v0x6426d795f300_0 .var "mem_we", 0 0;
v0x6426d795f3c0_0 .net "off4", 3 0, L_0x6426d79612c0;  1 drivers
v0x6426d795f4a0_0 .net "opcode", 3 0, L_0x6426d7960ef0;  1 drivers
v0x6426d795f580_0 .var "pc", 15 0;
v0x6426d795f660_0 .net "rd", 3 0, L_0x6426d7960f90;  1 drivers
v0x6426d795f740 .array "regfile", 15 0, 15 0;
v0x6426d795f800_0 .net "rs", 3 0, L_0x6426d7961080;  1 drivers
v0x6426d795f8e0_0 .net "rs_br", 3 0, L_0x6426d7961470;  1 drivers
v0x6426d795f9c0_0 .net "rst", 0 0, v0x6426d7960e50_0;  1 drivers
v0x6426d795fa80_0 .net "rt", 3 0, L_0x6426d7961120;  1 drivers
v0x6426d795fb60_0 .net "rt_br", 3 0, L_0x6426d7961590;  1 drivers
E_0x6426d7924f10 .event posedge, v0x6426d795ecf0_0;
L_0x6426d7960ef0 .part v0x6426d795ef80_0, 12, 4;
L_0x6426d7960f90 .part v0x6426d795ef80_0, 8, 4;
L_0x6426d7961080 .part v0x6426d795ef80_0, 4, 4;
L_0x6426d7961120 .part v0x6426d795ef80_0, 0, 4;
L_0x6426d79611f0 .part v0x6426d795ef80_0, 0, 8;
L_0x6426d79612c0 .part v0x6426d795ef80_0, 0, 4;
L_0x6426d79613d0 .part v0x6426d795ef80_0, 4, 4;
L_0x6426d7961470 .part v0x6426d795ef80_0, 8, 4;
L_0x6426d7961590 .part v0x6426d795ef80_0, 4, 4;
S_0x6426d7935930 .scope function.vec4.s16, "sign_ext4" "sign_ext4" 3 30, 3 30 0, S_0x6426d790b5d0;
 .timescale -9 -12;
; Variable sign_ext4 is vec4 return value of scope S_0x6426d7935930
v0x6426d795e670_0 .var "x", 3 0;
TD_tb.DUT.sign_ext4 ;
    %load/vec4 v0x6426d795e670_0;
    %parti/s 1, 3, 3;
    %replicate 12;
    %load/vec4 v0x6426d795e670_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 16;  Assign to sign_ext4 (store_vec4_to_lval)
    %end;
S_0x6426d795e750 .scope function.vec4.s16, "sign_ext8" "sign_ext8" 3 36, 3 36 0, S_0x6426d790b5d0;
 .timescale -9 -12;
; Variable sign_ext8 is vec4 return value of scope S_0x6426d795e750
v0x6426d795ea30_0 .var "x", 7 0;
TD_tb.DUT.sign_ext8 ;
    %load/vec4 v0x6426d795ea30_0;
    %parti/s 1, 7, 4;
    %replicate 8;
    %load/vec4 v0x6426d795ea30_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 16;  Assign to sign_ext8 (store_vec4_to_lval)
    %end;
S_0x6426d795fd20 .scope module, "MEM" "mem" 2 23, 4 3 0, S_0x6426d7916db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "addr";
    .port_info 2 /INPUT 16 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /OUTPUT 16 "rdata";
v0x6426d7960350_0 .net "addr", 15 0, v0x6426d795f060_0;  alias, 1 drivers
v0x6426d7960430_0 .net "clk", 0 0, v0x6426d7960870_0;  alias, 1 drivers
v0x6426d79604d0 .array "mem_array", 255 0, 15 0;
v0x6426d7960570_0 .var "rdata", 15 0;
v0x6426d7960640_0 .net "wdata", 15 0, v0x6426d795f220_0;  alias, 1 drivers
v0x6426d7960730_0 .net "we", 0 0, v0x6426d795f300_0;  alias, 1 drivers
S_0x6426d795fed0 .scope task, "dump_mem" "dump_mem" 4 25, 4 25 0, S_0x6426d795fd20;
 .timescale -9 -12;
v0x6426d79600b0_0 .var/i "finish", 31 0;
v0x6426d79601b0_0 .var/i "i", 31 0;
v0x6426d7960290_0 .var/i "start", 31 0;
TD_tb.MEM.dump_mem ;
    %load/vec4 v0x6426d7960290_0;
    %store/vec4 v0x6426d79601b0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x6426d79601b0_0;
    %load/vec4 v0x6426d79600b0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %vpi_call 4 30 "$display", "MEM[%0d] = %0h", v0x6426d79601b0_0, &A<v0x6426d79604d0, v0x6426d79601b0_0 > {0 0 0};
    %load/vec4 v0x6426d79601b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6426d79601b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x6426d790b5d0;
T_3 ;
    %wait E_0x6426d7924f10;
    %load/vec4 v0x6426d795f9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6426d795f580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6426d795ed90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6426d795f300_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6426d795f060_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6426d795f220_0, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6426d795ed90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x6426d795f580_0;
    %assign/vec4 v0x6426d795f060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6426d795f300_0, 0;
    %load/vec4 v0x6426d795f140_0;
    %assign/vec4 v0x6426d795ef80_0, 0;
    %load/vec4 v0x6426d795f4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %load/vec4 v0x6426d795f580_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6426d795f580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6426d795f300_0, 0;
    %jmp T_3.19;
T_3.4 ;
    %load/vec4 v0x6426d795f800_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6426d795f740, 4;
    %load/vec4 v0x6426d795fa80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6426d795f740, 4;
    %add;
    %store/vec4 v0x6426d795eb10_0, 0, 16;
    %load/vec4 v0x6426d795eb10_0;
    %load/vec4 v0x6426d795f660_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %load/vec4 v0x6426d795f580_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6426d795f580_0, 0;
    %jmp T_3.19;
T_3.5 ;
    %load/vec4 v0x6426d795f800_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6426d795f740, 4;
    %load/vec4 v0x6426d795fa80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6426d795f740, 4;
    %sub;
    %store/vec4 v0x6426d795eb10_0, 0, 16;
    %load/vec4 v0x6426d795eb10_0;
    %load/vec4 v0x6426d795f660_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %load/vec4 v0x6426d795f580_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6426d795f580_0, 0;
    %jmp T_3.19;
T_3.6 ;
    %load/vec4 v0x6426d795f800_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6426d795f740, 4;
    %load/vec4 v0x6426d795fa80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6426d795f740, 4;
    %and;
    %load/vec4 v0x6426d795f660_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %load/vec4 v0x6426d795f580_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6426d795f580_0, 0;
    %jmp T_3.19;
T_3.7 ;
    %load/vec4 v0x6426d795f800_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6426d795f740, 4;
    %load/vec4 v0x6426d795fa80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6426d795f740, 4;
    %or;
    %load/vec4 v0x6426d795f660_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %load/vec4 v0x6426d795f580_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6426d795f580_0, 0;
    %jmp T_3.19;
T_3.8 ;
    %load/vec4 v0x6426d795f800_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6426d795f740, 4;
    %load/vec4 v0x6426d795fa80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6426d795f740, 4;
    %xor;
    %load/vec4 v0x6426d795f660_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %load/vec4 v0x6426d795f580_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6426d795f580_0, 0;
    %jmp T_3.19;
T_3.9 ;
    %load/vec4 v0x6426d795f800_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6426d795f740, 4;
    %load/vec4 v0x6426d795fa80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6426d795f740, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.20, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_3.21, 8;
T_3.20 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_3.21, 8;
 ; End of false expr.
    %blend;
T_3.21;
    %load/vec4 v0x6426d795f660_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %load/vec4 v0x6426d795f580_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6426d795f580_0, 0;
    %jmp T_3.19;
T_3.10 ;
    %load/vec4 v0x6426d795f660_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6426d795f740, 4;
    %load/vec4 v0x6426d795ee50_0;
    %store/vec4 v0x6426d795ea30_0, 0, 8;
    %callf/vec4 TD_tb.DUT.sign_ext8, S_0x6426d795e750;
    %add;
    %load/vec4 v0x6426d795f660_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %load/vec4 v0x6426d795f580_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6426d795f580_0, 0;
    %jmp T_3.19;
T_3.11 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x6426d795ee50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6426d795f660_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %load/vec4 v0x6426d795f580_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6426d795f580_0, 0;
    %jmp T_3.19;
T_3.12 ;
    %load/vec4 v0x6426d795ec10_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6426d795f740, 4;
    %load/vec4 v0x6426d795f3c0_0;
    %store/vec4 v0x6426d795e670_0, 0, 4;
    %callf/vec4 TD_tb.DUT.sign_ext4, S_0x6426d7935930;
    %add;
    %assign/vec4 v0x6426d795f060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6426d795f300_0, 0;
    %load/vec4 v0x6426d795f140_0;
    %load/vec4 v0x6426d795f660_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d795f740, 0, 4;
    %load/vec4 v0x6426d795f580_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6426d795f580_0, 0;
    %jmp T_3.19;
T_3.13 ;
    %load/vec4 v0x6426d795ec10_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6426d795f740, 4;
    %load/vec4 v0x6426d795f3c0_0;
    %store/vec4 v0x6426d795e670_0, 0, 4;
    %callf/vec4 TD_tb.DUT.sign_ext4, S_0x6426d7935930;
    %add;
    %assign/vec4 v0x6426d795f060_0, 0;
    %load/vec4 v0x6426d795f660_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6426d795f740, 4;
    %assign/vec4 v0x6426d795f220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6426d795f300_0, 0;
    %load/vec4 v0x6426d795f580_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6426d795f580_0, 0;
    %jmp T_3.19;
T_3.14 ;
    %load/vec4 v0x6426d795f8e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6426d795f740, 4;
    %load/vec4 v0x6426d795fb60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6426d795f740, 4;
    %cmp/e;
    %jmp/0xz  T_3.22, 4;
    %load/vec4 v0x6426d795f580_0;
    %load/vec4 v0x6426d795f3c0_0;
    %store/vec4 v0x6426d795e670_0, 0, 4;
    %callf/vec4 TD_tb.DUT.sign_ext4, S_0x6426d7935930;
    %add;
    %assign/vec4 v0x6426d795f580_0, 0;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x6426d795f580_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6426d795f580_0, 0;
T_3.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6426d795f300_0, 0;
    %jmp T_3.19;
T_3.15 ;
    %load/vec4 v0x6426d795f8e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6426d795f740, 4;
    %load/vec4 v0x6426d795fb60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6426d795f740, 4;
    %cmp/ne;
    %jmp/0xz  T_3.24, 4;
    %load/vec4 v0x6426d795f580_0;
    %load/vec4 v0x6426d795f3c0_0;
    %store/vec4 v0x6426d795e670_0, 0, 4;
    %callf/vec4 TD_tb.DUT.sign_ext4, S_0x6426d7935930;
    %add;
    %assign/vec4 v0x6426d795f580_0, 0;
    %jmp T_3.25;
T_3.24 ;
    %load/vec4 v0x6426d795f580_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6426d795f580_0, 0;
T_3.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6426d795f300_0, 0;
    %jmp T_3.19;
T_3.16 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x6426d795ee50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6426d795f580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6426d795f300_0, 0;
    %jmp T_3.19;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6426d795ed90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6426d795f300_0, 0;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x6426d795fd20;
T_4 ;
    %vpi_call 4 14 "$readmemh", "mem_init.hex", v0x6426d79604d0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x6426d795fd20;
T_5 ;
    %wait E_0x6426d7924f10;
    %load/vec4 v0x6426d7960730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x6426d7960640_0;
    %ix/getv 3, v0x6426d7960350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6426d79604d0, 0, 4;
T_5.0 ;
    %ix/getv 4, v0x6426d7960350_0;
    %load/vec4a v0x6426d79604d0, 4;
    %assign/vec4 v0x6426d7960570_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x6426d7916db0;
T_6 ;
    %vpi_call 2 32 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6426d7916db0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6426d7960870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6426d7960e50_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6426d7960e50_0, 0, 1;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %load/vec4 v0x6426d7960980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %vpi_call 2 43 "$display", "CPU halted at time %0t", $time {0 0 0};
    %vpi_call 2 45 "$display", "Register file dump:" {0 0 0};
    %vpi_call 2 46 "$display", "R0=%h R1=%h R2=%h R3=%h", &A<v0x6426d795f740, 0>, &A<v0x6426d795f740, 1>, &A<v0x6426d795f740, 2>, &A<v0x6426d795f740, 3> {0 0 0};
    %vpi_call 2 47 "$display", "R4=%h R5=%h R6=%h R7=%h", &A<v0x6426d795f740, 4>, &A<v0x6426d795f740, 5>, &A<v0x6426d795f740, 6>, &A<v0x6426d795f740, 7> {0 0 0};
    %vpi_call 2 48 "$display", "R8=%h R9=%h R10=%h R11=%h", &A<v0x6426d795f740, 8>, &A<v0x6426d795f740, 9>, &A<v0x6426d795f740, 10>, &A<v0x6426d795f740, 11> {0 0 0};
    %vpi_call 2 49 "$display", "R12=%h R13=%h R14=%h R15=%h", &A<v0x6426d795f740, 12>, &A<v0x6426d795f740, 13>, &A<v0x6426d795f740, 14>, &A<v0x6426d795f740, 15> {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
T_6.2 ;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call 2 54 "$display", "Timeout - finishing" {0 0 0};
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x6426d7916db0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x6426d7960870_0;
    %inv;
    %store/vec4 v0x6426d7960870_0, 0, 1;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb.v";
    "cpu.v";
    "mem.v";
