INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.ip_user_files/bd/design_1/ipshared/360f/hdl/GPIO_Control_slave_lite_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO_Control_slave_lite_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.ip_user_files/bd/design_1/ipshared/360f/hdl/GPIO_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.ip_user_files/bd/design_1/ip/design_1_GPIO_Control_0_0/sim/design_1_GPIO_Control_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_GPIO_Control_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps7_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_UYSKKA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
