
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.48+5 (git sha1 4581f75b0, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

-- Running command `read_verilog CPU_synthesized.v; stat' --

1. Executing Verilog-2005 frontend: CPU_synthesized.v
Parsing Verilog input from `CPU_synthesized.v' to AST representation.
Generating RTLIL representation for module `\CPU_16bit'.
Successfully finished Verilog frontend.

2. Printing statistics.

=== CPU_16bit ===

   Number of wires:                543
   Number of wire bits:           1868
   Number of public wires:         416
   Number of public wire bits:    1265
   Number of ports:                  6
   Number of port bits:             36
   Number of memories:               4
   Number of memory bits:          256
   Number of processes:             30
   Number of cells:                561
     $logic_not                     19
     $meminit_v2                    32
     $memrd                          4
     $print                          2
     sky130_fd_sc_hd__a21boi_0       1
     sky130_fd_sc_hd__a21oi_1       47
     sky130_fd_sc_hd__a221oi_1      22
     sky130_fd_sc_hd__a22o_1        16
     sky130_fd_sc_hd__a22oi_1       34
     sky130_fd_sc_hd__and2_0         2
     sky130_fd_sc_hd__and3_1         2
     sky130_fd_sc_hd__and3b_1        4
     sky130_fd_sc_hd__and4_1         1
     sky130_fd_sc_hd__and4b_1        5
     sky130_fd_sc_hd__clkinv_1      22
     sky130_fd_sc_hd__dfxtp_1        2
     sky130_fd_sc_hd__edfxtp_1     169
     sky130_fd_sc_hd__lpflow_inputiso1p_1     12
     sky130_fd_sc_hd__lpflow_isobufsrc_1      1
     sky130_fd_sc_hd__maj3_1        11
     sky130_fd_sc_hd__nand2_1       17
     sky130_fd_sc_hd__nand2b_1       5
     sky130_fd_sc_hd__nand3_1        7
     sky130_fd_sc_hd__nand4_1       16
     sky130_fd_sc_hd__nor2_1         7
     sky130_fd_sc_hd__nor2b_1        1
     sky130_fd_sc_hd__nor3_1         1
     sky130_fd_sc_hd__nor3b_1        4
     sky130_fd_sc_hd__nor4b_1        7
     sky130_fd_sc_hd__nor4bb_1       4
     sky130_fd_sc_hd__o211ai_1       8
     sky130_fd_sc_hd__o21ai_0       11
     sky130_fd_sc_hd__o21ba_1        1
     sky130_fd_sc_hd__o21bai_1       1
     sky130_fd_sc_hd__o31a_1         1
     sky130_fd_sc_hd__or3_1          1
     sky130_fd_sc_hd__or3b_1         1
     sky130_fd_sc_hd__xnor2_1       20
     sky130_fd_sc_hd__xnor3_1        1
     sky130_fd_sc_hd__xor2_1        39

End of script. Logfile hash: 6ea7090567, CPU: user 0.02s system 0.01s, MEM: 22.66 MB peak
Yosys 0.48+5 (git sha1 4581f75b0, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
Time spent: 99% 2x read_verilog (0 sec), 0% 1x stat (0 sec)
