;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 100
	SUB @127, 100
	SUB @221, 105
	JMP 0, #2
	SUB #52, @290
	SLT #12, @400
	SUB #72, @290
	SUB @121, 103
	SUB #72, @290
	SUB @121, 103
	MOV @121, 103
	MOV @121, 103
	SLT -1, <-20
	SPL -1, @-20
	SPL 1, @-20
	SPL 1, @-20
	JMP 0, #2
	SUB @127, 100
	MOV @121, 103
	MOV @121, 103
	SPL -1, @-20
	JMN @12, #200
	SUB @121, 103
	MOV @121, 103
	SUB #12, @10
	CMP -1, <-20
	SUB #62, @51
	SLT 121, 45
	SPL -1, @-20
	SUB @121, 103
	SUB @121, 103
	JMN <121, 103
	SUB #12, @10
	SUB #12, @10
	SPL 1, @-20
	SPL 0, <-2
	SPL 0, <-2
	SUB @121, 103
	SUB @127, 100
	MOV -1, <-20
	JMN @12, #200
	MOV -7, <-20
	MOV -1, <-20
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #72, @290
	SUB @121, 103
	JMN 210, 35
	SUB #72, @290
	ADD 210, 60
