<profile>

<section name = "Vitis HLS Report for 'xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s'" level="0">
<item name = "Date">Wed Sep  4 19:39:29 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">isppipeline.prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.30 ns, 2.587 ns, 0.89 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2075532, 2075532, 6.849 ms, 6.849 ms, 2075532, 2075532, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1_fu_54">xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1, 1922, 1922, 6.343 us, 6.343 us, 1922, 1922, no</column>
<column name="grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_62">xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL, 2073605, 2073605, 6.843 ms, 6.843 ms, 2073605, 2073605, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 21, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 709, 995, -</column>
<column name="Memory">3, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 259, -</column>
<column name="Register">-, -, 43, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_62">xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL, 0, 0, 696, 939, 0</column>
<column name="grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1_fu_54">xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1, 0, 0, 13, 56, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_11ns_12ns_22_4_1_U407">mul_mul_11ns_12ns_22_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="offset_buffer_V_U">xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s_offset_buffer_V_RAM_AUTO_dEe, 1, 0, 0, 0, 1920, 9, 1, 17280</column>
<column name="offset_buffer_V_1_U">xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s_offset_buffer_V_RAM_AUTO_dEe, 1, 0, 0, 0, 1920, 9, 1, 17280</column>
<column name="offset_buffer_V_2_U">xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s_offset_buffer_V_RAM_AUTO_dEe, 1, 0, 0, 0, 1920, 9, 1, 17280</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln165_fu_79_p2">+, 0, 0, 19, 12, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="aecin_data245_write">9, 2, 1, 2</column>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="lsc_out_data243_read">9, 2, 1, 2</column>
<column name="offset_buffer_V_1_address0">14, 3, 11, 33</column>
<column name="offset_buffer_V_1_ce0">14, 3, 1, 3</column>
<column name="offset_buffer_V_1_ce1">9, 2, 1, 2</column>
<column name="offset_buffer_V_1_d0">14, 3, 9, 27</column>
<column name="offset_buffer_V_1_we0">14, 3, 1, 3</column>
<column name="offset_buffer_V_2_address0">14, 3, 11, 33</column>
<column name="offset_buffer_V_2_ce0">14, 3, 1, 3</column>
<column name="offset_buffer_V_2_ce1">9, 2, 1, 2</column>
<column name="offset_buffer_V_2_d0">14, 3, 9, 27</column>
<column name="offset_buffer_V_2_we0">14, 3, 1, 3</column>
<column name="offset_buffer_V_address0">14, 3, 11, 33</column>
<column name="offset_buffer_V_ce0">14, 3, 1, 3</column>
<column name="offset_buffer_V_ce1">9, 2, 1, 2</column>
<column name="offset_buffer_V_d0">14, 3, 9, 27</column>
<column name="offset_buffer_V_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln165_reg_107">12, 0, 12, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_62_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1_fu_54_ap_start_reg">1, 0, 1, 0</column>
<column name="mul_ln165_reg_122">22, 0, 22, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, xf_QuatizationDithering&lt;17, 9, 1080, 1920, 256, 1024, 1&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, xf_QuatizationDithering&lt;17, 9, 1080, 1920, 256, 1024, 1&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, xf_QuatizationDithering&lt;17, 9, 1080, 1920, 256, 1024, 1&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, xf_QuatizationDithering&lt;17, 9, 1080, 1920, 256, 1024, 1&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, xf_QuatizationDithering&lt;17, 9, 1080, 1920, 256, 1024, 1&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, xf_QuatizationDithering&lt;17, 9, 1080, 1920, 256, 1024, 1&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, xf_QuatizationDithering&lt;17, 9, 1080, 1920, 256, 1024, 1&gt;, return value</column>
<column name="p_read">in, 11, ap_none, p_read, scalar</column>
<column name="p_read1">in, 11, ap_none, p_read1, scalar</column>
<column name="lsc_out_data243_dout">in, 30, ap_fifo, lsc_out_data243, pointer</column>
<column name="lsc_out_data243_num_data_valid">in, 2, ap_fifo, lsc_out_data243, pointer</column>
<column name="lsc_out_data243_fifo_cap">in, 2, ap_fifo, lsc_out_data243, pointer</column>
<column name="lsc_out_data243_empty_n">in, 1, ap_fifo, lsc_out_data243, pointer</column>
<column name="lsc_out_data243_read">out, 1, ap_fifo, lsc_out_data243, pointer</column>
<column name="aecin_data245_din">out, 24, ap_fifo, aecin_data245, pointer</column>
<column name="aecin_data245_num_data_valid">in, 2, ap_fifo, aecin_data245, pointer</column>
<column name="aecin_data245_fifo_cap">in, 2, ap_fifo, aecin_data245, pointer</column>
<column name="aecin_data245_full_n">in, 1, ap_fifo, aecin_data245, pointer</column>
<column name="aecin_data245_write">out, 1, ap_fifo, aecin_data245, pointer</column>
</table>
</item>
</section>
</profile>
