v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 44700 45900 1 0 0 vsin-1.sym
{
T 45400 46550 5 10 1 1 0 0 1
refdes=Vin
T 45400 46750 5 10 0 0 0 0 1
device=vsin
T 45400 46950 5 10 0 0 0 0 1
footprint=none
T 45400 46350 5 10 1 1 0 0 1
value=sin 0 1 1k
}
C 50000 44300 1 180 0 vdc-1.sym
{
T 49300 43650 5 10 1 1 180 0 1
refdes=Vcc
T 49300 43450 5 10 0 0 180 0 1
device=VOLTAGE_SOURCE
T 49300 43250 5 10 0 0 180 0 1
footprint=none
T 49300 43850 5 10 1 1 180 0 1
value=DC 15V
}
C 44900 44100 1 0 0 gnd-1.sym
C 48100 45700 1 180 0 resistor-1.sym
{
T 47800 45300 5 10 0 0 180 0 1
device=RESISTOR
T 47900 45400 5 10 1 1 180 0 1
refdes=Rf
T 47900 45800 5 10 1 0 90 0 1
value=330
T 48100 45700 5 10 0 0 90 0 1
model=RES
}
C 46500 44700 1 90 0 resistor-1.sym
{
T 46100 45000 5 10 0 0 90 0 1
device=RESISTOR
T 46200 44900 5 10 1 1 90 0 1
refdes=Rg
T 46700 45000 5 10 1 0 0 0 1
value=39
T 46500 44700 5 10 0 0 0 0 1
model=RES
}
C 50000 46000 1 180 0 vdc-1.sym
{
T 49300 45350 5 10 1 1 180 0 1
refdes=Vss
T 49300 45150 5 10 0 0 180 0 1
device=VOLTAGE_SOURCE
T 49300 44950 5 10 0 0 180 0 1
footprint=none
T 49300 45550 5 10 1 1 180 0 1
value=DC 15V
}
C 46400 46500 1 0 0 aop-spice-1.sym
{
T 47450 46650 5 8 0 0 0 0 1
device=AOP-Standard
T 47100 47300 5 10 1 1 0 0 1
refdes=XOA1
T 46400 46500 5 10 0 0 0 0 1
value=OP07
T 46400 46500 5 10 0 0 0 0 1
model-name=OP07
T 46400 46500 5 10 0 0 0 0 1
file=OP07.cir
}
N 45000 47100 46400 47100 4
{
T 44900 47300 5 10 1 0 0 0 1
netname=in
}
N 46400 46700 46400 45600 4
N 46400 45600 47200 45600 4
N 46400 44700 45000 44700 4
N 45000 44400 45000 45900 4
N 48100 45600 48100 46900 4
N 47400 46900 48100 46900 4
{
T 47400 47000 5 10 1 0 0 0 1
netname=out
}
N 49700 44300 49700 44800 4
N 46400 44700 46400 44600 4
N 46400 44600 49700 44600 4
N 49700 46000 49700 48200 4
N 49700 48200 46900 48200 4
N 46900 48200 46900 47300 4
N 49700 43100 46900 43100 4
N 46900 43100 46900 46500 4
