
---------- Begin Simulation Statistics ----------
final_tick                               2541685336500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 195708                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748868                       # Number of bytes of host memory used
host_op_rate                                   195706                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.43                       # Real time elapsed on the host
host_tick_rate                              544861336                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193661                       # Number of instructions simulated
sim_ops                                       4193661                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011675                       # Number of seconds simulated
sim_ticks                                 11675491500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             60.517057                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  327856                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               541758                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2631                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             57183                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            859699                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              48122                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          177756                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           129634                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1031809                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       640706                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong       142350                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1825                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          728                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0       112810                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1        17843                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2        14126                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3        31810                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4        18990                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5        13079                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         4159                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         4996                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         1283                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          295                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          184                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          253                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         4127                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         4096                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         2244                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       553482                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         7193                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1        51073                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2        32592                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3        32957                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4        27536                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5        37778                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6        12611                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         8939                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8        12953                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         2457                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          433                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          220                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          279                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect       202579                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         1941                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        10878                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   63081                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        25750                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193661                       # Number of instructions committed
system.cpu.committedOps                       4193661                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.564938                       # CPI: cycles per instruction
system.cpu.discardedOps                        187422                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606260                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1449692                       # DTB hits
system.cpu.dtb.data_misses                       7562                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405130                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       847785                       # DTB read hits
system.cpu.dtb.read_misses                       6752                       # DTB read misses
system.cpu.dtb.write_accesses                  201130                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      601907                       # DTB write hits
system.cpu.dtb.write_misses                       810                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18078                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3387153                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1023452                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           653608                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16668610                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.179697                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  891391                       # ITB accesses
system.cpu.itb.fetch_acv                          704                       # ITB acv
system.cpu.itb.fetch_hits                      884988                       # ITB hits
system.cpu.itb.fetch_misses                      6403                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.46%      9.46% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.87% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4203     69.29%     79.16% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.07% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.77%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6066                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14409                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2425     47.40%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2674     52.27%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5116                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2412     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2412     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4841                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10770514500     92.21%     92.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9031000      0.08%     92.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                18101000      0.15%     92.44% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               882481500      7.56%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11680128000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994639                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902019                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946247                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593197                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744663                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7934637000     67.93%     67.93% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3745491000     32.07%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23337464                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85394      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540076     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838798     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592270     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104795      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193661                       # Class of committed instruction
system.cpu.quiesceCycles                        13519                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6668854                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          431                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       154822                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        311246                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22766458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22766458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22766458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22766458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116751.066667                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116751.066667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116751.066667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116751.066667                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13006489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13006489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13006489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13006489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66699.943590                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66699.943590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66699.943590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66699.943590                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22416961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22416961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116755.005208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116755.005208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12806992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12806992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66703.083333                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66703.083333                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.298432                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539277333000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.298432                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206152                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206152                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             127368                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34843                       # Transaction distribution
system.membus.trans_dist::WritebackClean        85820                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34136                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28977                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28977                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          86410                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40852                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       258578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       258578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 467834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11018752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11018752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6687424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6687857                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17717873                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            156654                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002758                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052441                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156222     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     432      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              156654                       # Request fanout histogram
system.membus.reqLayer0.occupancy              356000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           816165034                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375644000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          458142000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5526272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4468736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9995008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5526272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5526272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           86348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34843                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34843                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         473322429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         382745000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             856067430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    473322429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        473322429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      190994272                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            190994272                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      190994272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        473322429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        382745000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1047061702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     76460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000122448750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7282                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7282                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              404395                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111054                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156172                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     120452                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156172                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   120452                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10356                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2193                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5814                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2005970000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  729080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4740020000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13756.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32506.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103318                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79652                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156172                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               120452                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.435623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.200318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.260623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34247     42.25%     42.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24316     30.00%     72.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9860     12.16%     84.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4533      5.59%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2364      2.92%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1444      1.78%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          908      1.12%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          584      0.72%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2805      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81061                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.022109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.394357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.869611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1317     18.09%     18.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5491     75.41%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           274      3.76%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            92      1.26%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            48      0.66%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.29%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7282                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.235650                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.220043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.745966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6535     89.74%     89.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               87      1.19%     90.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              436      5.99%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              146      2.00%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               71      0.98%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7282                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9332224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  662784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7566592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9995008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7708928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       799.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       648.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    856.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    660.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11675486500                       # Total gap between requests
system.mem_ctrls.avgGap                      42207.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4893440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4438784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7566592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 419120685.411830425262                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 380179626.699227213860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 648074815.522755503654                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        86348                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       120452                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2492602000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2247418000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 286907443500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28866.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32186.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2381923.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314538420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167158365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           558055260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309008340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     921345360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5099878350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        188754720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7558738815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        647.402194                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    439752500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    389740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10845999000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            264329940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            140468130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           483070980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          308141820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     921345360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5041575900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        237851520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7396783650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.530815                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    566704750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    389740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10719046750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1000458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11668291500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1534860                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1534860                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1534860                       # number of overall hits
system.cpu.icache.overall_hits::total         1534860                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        86411                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          86411                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        86411                       # number of overall misses
system.cpu.icache.overall_misses::total         86411                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5320872500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5320872500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5320872500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5320872500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1621271                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1621271                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1621271                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1621271                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.053298                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.053298                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.053298                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.053298                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61576.332874                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61576.332874                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61576.332874                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61576.332874                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        85820                       # number of writebacks
system.cpu.icache.writebacks::total             85820                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        86411                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        86411                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        86411                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        86411                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5234462500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5234462500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5234462500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5234462500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.053298                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.053298                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.053298                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.053298                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60576.344447                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60576.344447                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60576.344447                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60576.344447                       # average overall mshr miss latency
system.cpu.icache.replacements                  85820                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1534860                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1534860                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        86411                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         86411                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5320872500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5320872500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1621271                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1621271                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.053298                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.053298                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61576.332874                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61576.332874                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        86411                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        86411                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5234462500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5234462500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.053298                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.053298                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60576.344447                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60576.344447                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.808619                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1561079                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             85898                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.173636                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.808619                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995720                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995720                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3328952                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3328952                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1310738                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1310738                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1310738                       # number of overall hits
system.cpu.dcache.overall_hits::total         1310738                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105661                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105661                       # number of overall misses
system.cpu.dcache.overall_misses::total        105661                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6779078500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6779078500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6779078500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6779078500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1416399                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1416399                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1416399                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1416399                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074598                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074598                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074598                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074598                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64158.757725                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64158.757725                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64158.757725                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64158.757725                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34667                       # number of writebacks
system.cpu.dcache.writebacks::total             34667                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36702                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36702                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36702                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36702                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68959                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68959                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68959                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68959                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4394772500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4394772500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4394772500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4394772500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048686                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048686                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048686                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048686                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63730.223756                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63730.223756                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63730.223756                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63730.223756                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68800                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       780140                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          780140                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49217                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49217                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3298946000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3298946000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       829357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       829357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059344                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059344                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67028.587683                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67028.587683                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9249                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9249                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39968                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39968                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2671812500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2671812500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048192                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048192                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66848.791533                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66848.791533                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530598                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530598                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56444                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56444                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3480132500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3480132500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096150                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096150                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61656.376231                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61656.376231                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28991                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28991                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722960000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722960000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049385                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049385                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59430.857852                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59430.857852                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63317000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63317000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078966                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078966                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71706.681767                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71706.681767                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62434000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62434000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078966                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078966                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70706.681767                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70706.681767                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541685336500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.366165                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1377557                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68800                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.022631                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.366165                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978873                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978873                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          729                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2947218                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2947218                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2600472442500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 251501                       # Simulator instruction rate (inst/s)
host_mem_usage                                 758084                       # Number of bytes of host memory used
host_op_rate                                   251501                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   151.84                       # Real time elapsed on the host
host_tick_rate                              372597843                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38187988                       # Number of instructions simulated
sim_ops                                      38187988                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.056575                       # Number of seconds simulated
sim_ticks                                 56575482000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.117941                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2631771                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3244376                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             111141                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            235937                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4458065                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             197720                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          379483                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           181763                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6267232                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect      3780989                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong       490369                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1283                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          405                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0       494802                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1       125905                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2       139449                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3       180142                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4       173128                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5        97304                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6        89718                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7       105497                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8        97831                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9        71211                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10        13423                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11       108897                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect        15980                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         6494                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         8261                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect      2333852                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         2627                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1       221438                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2       188490                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3       249531                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4       183537                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5       101342                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6       128058                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7       170085                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8       121090                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9        98327                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10        19868                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11       103426                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12       112115                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect      1645638                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         4850                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        27428                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                 1066085                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        56256                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33255234                       # Number of instructions committed
system.cpu.committedOps                      33255234                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.385705                       # CPI: cycles per instruction
system.cpu.discardedOps                       2482316                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6384938                       # DTB accesses
system.cpu.dtb.data_acv                            46                       # DTB access violations
system.cpu.dtb.data_hits                      9585016                       # DTB hits
system.cpu.dtb.data_misses                      10280                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3586950                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      5384731                       # DTB read hits
system.cpu.dtb.read_misses                       8951                       # DTB read misses
system.cpu.dtb.write_accesses                 2797988                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4200285                       # DTB write hits
system.cpu.dtb.write_misses                      1329                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613042                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           25581756                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7453326                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4343324                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        61506590                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295359                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 9958790                       # ITB accesses
system.cpu.itb.fetch_acv                         1215                       # ITB acv
system.cpu.itb.fetch_hits                     9955105                       # ITB hits
system.cpu.itb.fetch_misses                      3685                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   325      0.58%      0.58% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15684     27.91%     28.51% # number of callpals executed
system.cpu.kern.callpal::rdps                     718      1.28%     29.79% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.79% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.79% # number of callpals executed
system.cpu.kern.callpal::rti                     1599      2.85%     32.63% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.50% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.51% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.49%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56198                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63456                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      361                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6958     39.84%     39.84% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.72%     40.55% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      58      0.33%     40.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10325     59.11%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17466                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6587     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.94%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       58      0.43%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6587     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13357                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              47736573000     84.37%     84.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               228818500      0.40%     84.78% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                70851000      0.13%     84.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8541233500     15.10%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          56577476000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946680                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.637966                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764743                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1096                      
system.cpu.kern.mode_good::user                  1074                      
system.cpu.kern.mode_good::idle                    22                      
system.cpu.kern.mode_switch::kernel              1878                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1074                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  46                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.583600                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.478261                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.731154                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32277772500     57.05%     57.05% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          23419867500     41.39%     98.44% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            879836000      1.56%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      325                       # number of times the context was actually changed
system.cpu.numCycles                        112592408                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       361                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328038      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18474977     55.56%     62.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533694      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282160      3.86%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4456149     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3428768     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771651      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771938      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184340      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33255234                       # Class of committed instruction
system.cpu.quiesceCycles                       558556                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        51085818                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          767                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       745863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1491130                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15481806298                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15481806298                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15481806298                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15481806298                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118079.872309                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118079.872309                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118079.872309                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118079.872309                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           879                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   35                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    25.114286                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8918695406                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8918695406                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8918695406                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8918695406                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68022.968020                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68022.968020                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68022.968020                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68022.968020                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     34976381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     34976381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 117765.592593                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 117765.592593                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20126381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20126381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 67765.592593                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67765.592593                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15446829917                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15446829917                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118080.585838                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118080.585838                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8898569025                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8898569025                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68023.552356                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68023.552356                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             505386                       # Transaction distribution
system.membus.trans_dist::WriteReq               2241                       # Transaction distribution
system.membus.trans_dist::WriteResp              2241                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       266992                       # Transaction distribution
system.membus.trans_dist::WritebackClean       354319                       # Transaction distribution
system.membus.trans_dist::CleanEvict           123952                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               49                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110651                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110651                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         354320                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        149545                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           48                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1062943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1062943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       779673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       787201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2112376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     45351872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     45351872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7641                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25348544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25356185                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79080665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              358                       # Total snoops (count)
system.membus.snoopTraffic                      19840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            749144                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001083                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032885                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  748333     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     811      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              749144                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7073500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4040474965                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1658128                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1395941500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1859761000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       22675456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16633280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39309120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     22675456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22675456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17087488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17087488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          354304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          259895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              614205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       266992                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             266992                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         400800050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         294001561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           6787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             694808398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    400800050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        400800050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      302029915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            302029915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      302029915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        400800050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        294001561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          6787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            996838312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    552288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    261051.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    257638.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000168724750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33816                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33816                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1507741                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             521637                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      614205                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     620960                       # Number of write requests accepted
system.mem_ctrls.readBursts                    614205                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   620960                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95510                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68672                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             32032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            35276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            39250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            45949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            33134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             38654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            35884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32680                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7234956000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2593475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16960487250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13948.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32698.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       486                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   376239                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  408744                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                614205                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               620960                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  483593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   34130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  32717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       286012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.652490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.489939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.580009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       117710     41.16%     41.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        81466     28.48%     69.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33204     11.61%     81.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14483      5.06%     86.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8622      3.01%     89.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4550      1.59%     90.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2847      1.00%     91.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2324      0.81%     92.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20806      7.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       286012                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.339011                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.049330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8385     24.80%     24.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4174     12.34%     37.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18005     53.24%     90.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1490      4.41%     94.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           653      1.93%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           354      1.05%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           203      0.60%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           145      0.43%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           120      0.35%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            68      0.20%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            44      0.13%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            29      0.09%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           31      0.09%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           22      0.07%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           12      0.04%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           20      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           30      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           21      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            7      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33816                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.332476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.298295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.576170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33385     98.73%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           376      1.11%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            28      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             8      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             7      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33816                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33196480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6112640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35347136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39309120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39741440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       586.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       624.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    694.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    702.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   56575482000                       # Total gap between requests
system.mem_ctrls.avgGap                      45803.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16707264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16488832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35347136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 295309264.886156857014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 291448369.807967305183                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 6787.392460925034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 624778344.796072602272                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       354304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       259895                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       620960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8843566500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8116288250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       632500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1439375061250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24960.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31229.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    105416.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2317983.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1123928820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            597363360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1973681640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1501230240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4465974240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23320628310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2088022560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35070829170                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        619.894483                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5203428750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1889160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49486699250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            918439620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            488131875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1730193360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1382021100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4465974240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23380284510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2037786720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34402831425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.087288                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5063436000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1889160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49626694000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133057                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133057                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          842                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7526                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7641                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382241                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               825500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5285000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683206298                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5520500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              548000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 722                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     814709.141274                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    339703.348771                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          361    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       264500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      3668500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     58492996000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    294110000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13333296                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13333296                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13333296                       # number of overall hits
system.cpu.icache.overall_hits::total        13333296                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       354320                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         354320                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       354320                       # number of overall misses
system.cpu.icache.overall_misses::total        354320                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  19916470000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  19916470000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  19916470000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  19916470000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13687616                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13687616                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13687616                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13687616                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025886                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025886                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025886                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025886                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56210.403026                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56210.403026                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56210.403026                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56210.403026                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       354319                       # number of writebacks
system.cpu.icache.writebacks::total            354319                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       354320                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       354320                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       354320                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       354320                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19562150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19562150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19562150000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19562150000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025886                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025886                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025886                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025886                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55210.403026                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55210.403026                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55210.403026                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55210.403026                       # average overall mshr miss latency
system.cpu.icache.replacements                 354319                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13333296                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13333296                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       354320                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        354320                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  19916470000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  19916470000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13687616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13687616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025886                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025886                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56210.403026                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56210.403026                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       354320                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       354320                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19562150000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19562150000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025886                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025886                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55210.403026                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55210.403026                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999811                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13735369                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            354319                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             38.765545                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999811                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27729552                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27729552                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      8982288                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8982288                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      8982288                       # number of overall hits
system.cpu.dcache.overall_hits::total         8982288                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       366071                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         366071                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       366071                       # number of overall misses
system.cpu.dcache.overall_misses::total        366071                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23191467500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23191467500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23191467500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23191467500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9348359                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9348359                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9348359                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9348359                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039159                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039159                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039159                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039159                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63352.375632                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63352.375632                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63352.375632                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63352.375632                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136176                       # number of writebacks
system.cpu.dcache.writebacks::total            136176                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       108008                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       108008                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       108008                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       108008                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258063                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258063                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258063                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258063                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3763                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3763                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16171200500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16171200500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16171200500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16171200500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256225000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256225000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027605                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027605                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027605                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027605                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62663.770087                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62663.770087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62663.770087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62663.770087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68090.619187                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68090.619187                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 259831                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5113704                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5113704                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       150856                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        150856                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10013853000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10013853000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5264560                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5264560                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028655                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028655                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66380.210267                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66380.210267                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3492                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3492                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       147364                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       147364                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9639603500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9639603500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256225000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256225000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027992                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027992                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65413.557585                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65413.557585                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168347.568988                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168347.568988                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868584                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868584                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215215                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215215                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13177614500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13177614500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4083799                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4083799                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052700                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052700                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61230.000232                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61230.000232                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104516                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104516                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110699                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110699                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2241                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2241                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6531597000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6531597000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59003.215928                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59003.215928                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    147424000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    147424000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017406                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017406                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77919.661734                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77919.661734                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1885                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1885                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    144959000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    144959000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017341                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017341                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76901.326260                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76901.326260                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108563                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108563                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108563                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108563                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  58787106000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.619338                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9217527                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            259898                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.465940                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.619338                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999628                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999628                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          310                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19391142                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19391142                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3035862855000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 306677                       # Simulator instruction rate (inst/s)
host_mem_usage                                 766276                       # Number of bytes of host memory used
host_op_rate                                   306677                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1620.47                       # Real time elapsed on the host
host_tick_rate                              268681478                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   496961145                       # Number of instructions simulated
sim_ops                                     496961145                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.435390                       # Number of seconds simulated
sim_ticks                                435390412500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.644584                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                24370007                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             30219025                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              16118                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1148465                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          45480605                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             666410                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3129881                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2463471                       # Number of indirect misses.
system.cpu.branchPred.lookups                52442820                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect     38049502                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong      5869669                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect        19907                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         7270                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0      5523000                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1      2088857                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2      2524965                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3      2962642                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4      2422333                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5      1676240                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6      1077456                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7       531413                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8       409943                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9       322157                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10       202799                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11       120879                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect       367170                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit       207497                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong       195550                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect     19561772                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong        21218                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1      2588162                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2      2747737                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3      3295267                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4      2878028                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5      2700548                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6      2276237                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7      1006573                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8       757541                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9       568686                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10       390441                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11       160765                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12       492699                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect     18584029                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit       121063                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong       715935                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                 2395809                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       102398                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   458773157                       # Number of instructions committed
system.cpu.committedOps                     458773157                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.862100                       # CPI: cycles per instruction
system.cpu.discardedOps                       4058452                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                125620042                       # DTB accesses
system.cpu.dtb.data_acv                           104                       # DTB access violations
system.cpu.dtb.data_hits                    127087697                       # DTB hits
system.cpu.dtb.data_misses                     166047                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 88501107                       # DTB read accesses
system.cpu.dtb.read_acv                           100                       # DTB read access violations
system.cpu.dtb.read_hits                     89079595                       # DTB read hits
system.cpu.dtb.read_misses                     118801                       # DTB read misses
system.cpu.dtb.write_accesses                37118935                       # DTB write accesses
system.cpu.dtb.write_acv                            4                       # DTB write access violations
system.cpu.dtb.write_hits                    38008102                       # DTB write hits
system.cpu.dtb.write_misses                     47246                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            72111144                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          240984976                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          93216265                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         39106902                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       295528042                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.537028                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                99994372                       # ITB accesses
system.cpu.itb.fetch_acv                          596                       # ITB acv
system.cpu.itb.fetch_hits                    99972973                       # ITB hits
system.cpu.itb.fetch_misses                     21399                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   302      0.32%      0.32% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.33% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13463     14.41%     14.74% # number of callpals executed
system.cpu.kern.callpal::rdps                    1098      1.18%     15.91% # number of callpals executed
system.cpu.kern.callpal::rti                     1564      1.67%     17.59% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.52%     18.11% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     18.11% # number of callpals executed
system.cpu.kern.callpal::rdunique               76490     81.89%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  93406                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     216448                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       66                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5077     32.76%     32.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      24      0.15%     32.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     446      2.88%     35.79% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9950     64.21%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15497                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5075     47.79%     47.79% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       24      0.23%     48.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      446      4.20%     52.21% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5075     47.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 10620                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             426854631000     98.13%     98.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                45332500      0.01%     98.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               592277500      0.14%     98.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7475994000      1.72%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         434968235000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999606                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.510050                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.685294                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1522                      
system.cpu.kern.mode_good::user                  1512                      
system.cpu.kern.mode_good::idle                    10                      
system.cpu.kern.mode_switch::kernel              1838                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1512                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  28                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.828074                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.357143                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.901125                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        18000550500      4.14%      4.14% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         408355506500     93.88%     98.02% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           8612178000      1.98%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      302                       # number of times the context was actually changed
system.cpu.numCycles                        854281479                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        66                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            32675012      7.12%      7.12% # Class of committed instruction
system.cpu.op_class_0::IntAlu               226720849     49.42%     56.54% # Class of committed instruction
system.cpu.op_class_0::IntMult                1597434      0.35%     56.89% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.89% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              46002290     10.03%     66.92% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              10519555      2.29%     69.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               1825825      0.40%     69.61% # Class of committed instruction
system.cpu.op_class_0::FloatMult             10395448      2.27%     71.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                974724      0.21%     72.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               257288      0.06%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::MemRead               58390707     12.73%     84.87% # Class of committed instruction
system.cpu.op_class_0::MemWrite              32621949      7.11%     91.98% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          30105284      6.56%     98.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5323210      1.16%     99.70% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1363582      0.30%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                458773157                       # Class of committed instruction
system.cpu.quiesceCycles                     16499346                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       558753437                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   790528                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        100                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          179                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2918520                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5837013                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12386                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12386                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12386                       # number of overall misses
system.iocache.overall_misses::total            12386                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1458250607                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1458250607                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1458250607                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1458250607                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12386                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12386                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12386                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12386                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117733.780639                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117733.780639                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117733.780639                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117733.780639                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            13                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12352                       # number of writebacks
system.iocache.writebacks::total                12352                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12386                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12386                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12386                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12386                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    838220394                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    838220394                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    838220394                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    838220394                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67674.825933                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67674.825933                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67674.825933                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67674.825933                       # average overall mshr miss latency
system.iocache.replacements                     12386                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      3929231                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3929231                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115565.617647                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115565.617647                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2229231                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2229231                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65565.617647                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65565.617647                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1454321376                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1454321376                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117739.748705                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117739.748705                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    835991163                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    835991163                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67680.631720                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67680.631720                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12402                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12402                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               111474                       # Number of tag accesses
system.iocache.tags.data_accesses              111474                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 272                       # Transaction distribution
system.membus.trans_dist::ReadResp            1662286                       # Transaction distribution
system.membus.trans_dist::WriteReq                814                       # Transaction distribution
system.membus.trans_dist::WriteResp               814                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1587417                       # Transaction distribution
system.membus.trans_dist::WritebackClean       426536                       # Transaction distribution
system.membus.trans_dist::CleanEvict           904540                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1244127                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1244127                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         426536                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1235478                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12352                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1279549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1279549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      7438683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      7440855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8745176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     54592832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     54592832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         4878                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    259494784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    259499662                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               314883022                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              123                       # Total snoops (count)
system.membus.snoopTraffic                       7872                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2919579                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000061                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007830                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2919400     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     179      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2919579                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2294000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         14652846056                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy             188731                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        13216826250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2249741999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       27294528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      158690624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          185985152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     27294528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      27294528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101594688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101594688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          426477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2479541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2906018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1587417                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1587417                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          62689777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         364478912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             427168690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     62689777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         62689777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      233341583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            233341583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      233341583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         62689777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        364478912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            660510272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1968390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    336878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2424242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011720768500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       120542                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       120542                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7481957                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1850126                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2906018                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2013859                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2906018                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2013859                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 144898                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 45469                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            125867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            121978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            128536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            182272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            115475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            136906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            132758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            149354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            287435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            210342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           181673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           227811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           181280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           183647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           198981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           196805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             94041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             91768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             86414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            139245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             82881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             77414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             87649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            235341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            148031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           129611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           146202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           144113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           130576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           149074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           152352                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  32882731500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13805600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             84653731500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11909.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30659.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        27                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2058506                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1519389                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2906018                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2013859                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2644851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  112406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 107271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 120880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 122377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 122402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 121575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 121812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 121379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 121025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 121523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 121694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 121128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 121027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 121078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 120751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 120687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 120769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     72                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1151620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    262.836700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.984303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.062526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       450664     39.13%     39.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       318262     27.64%     66.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       119074     10.34%     77.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        61939      5.38%     82.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        53268      4.63%     87.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22171      1.93%     89.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15269      1.33%     90.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12829      1.11%     91.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        98144      8.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1151620                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       120542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.905900                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     33.377239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        120463     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           63      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        120542                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       120542                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.329495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.309993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.890646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        103408     85.79%     85.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         16338     13.55%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           763      0.63%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            23      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::110-111            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        120542                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              176711680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9273472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               125976960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               185985152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            128886976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       405.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       289.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    427.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    296.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  435390282000                       # Total gap between requests
system.mem_ctrls.avgGap                      88496.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     21560192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    155151488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    125976960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 49519216.273509472609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 356350262.995283603668                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 289342521.983071923256                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       426477                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2479541                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2013859                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11235579500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  73418152000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10562788043750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26345.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29609.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5245048.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4684546860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2489903295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11909334360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6448266000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     34369439520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     152002705410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      39187640160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       251091835605                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        576.705018                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 100285709000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  14538680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 320566023500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3537984240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1880494605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7805062440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3826729800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     34369439520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     141687811560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      47873866560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       240981388725                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        553.483453                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 122944924000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  14538680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 297906808500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  306                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 306                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13166                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13166                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1012                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2172                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   26944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          102                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4878                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   795678                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1220500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12420000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1358000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64545607                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              831000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              155000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               49000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 132                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            66                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     125029431.818182                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    319496394.017798                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           66    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       285500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974437000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              66                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    427138470000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8251942500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    100683002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        100683002                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    100683002                       # number of overall hits
system.cpu.icache.overall_hits::total       100683002                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       426535                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         426535                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       426535                       # number of overall misses
system.cpu.icache.overall_misses::total        426535                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24745816000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24745816000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24745816000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24745816000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    101109537                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    101109537                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    101109537                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    101109537                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004219                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004219                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004219                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004219                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58015.909597                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58015.909597                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58015.909597                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58015.909597                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       426536                       # number of writebacks
system.cpu.icache.writebacks::total            426536                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       426535                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       426535                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       426535                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       426535                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24319280000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24319280000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24319280000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24319280000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004219                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004219                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004219                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004219                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57015.907253                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57015.907253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57015.907253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57015.907253                       # average overall mshr miss latency
system.cpu.icache.replacements                 426536                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    100683002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       100683002                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       426535                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        426535                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24745816000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24745816000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    101109537                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    101109537                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004219                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004219                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58015.909597                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58015.909597                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       426535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       426535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24319280000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24319280000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57015.907253                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57015.907253                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           101121283                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            427048                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            236.791375                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          147                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         202645610                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        202645610                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    115025113                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        115025113                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    115025113                       # number of overall hits
system.cpu.dcache.overall_hits::total       115025113                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3589322                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3589322                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3589322                       # number of overall misses
system.cpu.dcache.overall_misses::total       3589322                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 223322545500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 223322545500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 223322545500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 223322545500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    118614435                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    118614435                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    118614435                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    118614435                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030260                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030260                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030260                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030260                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62218.587661                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62218.587661                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62218.587661                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62218.587661                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1575065                       # number of writebacks
system.cpu.dcache.writebacks::total           1575065                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1112357                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1112357                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1112357                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1112357                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2476965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2476965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2476965                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2476965                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1086                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1086                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 151473778500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 151473778500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 151473778500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 151473778500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     47886500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     47886500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020882                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020882                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020882                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020882                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61152.974911                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61152.974911                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61152.974911                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61152.974911                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 44094.383057                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 44094.383057                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2479571                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     79458140                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        79458140                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1327751                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1327751                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  82717947000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  82717947000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     80785891                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     80785891                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016435                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016435                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62299.291810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62299.291810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        94764                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        94764                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1232987                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1232987                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  75957839000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  75957839000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     47886500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     47886500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015262                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015262                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61604.736303                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61604.736303                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 176053.308824                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 176053.308824                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     35566973                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       35566973                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2261571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2261571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 140604598500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 140604598500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     37828544                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     37828544                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.059785                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059785                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62171.206873                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62171.206873                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1017593                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1017593                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1243978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1243978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          814                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          814                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  75515939500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  75515939500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032885                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032885                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60705.204996                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60705.204996                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        65411                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        65411                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2608                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2608                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    198061500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    198061500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        68019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        68019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.038342                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038342                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75943.826687                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75943.826687                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2606                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2606                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    195360000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    195360000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.038313                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.038313                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74965.464313                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74965.464313                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        67902                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        67902                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        67902                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        67902                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 435390412500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           117900935                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2480595                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.529296                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          736                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          172                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         239980283                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        239980283                       # Number of data accesses

---------- End Simulation Statistics   ----------
