Warning: Design 'fir' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : fir
Version: O-2018.06-SP5-1
Date   : Mon Dec 14 23:18:20 2020
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_0_ANS_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)       0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)       0.90       0.90 r
  U266/Y (NAND3X1TS)                       0.26       1.15 f
  U687/Y (CLKBUFX2TS)                      0.30       1.45 f
  U685/Y (CLKBUFX2TS)                      0.25       1.70 f
  U796/Y (CLKBUFX2TS)                      0.26       1.97 f
  U792/Y (CLKBUFX2TS)                      0.28       2.24 f
  U412/Y (MX2X1TS)                         0.43       2.67 r
  U263/Y (XOR2XLTS)                        0.44       3.11 r
  U706/Y (NOR2XLTS)                        0.26       3.37 f
  U955/Y (CLKBUFX2TS)                      0.25       3.62 f
  U956/Y (CLKBUFX2TS)                      0.26       3.88 f
  U1016/Y (AOI222XLTS)                     0.38       4.25 r
  U643/Y (OAI21XLTS)                       0.25       4.50 f
  U411/Y (XOR2XLTS)                        0.34       4.85 r
  U1024/Y (NAND2X1TS)                      0.29       5.14 f
  U789/Y (OAI21XLTS)                       0.38       5.52 r
  U1029/Y (AOI21X1TS)                      0.25       5.76 f
  U427/Y (OAI21XLTS)                       0.39       6.15 r
  U1033/Y (AOI21X1TS)                      0.27       6.42 f
  U424/Y (OAI21XLTS)                       0.40       6.82 r
  U1038/Y (AOI21X1TS)                      0.26       7.08 f
  U323/Y (OAI21XLTS)                       0.41       7.50 r
  U1042/Y (AOI21X1TS)                      0.32       7.82 f
  U413/Y (OAI21XLTS)                       0.43       8.24 r
  U1079/Y (INVX2TS)                        0.21       8.46 f
  U577/Y (OAI21XLTS)                       0.27       8.73 r
  U1085/Y (XNOR2X1TS)                      0.29       9.02 f
  U576/Y (AO22XLTS)                        0.41       9.44 f
  alu_0_ANS_reg_16_/D (DFFQX1TS)           0.00       9.44 f
  data arrival time                                   9.44

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  alu_0_ANS_reg_16_/CK (DFFQX1TS)          0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -9.44
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_0_ANS_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)       0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)       0.90       0.90 r
  U266/Y (NAND3X1TS)                       0.26       1.15 f
  U687/Y (CLKBUFX2TS)                      0.30       1.45 f
  U685/Y (CLKBUFX2TS)                      0.25       1.70 f
  U796/Y (CLKBUFX2TS)                      0.26       1.97 f
  U792/Y (CLKBUFX2TS)                      0.28       2.24 f
  U412/Y (MX2X1TS)                         0.43       2.67 r
  U263/Y (XOR2XLTS)                        0.44       3.11 r
  U706/Y (NOR2XLTS)                        0.26       3.37 f
  U955/Y (CLKBUFX2TS)                      0.25       3.62 f
  U956/Y (CLKBUFX2TS)                      0.26       3.88 f
  U1016/Y (AOI222XLTS)                     0.38       4.25 r
  U643/Y (OAI21XLTS)                       0.25       4.50 f
  U411/Y (XOR2XLTS)                        0.34       4.85 r
  U1024/Y (NAND2X1TS)                      0.29       5.14 f
  U789/Y (OAI21XLTS)                       0.38       5.52 r
  U1029/Y (AOI21X1TS)                      0.25       5.76 f
  U427/Y (OAI21XLTS)                       0.39       6.15 r
  U1033/Y (AOI21X1TS)                      0.27       6.42 f
  U424/Y (OAI21XLTS)                       0.40       6.82 r
  U1038/Y (AOI21X1TS)                      0.26       7.08 f
  U323/Y (OAI21XLTS)                       0.41       7.50 r
  U1042/Y (AOI21X1TS)                      0.32       7.82 f
  U413/Y (OAI21XLTS)                       0.43       8.24 r
  U1049/Y (AOI21X1TS)                      0.28       8.53 f
  U575/Y (XOR2XLTS)                        0.21       8.74 f
  U573/Y (AO22XLTS)                        0.41       9.15 f
  alu_0_ANS_reg_17_/D (DFFQX1TS)           0.00       9.15 f
  data arrival time                                   9.15

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  alu_0_ANS_reg_17_/CK (DFFQX1TS)          0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -9.15
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_0_ANS_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)       0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)       0.90       0.90 r
  U266/Y (NAND3X1TS)                       0.26       1.15 f
  U687/Y (CLKBUFX2TS)                      0.30       1.45 f
  U685/Y (CLKBUFX2TS)                      0.25       1.70 f
  U796/Y (CLKBUFX2TS)                      0.26       1.97 f
  U792/Y (CLKBUFX2TS)                      0.28       2.24 f
  U412/Y (MX2X1TS)                         0.43       2.67 r
  U263/Y (XOR2XLTS)                        0.44       3.11 r
  U706/Y (NOR2XLTS)                        0.26       3.37 f
  U955/Y (CLKBUFX2TS)                      0.25       3.62 f
  U956/Y (CLKBUFX2TS)                      0.26       3.88 f
  U1016/Y (AOI222XLTS)                     0.38       4.25 r
  U643/Y (OAI21XLTS)                       0.25       4.50 f
  U411/Y (XOR2XLTS)                        0.34       4.85 r
  U1024/Y (NAND2X1TS)                      0.29       5.14 f
  U789/Y (OAI21XLTS)                       0.38       5.52 r
  U1029/Y (AOI21X1TS)                      0.25       5.76 f
  U427/Y (OAI21XLTS)                       0.39       6.15 r
  U1033/Y (AOI21X1TS)                      0.27       6.42 f
  U424/Y (OAI21XLTS)                       0.40       6.82 r
  U1038/Y (AOI21X1TS)                      0.26       7.08 f
  U323/Y (OAI21XLTS)                       0.41       7.50 r
  U1042/Y (AOI21X1TS)                      0.32       7.82 f
  U413/Y (OAI21XLTS)                       0.43       8.24 r
  U1079/Y (INVX2TS)                        0.21       8.46 f
  U579/Y (XOR2XLTS)                        0.21       8.67 f
  U578/Y (AO22XLTS)                        0.41       9.08 f
  alu_0_ANS_reg_15_/D (DFFQX1TS)           0.00       9.08 f
  data arrival time                                   9.08

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  alu_0_ANS_reg_15_/CK (DFFQX1TS)          0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -9.08
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_0_ANS_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)       0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)       0.90       0.90 r
  U266/Y (NAND3X1TS)                       0.26       1.15 f
  U687/Y (CLKBUFX2TS)                      0.30       1.45 f
  U686/Y (CLKBUFX2TS)                      0.22       1.67 f
  U794/Y (CLKBUFX2TS)                      0.26       1.93 f
  U399/Y (MX2X1TS)                         0.40       2.33 r
  U753/Y (CLKBUFX2TS)                      0.20       2.53 r
  U819/Y (CLKBUFX2TS)                      0.18       2.71 r
  U447/Y (NOR2XLTS)                        0.13       2.84 f
  U432/Y (NOR2XLTS)                        0.33       3.16 r
  U820/Y (NAND2X1TS)                       0.21       3.38 f
  U754/Y (OAI21XLTS)                       0.57       3.95 r
  U301/Y (INVX2TS)                         0.30       4.24 f
  U761/Y (OAI21XLTS)                       0.28       4.52 r
  U260/Y (XOR2XLTS)                        0.30       4.82 f
  U473/Y (OAI21XLTS)                       0.29       5.11 r
  U390/Y (XOR2XLTS)                        0.41       5.51 r
  mult_x_19_U578/S (CMPR42X1TS)            1.38       6.89 f
  U392/Y (NOR2XLTS)                        0.39       7.28 r
  U322/Y (OAI21XLTS)                       0.29       7.57 f
  U1042/Y (AOI21X1TS)                      0.21       7.78 r
  U1074/Y (INVX2TS)                        0.13       7.91 f
  U1075/Y (AOI21X1TS)                      0.16       8.07 r
  U581/Y (XOR2XLTS)                        0.22       8.29 f
  U580/Y (AO22XLTS)                        0.41       8.70 f
  alu_0_ANS_reg_14_/D (DFFQX1TS)           0.00       8.70 f
  data arrival time                                   8.70

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  alu_0_ANS_reg_14_/CK (DFFQX1TS)          0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -8.70
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_0_ANS_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)       0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)       0.90       0.90 r
  U266/Y (NAND3X1TS)                       0.26       1.15 f
  U687/Y (CLKBUFX2TS)                      0.30       1.45 f
  U685/Y (CLKBUFX2TS)                      0.25       1.70 f
  U796/Y (CLKBUFX2TS)                      0.26       1.97 f
  U792/Y (CLKBUFX2TS)                      0.28       2.24 f
  U412/Y (MX2X1TS)                         0.43       2.67 r
  U263/Y (XOR2XLTS)                        0.44       3.11 r
  U706/Y (NOR2XLTS)                        0.26       3.37 f
  U955/Y (CLKBUFX2TS)                      0.25       3.62 f
  U956/Y (CLKBUFX2TS)                      0.26       3.88 f
  U1016/Y (AOI222XLTS)                     0.38       4.25 r
  U643/Y (OAI21XLTS)                       0.25       4.50 f
  U411/Y (XOR2XLTS)                        0.34       4.85 r
  U1024/Y (NAND2X1TS)                      0.29       5.14 f
  U789/Y (OAI21XLTS)                       0.38       5.52 r
  U1029/Y (AOI21X1TS)                      0.25       5.76 f
  U427/Y (OAI21XLTS)                       0.39       6.15 r
  U1033/Y (AOI21X1TS)                      0.27       6.42 f
  U424/Y (OAI21XLTS)                       0.40       6.82 r
  U1038/Y (AOI21X1TS)                      0.26       7.08 f
  U323/Y (OAI21XLTS)                       0.41       7.50 r
  U1114/Y (INVX2TS)                        0.21       7.71 f
  U584/Y (OAI21XLTS)                       0.27       7.98 r
  U1120/Y (XNOR2X1TS)                      0.29       8.28 f
  U583/Y (AO22XLTS)                        0.41       8.69 f
  alu_0_ANS_reg_12_/D (DFFQX1TS)           0.00       8.69 f
  data arrival time                                   8.69

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  alu_0_ANS_reg_12_/CK (DFFQX1TS)          0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -8.69
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_0_ANS_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)       0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)       0.90       0.90 r
  U266/Y (NAND3X1TS)                       0.26       1.15 f
  U687/Y (CLKBUFX2TS)                      0.30       1.45 f
  U685/Y (CLKBUFX2TS)                      0.25       1.70 f
  U796/Y (CLKBUFX2TS)                      0.26       1.97 f
  U792/Y (CLKBUFX2TS)                      0.28       2.24 f
  U412/Y (MX2X1TS)                         0.43       2.67 r
  U263/Y (XOR2XLTS)                        0.44       3.11 r
  U706/Y (NOR2XLTS)                        0.26       3.37 f
  U955/Y (CLKBUFX2TS)                      0.25       3.62 f
  U956/Y (CLKBUFX2TS)                      0.26       3.88 f
  U1016/Y (AOI222XLTS)                     0.38       4.25 r
  U643/Y (OAI21XLTS)                       0.25       4.50 f
  U411/Y (XOR2XLTS)                        0.34       4.85 r
  U1024/Y (NAND2X1TS)                      0.29       5.14 f
  U789/Y (OAI21XLTS)                       0.38       5.52 r
  U1029/Y (AOI21X1TS)                      0.25       5.76 f
  U427/Y (OAI21XLTS)                       0.39       6.15 r
  U1033/Y (AOI21X1TS)                      0.27       6.42 f
  U424/Y (OAI21XLTS)                       0.40       6.82 r
  U1038/Y (AOI21X1TS)                      0.26       7.08 f
  U323/Y (OAI21XLTS)                       0.41       7.50 r
  U1042/Y (AOI21X1TS)                      0.32       7.82 f
  U1074/Y (INVX2TS)                        0.11       7.93 r
  U1123/Y (XNOR2X1TS)                      0.21       8.13 f
  U582/Y (AO22XLTS)                        0.41       8.55 f
  alu_0_ANS_reg_13_/D (DFFQX1TS)           0.00       8.55 f
  data arrival time                                   8.55

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  alu_0_ANS_reg_13_/CK (DFFQX1TS)          0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -8.55
  -----------------------------------------------------------
  slack (MET)                                         1.12


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_0_ANS_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)       0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)       0.90       0.90 r
  U266/Y (NAND3X1TS)                       0.26       1.15 f
  U687/Y (CLKBUFX2TS)                      0.30       1.45 f
  U685/Y (CLKBUFX2TS)                      0.25       1.70 f
  U796/Y (CLKBUFX2TS)                      0.26       1.97 f
  U792/Y (CLKBUFX2TS)                      0.28       2.24 f
  U412/Y (MX2X1TS)                         0.43       2.67 r
  U263/Y (XOR2XLTS)                        0.44       3.11 r
  U706/Y (NOR2XLTS)                        0.26       3.37 f
  U955/Y (CLKBUFX2TS)                      0.25       3.62 f
  U956/Y (CLKBUFX2TS)                      0.26       3.88 f
  U1016/Y (AOI222XLTS)                     0.38       4.25 r
  U643/Y (OAI21XLTS)                       0.25       4.50 f
  U411/Y (XOR2XLTS)                        0.34       4.85 r
  U1024/Y (NAND2X1TS)                      0.29       5.14 f
  U789/Y (OAI21XLTS)                       0.38       5.52 r
  U1029/Y (AOI21X1TS)                      0.25       5.76 f
  U427/Y (OAI21XLTS)                       0.39       6.15 r
  U1033/Y (AOI21X1TS)                      0.27       6.42 f
  U424/Y (OAI21XLTS)                       0.40       6.82 r
  U1038/Y (AOI21X1TS)                      0.26       7.08 f
  U323/Y (OAI21XLTS)                       0.41       7.50 r
  U1114/Y (INVX2TS)                        0.21       7.71 f
  U586/Y (XOR2XLTS)                        0.21       7.92 f
  U585/Y (AO22XLTS)                        0.41       8.33 f
  alu_0_ANS_reg_11_/D (DFFQX1TS)           0.00       8.33 f
  data arrival time                                   8.33

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  alu_0_ANS_reg_11_/CK (DFFQX1TS)          0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -8.33
  -----------------------------------------------------------
  slack (MET)                                         1.33


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_0_ANS_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)       0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)       0.90       0.90 r
  U266/Y (NAND3X1TS)                       0.26       1.15 f
  U687/Y (CLKBUFX2TS)                      0.30       1.45 f
  U686/Y (CLKBUFX2TS)                      0.22       1.67 f
  U794/Y (CLKBUFX2TS)                      0.26       1.93 f
  U399/Y (MX2X1TS)                         0.40       2.33 r
  U753/Y (CLKBUFX2TS)                      0.20       2.53 r
  U819/Y (CLKBUFX2TS)                      0.18       2.71 r
  U447/Y (NOR2XLTS)                        0.13       2.84 f
  U432/Y (NOR2XLTS)                        0.33       3.16 r
  U820/Y (NAND2X1TS)                       0.21       3.38 f
  U754/Y (OAI21XLTS)                       0.57       3.95 r
  U337/Y (INVX2TS)                         0.31       4.25 f
  U762/Y (OAI21XLTS)                       0.28       4.53 r
  U279/Y (XOR2XLTS)                        0.32       4.85 f
  U482/Y (OAI21XLTS)                       0.30       5.15 r
  U397/Y (XOR2XLTS)                        0.32       5.47 r
  mult_x_19_U583/S (CMPR42X1TS)            1.17       6.64 f
  U423/Y (NOR2XLTS)                        0.33       6.97 r
  U1111/Y (INVX2TS)                        0.17       7.14 f
  U1112/Y (NAND2X1TS)                      0.10       7.24 r
  U588/Y (XOR2XLTS)                        0.20       7.45 f
  U587/Y (AO22XLTS)                        0.41       7.86 f
  alu_0_ANS_reg_10_/D (DFFQX1TS)           0.00       7.86 f
  data arrival time                                   7.86

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  alu_0_ANS_reg_10_/CK (DFFQX1TS)          0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -7.86
  -----------------------------------------------------------
  slack (MET)                                         1.81


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_0_ANS_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)       0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)       0.90       0.90 r
  U266/Y (NAND3X1TS)                       0.26       1.15 f
  U687/Y (CLKBUFX2TS)                      0.30       1.45 f
  U685/Y (CLKBUFX2TS)                      0.25       1.70 f
  U796/Y (CLKBUFX2TS)                      0.26       1.97 f
  U792/Y (CLKBUFX2TS)                      0.28       2.24 f
  U412/Y (MX2X1TS)                         0.43       2.67 r
  U263/Y (XOR2XLTS)                        0.44       3.11 r
  U706/Y (NOR2XLTS)                        0.26       3.37 f
  U955/Y (CLKBUFX2TS)                      0.25       3.62 f
  U956/Y (CLKBUFX2TS)                      0.26       3.88 f
  U1016/Y (AOI222XLTS)                     0.38       4.25 r
  U643/Y (OAI21XLTS)                       0.25       4.50 f
  U411/Y (XOR2XLTS)                        0.34       4.85 r
  U1024/Y (NAND2X1TS)                      0.29       5.14 f
  U789/Y (OAI21XLTS)                       0.38       5.52 r
  U1029/Y (AOI21X1TS)                      0.25       5.76 f
  U427/Y (OAI21XLTS)                       0.39       6.15 r
  U1033/Y (AOI21X1TS)                      0.27       6.42 f
  U424/Y (OAI21XLTS)                       0.40       6.82 r
  U1108/Y (XNOR2X1TS)                      0.36       7.18 f
  U589/Y (AO22XLTS)                        0.41       7.59 f
  alu_0_ANS_reg_9_/D (DFFQX1TS)            0.00       7.59 f
  data arrival time                                   7.59

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  alu_0_ANS_reg_9_/CK (DFFQX1TS)           0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -7.59
  -----------------------------------------------------------
  slack (MET)                                         2.08


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_0_ANS_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)       0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)       0.90       0.90 r
  U266/Y (NAND3X1TS)                       0.26       1.15 f
  U500/Y (CLKBUFX2TS)                      0.32       1.47 f
  U403/Y (MX2X1TS)                         0.37       1.84 f
  U696/Y (CLKBUFX2TS)                      0.24       2.08 f
  U697/Y (CLKBUFX2TS)                      0.23       2.31 f
  U831/Y (CLKBUFX2TS)                      0.23       2.54 f
  U300/Y (XOR2XLTS)                        0.28       2.83 r
  U366/Y (NAND2BXLTS)                      0.32       3.15 f
  U691/Y (CLKBUFX2TS)                      0.26       3.41 f
  U903/Y (CLKBUFX2TS)                      0.23       3.64 f
  U509/Y (OAI21XLTS)                       0.28       3.93 r
  U508/Y (XOR2XLTS)                        0.30       4.23 r
  U1026/CO (ADDHXLTS)                      0.37       4.61 r
  U372/CO (ADDHXLTS)                       0.26       4.87 r
  U1014/CO (ADDHXLTS)                      0.27       5.14 r
  U1031/CO (CMPR32X2TS)                    0.43       5.56 r
  U1009/S (CMPR32X2TS)                     0.50       6.07 f
  U682/Y (OR2X1TS)                         0.42       6.48 f
  U1102/Y (AOI21X1TS)                      0.19       6.68 r
  U592/Y (XOR2XLTS)                        0.22       6.90 f
  U590/Y (AO22XLTS)                        0.41       7.31 f
  alu_0_ANS_reg_8_/D (DFFQX1TS)            0.00       7.31 f
  data arrival time                                   7.31

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  alu_0_ANS_reg_8_/CK (DFFQX1TS)           0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -7.31
  -----------------------------------------------------------
  slack (MET)                                         2.36


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_0_ANS_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)       0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)       0.90       0.90 r
  U266/Y (NAND3X1TS)                       0.26       1.15 f
  U500/Y (CLKBUFX2TS)                      0.32       1.47 f
  U403/Y (MX2X1TS)                         0.37       1.84 f
  U696/Y (CLKBUFX2TS)                      0.24       2.08 f
  U697/Y (CLKBUFX2TS)                      0.23       2.31 f
  U831/Y (CLKBUFX2TS)                      0.23       2.54 f
  U300/Y (XOR2XLTS)                        0.28       2.83 r
  U366/Y (NAND2BXLTS)                      0.32       3.15 f
  U691/Y (CLKBUFX2TS)                      0.26       3.41 f
  U903/Y (CLKBUFX2TS)                      0.23       3.64 f
  U509/Y (OAI21XLTS)                       0.28       3.93 r
  U508/Y (XOR2XLTS)                        0.30       4.23 r
  U1026/CO (ADDHXLTS)                      0.37       4.61 r
  U372/CO (ADDHXLTS)                       0.26       4.87 r
  U1014/CO (ADDHXLTS)                      0.27       5.14 r
  U1031/CO (CMPR32X2TS)                    0.43       5.56 r
  U1009/S (CMPR32X2TS)                     0.50       6.07 f
  U682/Y (OR2X1TS)                         0.42       6.48 f
  U1096/Y (NAND2X1TS)                      0.13       6.62 r
  U1098/Y (XNOR2X1TS)                      0.22       6.84 f
  U593/Y (AO22XLTS)                        0.41       7.25 f
  alu_0_ANS_reg_7_/D (DFFQX1TS)            0.00       7.25 f
  data arrival time                                   7.25

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  alu_0_ANS_reg_7_/CK (DFFQX1TS)           0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -7.25
  -----------------------------------------------------------
  slack (MET)                                         2.42


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_0_ANS_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)       0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)       0.90       0.90 r
  U266/Y (NAND3X1TS)                       0.26       1.15 f
  U687/Y (CLKBUFX2TS)                      0.30       1.45 f
  U685/Y (CLKBUFX2TS)                      0.25       1.70 f
  U796/Y (CLKBUFX2TS)                      0.26       1.97 f
  U792/Y (CLKBUFX2TS)                      0.28       2.24 f
  U412/Y (MX2X1TS)                         0.43       2.67 r
  U263/Y (XOR2XLTS)                        0.44       3.11 r
  U706/Y (NOR2XLTS)                        0.26       3.37 f
  U955/Y (CLKBUFX2TS)                      0.25       3.62 f
  U956/Y (CLKBUFX2TS)                      0.26       3.88 f
  U1016/Y (AOI222XLTS)                     0.38       4.25 r
  U643/Y (OAI21XLTS)                       0.25       4.50 f
  U411/Y (XOR2XLTS)                        0.34       4.85 r
  U1024/Y (NAND2X1TS)                      0.29       5.14 f
  U789/Y (OAI21XLTS)                       0.38       5.52 r
  U1029/Y (AOI21X1TS)                      0.25       5.76 f
  U427/Y (OAI21XLTS)                       0.39       6.15 r
  U1088/Y (XNOR2X1TS)                      0.36       6.51 f
  U594/Y (AO22XLTS)                        0.41       6.92 f
  alu_0_ANS_reg_6_/D (DFFQX1TS)            0.00       6.92 f
  data arrival time                                   6.92

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  alu_0_ANS_reg_6_/CK (DFFQX1TS)           0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -6.92
  -----------------------------------------------------------
  slack (MET)                                         2.74


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_0_ANS_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)       0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)       0.90       0.90 r
  U266/Y (NAND3X1TS)                       0.26       1.15 f
  U687/Y (CLKBUFX2TS)                      0.30       1.45 f
  U685/Y (CLKBUFX2TS)                      0.25       1.70 f
  U796/Y (CLKBUFX2TS)                      0.26       1.97 f
  U792/Y (CLKBUFX2TS)                      0.28       2.24 f
  U412/Y (MX2X1TS)                         0.43       2.67 r
  U263/Y (XOR2XLTS)                        0.44       3.11 r
  U706/Y (NOR2XLTS)                        0.26       3.37 f
  U955/Y (CLKBUFX2TS)                      0.25       3.62 f
  U956/Y (CLKBUFX2TS)                      0.26       3.88 f
  U1016/Y (AOI222XLTS)                     0.38       4.25 r
  U643/Y (OAI21XLTS)                       0.25       4.50 f
  U411/Y (XOR2XLTS)                        0.34       4.85 r
  U1024/Y (NAND2X1TS)                      0.29       5.14 f
  U789/Y (OAI21XLTS)                       0.38       5.52 r
  U1029/Y (AOI21X1TS)                      0.25       5.76 f
  U598/Y (XOR2XLTS)                        0.31       6.08 f
  U596/Y (AO22XLTS)                        0.41       6.49 f
  alu_0_ANS_reg_5_/D (DFFQX1TS)            0.00       6.49 f
  data arrival time                                   6.49

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  alu_0_ANS_reg_5_/CK (DFFQX1TS)           0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -6.49
  -----------------------------------------------------------
  slack (MET)                                         3.18


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_0_ANS_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)       0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)       0.90       0.90 r
  U266/Y (NAND3X1TS)                       0.26       1.15 f
  U687/Y (CLKBUFX2TS)                      0.30       1.45 f
  U685/Y (CLKBUFX2TS)                      0.25       1.70 f
  U796/Y (CLKBUFX2TS)                      0.26       1.97 f
  U792/Y (CLKBUFX2TS)                      0.28       2.24 f
  U412/Y (MX2X1TS)                         0.43       2.67 r
  U263/Y (XOR2XLTS)                        0.44       3.11 r
  U706/Y (NOR2XLTS)                        0.26       3.37 f
  U955/Y (CLKBUFX2TS)                      0.25       3.62 f
  U956/Y (CLKBUFX2TS)                      0.26       3.88 f
  U1016/Y (AOI222XLTS)                     0.38       4.25 r
  U643/Y (OAI21XLTS)                       0.25       4.50 f
  U411/Y (XOR2XLTS)                        0.34       4.85 r
  U1024/Y (NAND2X1TS)                      0.29       5.14 f
  U789/Y (OAI21XLTS)                       0.38       5.52 r
  U1166/Y (XNOR2X1TS)                      0.36       5.87 f
  U599/Y (AO22XLTS)                        0.41       6.29 f
  alu_0_ANS_reg_4_/D (DFFQX1TS)            0.00       6.29 f
  data arrival time                                   6.29

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  alu_0_ANS_reg_4_/CK (DFFQX1TS)           0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -6.29
  -----------------------------------------------------------
  slack (MET)                                         3.38


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_0_ANS_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)       0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)       0.90       0.90 r
  U266/Y (NAND3X1TS)                       0.26       1.15 f
  U687/Y (CLKBUFX2TS)                      0.30       1.45 f
  U685/Y (CLKBUFX2TS)                      0.25       1.70 f
  U796/Y (CLKBUFX2TS)                      0.26       1.97 f
  U792/Y (CLKBUFX2TS)                      0.28       2.24 f
  U412/Y (MX2X1TS)                         0.43       2.67 r
  U263/Y (XOR2XLTS)                        0.44       3.11 r
  U706/Y (NOR2XLTS)                        0.26       3.37 f
  U955/Y (CLKBUFX2TS)                      0.25       3.62 f
  U956/Y (CLKBUFX2TS)                      0.26       3.88 f
  U1025/Y (AOI222XLTS)                     0.38       4.25 r
  U627/Y (OAI21XLTS)                       0.25       4.50 f
  U510/Y (XOR2XLTS)                        0.25       4.76 f
  U410/Y (NOR2XLTS)                        0.36       5.12 r
  U1160/Y (INVX2TS)                        0.17       5.29 f
  U1161/Y (NAND2X1TS)                      0.10       5.39 r
  U601/Y (XOR2XLTS)                        0.20       5.60 f
  U600/Y (AO22XLTS)                        0.41       6.01 f
  alu_0_ANS_reg_3_/D (DFFQX1TS)            0.00       6.01 f
  data arrival time                                   6.01

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  alu_0_ANS_reg_3_/CK (DFFQX1TS)           0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -6.01
  -----------------------------------------------------------
  slack (MET)                                         3.66


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_0_ANS_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)       0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)       0.90       0.90 r
  U266/Y (NAND3X1TS)                       0.26       1.15 f
  U687/Y (CLKBUFX2TS)                      0.30       1.45 f
  U685/Y (CLKBUFX2TS)                      0.25       1.70 f
  U796/Y (CLKBUFX2TS)                      0.26       1.97 f
  U792/Y (CLKBUFX2TS)                      0.28       2.24 f
  U412/Y (MX2X1TS)                         0.43       2.67 r
  U263/Y (XOR2XLTS)                        0.44       3.11 r
  U706/Y (NOR2XLTS)                        0.26       3.37 f
  U955/Y (CLKBUFX2TS)                      0.25       3.62 f
  U956/Y (CLKBUFX2TS)                      0.26       3.88 f
  U1016/Y (AOI222XLTS)                     0.38       4.25 r
  U643/Y (OAI21XLTS)                       0.25       4.50 f
  U411/Y (XOR2XLTS)                        0.34       4.85 r
  U1155/Y (INVX2TS)                        0.23       5.07 f
  U1156/Y (XNOR2X1TS)                      0.23       5.30 f
  U602/Y (AO22XLTS)                        0.41       5.71 f
  alu_0_ANS_reg_2_/D (DFFQX1TS)            0.00       5.71 f
  data arrival time                                   5.71

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  alu_0_ANS_reg_2_/CK (DFFQX1TS)           0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -5.71
  -----------------------------------------------------------
  slack (MET)                                         3.95


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_0_ANS_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)       0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)       0.90       0.90 r
  U266/Y (NAND3X1TS)                       0.26       1.15 f
  U687/Y (CLKBUFX2TS)                      0.30       1.45 f
  U685/Y (CLKBUFX2TS)                      0.25       1.70 f
  U796/Y (CLKBUFX2TS)                      0.26       1.97 f
  U792/Y (CLKBUFX2TS)                      0.28       2.24 f
  U412/Y (MX2X1TS)                         0.43       2.67 r
  U263/Y (XOR2XLTS)                        0.44       3.11 r
  U706/Y (NOR2XLTS)                        0.26       3.37 f
  U955/Y (CLKBUFX2TS)                      0.25       3.62 f
  U1018/Y (CLKBUFX2TS)                     0.26       3.88 f
  U1019/Y (AOI22X1TS)                      0.17       4.05 r
  U428/Y (OAI21XLTS)                       0.15       4.20 f
  U1020/Y (XNOR2X1TS)                      0.18       4.38 r
  U606/Y (XOR2XLTS)                        0.29       4.67 f
  U604/Y (AO22XLTS)                        0.41       5.08 f
  alu_0_ANS_reg_1_/D (DFFQX1TS)            0.00       5.08 f
  data arrival time                                   5.08

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  alu_0_ANS_reg_1_/CK (DFFQX1TS)           0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -5.08
  -----------------------------------------------------------
  slack (MET)                                         4.58


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_0_ANS_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)       0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)       0.90       0.90 r
  U266/Y (NAND3X1TS)                       0.26       1.15 f
  U687/Y (CLKBUFX2TS)                      0.30       1.45 f
  U686/Y (CLKBUFX2TS)                      0.22       1.67 f
  U794/Y (CLKBUFX2TS)                      0.26       1.93 f
  U430/Y (MX2X1TS)                         0.41       2.34 f
  U1151/Y (OR2X1TS)                        0.37       2.71 f
  U1152/Y (CLKAND2X2TS)                    0.19       2.90 f
  U607/Y (AO22XLTS)                        0.48       3.38 f
  alu_0_ANS_reg_0_/D (DFFQX1TS)            0.00       3.38 f
  data arrival time                                   3.38

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  alu_0_ANS_reg_0_/CK (DFFQX1TS)           0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -3.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr[8] (input port clocked by clk)
  Endpoint: reg_16_X_DATA_OUT_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  addr[8] (in)                                            0.04       0.09 r
  imem_0/A[8] (imem)                                      0.00       0.09 r
  imem_0/U80/Y (INVX2TS)                                  0.08       0.17 f
  imem_0/U81/Y (CLKBUFX2TS)                               0.25       0.42 f
  imem_0/U88/Y (INVX2TS)                                  0.13       0.55 r
  imem_0/mux_3__mux/SEL[0] (mux_16_1_0)                   0.00       0.55 r
  imem_0/mux_3__mux/U96/Y (CLKBUFX2TS)                    0.17       0.73 r
  imem_0/mux_3__mux/U2/Y (NAND2BXLTS)                     0.26       0.99 r
  imem_0/mux_3__mux/U14/Y (OR2X1TS)                       0.38       1.37 r
  imem_0/mux_3__mux/U38/Y (INVX2TS)                       0.18       1.55 f
  imem_0/mux_3__mux/U126/Y (AOI22X1TS)                    0.21       1.76 r
  imem_0/mux_3__mux/U128/Y (NAND4XLTS)                    0.20       1.97 f
  imem_0/mux_3__mux/U129/Y (OR2X1TS)                      0.40       2.36 f
  imem_0/mux_3__mux/DATA_OUT[11] (mux_16_1_0)             0.00       2.36 f
  imem_0/U258/Y (AOI22X1TS)                               0.23       2.60 r
  imem_0/U259/Y (NAND2X1TS)                               0.13       2.73 f
  imem_0/Q[11] (imem)                                     0.00       2.73 f
  U561/Y (AO22XLTS)                                       0.39       3.12 f
  reg_16_X_DATA_OUT_reg_11_/D (DFFQX1TS)                  0.00       3.12 f
  data arrival time                                                  3.12

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_X_DATA_OUT_reg_11_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: addr[8] (input port clocked by clk)
  Endpoint: reg_16_X_DATA_OUT_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  addr[8] (in)                                            0.04       0.09 r
  imem_0/A[8] (imem)                                      0.00       0.09 r
  imem_0/U80/Y (INVX2TS)                                  0.08       0.17 f
  imem_0/U81/Y (CLKBUFX2TS)                               0.25       0.42 f
  imem_0/U88/Y (INVX2TS)                                  0.13       0.55 r
  imem_0/mux_3__mux/SEL[0] (mux_16_1_0)                   0.00       0.55 r
  imem_0/mux_3__mux/U96/Y (CLKBUFX2TS)                    0.17       0.73 r
  imem_0/mux_3__mux/U2/Y (NAND2BXLTS)                     0.26       0.99 r
  imem_0/mux_3__mux/U14/Y (OR2X1TS)                       0.38       1.37 r
  imem_0/mux_3__mux/U38/Y (INVX2TS)                       0.18       1.55 f
  imem_0/mux_3__mux/U115/Y (AOI22X1TS)                    0.21       1.76 r
  imem_0/mux_3__mux/U117/Y (NAND4XLTS)                    0.20       1.97 f
  imem_0/mux_3__mux/U118/Y (OR2X1TS)                      0.40       2.36 f
  imem_0/mux_3__mux/DATA_OUT[12] (mux_16_1_0)             0.00       2.36 f
  imem_0/U261/Y (AOI22X1TS)                               0.23       2.60 r
  imem_0/U262/Y (NAND2X1TS)                               0.13       2.73 f
  imem_0/Q[12] (imem)                                     0.00       2.73 f
  U560/Y (AO22XLTS)                                       0.39       3.12 f
  reg_16_X_DATA_OUT_reg_12_/D (DFFQX1TS)                  0.00       3.12 f
  data arrival time                                                  3.12

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_X_DATA_OUT_reg_12_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: addr[8] (input port clocked by clk)
  Endpoint: reg_16_X_DATA_OUT_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  addr[8] (in)                                            0.04       0.09 r
  imem_0/A[8] (imem)                                      0.00       0.09 r
  imem_0/U80/Y (INVX2TS)                                  0.08       0.17 f
  imem_0/U81/Y (CLKBUFX2TS)                               0.25       0.42 f
  imem_0/U88/Y (INVX2TS)                                  0.13       0.55 r
  imem_0/mux_3__mux/SEL[0] (mux_16_1_0)                   0.00       0.55 r
  imem_0/mux_3__mux/U96/Y (CLKBUFX2TS)                    0.17       0.73 r
  imem_0/mux_3__mux/U2/Y (NAND2BXLTS)                     0.26       0.99 r
  imem_0/mux_3__mux/U14/Y (OR2X1TS)                       0.38       1.37 r
  imem_0/mux_3__mux/U41/Y (INVX2TS)                       0.18       1.55 f
  imem_0/mux_3__mux/U213/Y (AOI22X1TS)                    0.21       1.76 r
  imem_0/mux_3__mux/U215/Y (NAND4XLTS)                    0.20       1.97 f
  imem_0/mux_3__mux/U216/Y (OR2X1TS)                      0.40       2.36 f
  imem_0/mux_3__mux/DATA_OUT[14] (mux_16_1_0)             0.00       2.36 f
  imem_0/U267/Y (AOI22X1TS)                               0.23       2.60 r
  imem_0/U268/Y (NAND2X1TS)                               0.13       2.73 f
  imem_0/Q[14] (imem)                                     0.00       2.73 f
  U558/Y (AO22XLTS)                                       0.39       3.12 f
  reg_16_X_DATA_OUT_reg_14_/D (DFFQX1TS)                  0.00       3.12 f
  data arrival time                                                  3.12

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_X_DATA_OUT_reg_14_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: addr[8] (input port clocked by clk)
  Endpoint: reg_16_X_DATA_OUT_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  addr[8] (in)                                            0.04       0.09 r
  imem_0/A[8] (imem)                                      0.00       0.09 r
  imem_0/U80/Y (INVX2TS)                                  0.08       0.17 f
  imem_0/U81/Y (CLKBUFX2TS)                               0.25       0.42 f
  imem_0/U88/Y (INVX2TS)                                  0.13       0.55 r
  imem_0/mux_3__mux/SEL[0] (mux_16_1_0)                   0.00       0.55 r
  imem_0/mux_3__mux/U96/Y (CLKBUFX2TS)                    0.17       0.73 r
  imem_0/mux_3__mux/U2/Y (NAND2BXLTS)                     0.26       0.99 r
  imem_0/mux_3__mux/U14/Y (OR2X1TS)                       0.38       1.37 r
  imem_0/mux_3__mux/U39/Y (INVX2TS)                       0.18       1.55 f
  imem_0/mux_3__mux/U235/Y (AOI22X1TS)                    0.21       1.76 r
  imem_0/mux_3__mux/U237/Y (NAND4XLTS)                    0.20       1.97 f
  imem_0/mux_3__mux/U238/Y (OR2X1TS)                      0.40       2.36 f
  imem_0/mux_3__mux/DATA_OUT[0] (mux_16_1_0)              0.00       2.36 f
  imem_0/U225/Y (AOI22X1TS)                               0.23       2.60 r
  imem_0/U226/Y (NAND2X1TS)                               0.13       2.73 f
  imem_0/Q[0] (imem)                                      0.00       2.73 f
  U572/Y (AO22XLTS)                                       0.39       3.12 f
  reg_16_X_DATA_OUT_reg_0_/D (DFFQX1TS)                   0.00       3.12 f
  data arrival time                                                  3.12

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_X_DATA_OUT_reg_0_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: addr[8] (input port clocked by clk)
  Endpoint: reg_16_X_DATA_OUT_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  addr[8] (in)                                            0.04       0.09 r
  imem_0/A[8] (imem)                                      0.00       0.09 r
  imem_0/U80/Y (INVX2TS)                                  0.08       0.17 f
  imem_0/U81/Y (CLKBUFX2TS)                               0.25       0.42 f
  imem_0/U88/Y (INVX2TS)                                  0.13       0.55 r
  imem_0/mux_3__mux/SEL[0] (mux_16_1_0)                   0.00       0.55 r
  imem_0/mux_3__mux/U96/Y (CLKBUFX2TS)                    0.17       0.73 r
  imem_0/mux_3__mux/U2/Y (NAND2BXLTS)                     0.26       0.99 r
  imem_0/mux_3__mux/U14/Y (OR2X1TS)                       0.38       1.37 r
  imem_0/mux_3__mux/U40/Y (INVX2TS)                       0.18       1.55 f
  imem_0/mux_3__mux/U224/Y (AOI22X1TS)                    0.21       1.76 r
  imem_0/mux_3__mux/U226/Y (NAND4XLTS)                    0.20       1.97 f
  imem_0/mux_3__mux/U227/Y (OR2X1TS)                      0.40       2.36 f
  imem_0/mux_3__mux/DATA_OUT[1] (mux_16_1_0)              0.00       2.36 f
  imem_0/U228/Y (AOI22X1TS)                               0.23       2.60 r
  imem_0/U229/Y (NAND2X1TS)                               0.13       2.73 f
  imem_0/Q[1] (imem)                                      0.00       2.73 f
  U571/Y (AO22XLTS)                                       0.39       3.12 f
  reg_16_X_DATA_OUT_reg_1_/D (DFFQX1TS)                   0.00       3.12 f
  data arrival time                                                  3.12

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_X_DATA_OUT_reg_1_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: addr[8] (input port clocked by clk)
  Endpoint: reg_16_X_DATA_OUT_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  addr[8] (in)                                            0.04       0.09 r
  imem_0/A[8] (imem)                                      0.00       0.09 r
  imem_0/U80/Y (INVX2TS)                                  0.08       0.17 f
  imem_0/U81/Y (CLKBUFX2TS)                               0.25       0.42 f
  imem_0/U88/Y (INVX2TS)                                  0.13       0.55 r
  imem_0/mux_3__mux/SEL[0] (mux_16_1_0)                   0.00       0.55 r
  imem_0/mux_3__mux/U96/Y (CLKBUFX2TS)                    0.17       0.73 r
  imem_0/mux_3__mux/U2/Y (NAND2BXLTS)                     0.26       0.99 r
  imem_0/mux_3__mux/U14/Y (OR2X1TS)                       0.38       1.37 r
  imem_0/mux_3__mux/U40/Y (INVX2TS)                       0.18       1.55 f
  imem_0/mux_3__mux/U256/Y (AOI22X1TS)                    0.21       1.76 r
  imem_0/mux_3__mux/U258/Y (NAND4XLTS)                    0.20       1.97 f
  imem_0/mux_3__mux/U259/Y (OR2X1TS)                      0.40       2.36 f
  imem_0/mux_3__mux/DATA_OUT[2] (mux_16_1_0)              0.00       2.36 f
  imem_0/U231/Y (AOI22X1TS)                               0.23       2.60 r
  imem_0/U232/Y (NAND2X1TS)                               0.13       2.73 f
  imem_0/Q[2] (imem)                                      0.00       2.73 f
  U570/Y (AO22XLTS)                                       0.39       3.12 f
  reg_16_X_DATA_OUT_reg_2_/D (DFFQX1TS)                   0.00       3.12 f
  data arrival time                                                  3.12

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_X_DATA_OUT_reg_2_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: addr[8] (input port clocked by clk)
  Endpoint: reg_16_X_DATA_OUT_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  addr[8] (in)                                            0.04       0.09 r
  imem_0/A[8] (imem)                                      0.00       0.09 r
  imem_0/U80/Y (INVX2TS)                                  0.08       0.17 f
  imem_0/U81/Y (CLKBUFX2TS)                               0.25       0.42 f
  imem_0/U88/Y (INVX2TS)                                  0.13       0.55 r
  imem_0/mux_3__mux/SEL[0] (mux_16_1_0)                   0.00       0.55 r
  imem_0/mux_3__mux/U96/Y (CLKBUFX2TS)                    0.17       0.73 r
  imem_0/mux_3__mux/U2/Y (NAND2BXLTS)                     0.26       0.99 r
  imem_0/mux_3__mux/U14/Y (OR2X1TS)                       0.38       1.37 r
  imem_0/mux_3__mux/U38/Y (INVX2TS)                       0.18       1.55 f
  imem_0/mux_3__mux/U104/Y (AOI22X1TS)                    0.21       1.76 r
  imem_0/mux_3__mux/U106/Y (NAND4XLTS)                    0.20       1.97 f
  imem_0/mux_3__mux/U107/Y (OR2X1TS)                      0.40       2.36 f
  imem_0/mux_3__mux/DATA_OUT[3] (mux_16_1_0)              0.00       2.36 f
  imem_0/U234/Y (AOI22X1TS)                               0.23       2.60 r
  imem_0/U235/Y (NAND2X1TS)                               0.13       2.73 f
  imem_0/Q[3] (imem)                                      0.00       2.73 f
  U569/Y (AO22XLTS)                                       0.39       3.12 f
  reg_16_X_DATA_OUT_reg_3_/D (DFFQX1TS)                   0.00       3.12 f
  data arrival time                                                  3.12

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_X_DATA_OUT_reg_3_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: addr[8] (input port clocked by clk)
  Endpoint: reg_16_X_DATA_OUT_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  addr[8] (in)                                            0.04       0.09 r
  imem_0/A[8] (imem)                                      0.00       0.09 r
  imem_0/U80/Y (INVX2TS)                                  0.08       0.17 f
  imem_0/U81/Y (CLKBUFX2TS)                               0.25       0.42 f
  imem_0/U88/Y (INVX2TS)                                  0.13       0.55 r
  imem_0/mux_3__mux/SEL[0] (mux_16_1_0)                   0.00       0.55 r
  imem_0/mux_3__mux/U96/Y (CLKBUFX2TS)                    0.17       0.73 r
  imem_0/mux_3__mux/U2/Y (NAND2BXLTS)                     0.26       0.99 r
  imem_0/mux_3__mux/U14/Y (OR2X1TS)                       0.38       1.37 r
  imem_0/mux_3__mux/U40/Y (INVX2TS)                       0.18       1.55 f
  imem_0/mux_3__mux/U192/Y (AOI22X1TS)                    0.21       1.76 r
  imem_0/mux_3__mux/U194/Y (NAND4XLTS)                    0.20       1.97 f
  imem_0/mux_3__mux/U195/Y (OR2X1TS)                      0.40       2.36 f
  imem_0/mux_3__mux/DATA_OUT[4] (mux_16_1_0)              0.00       2.36 f
  imem_0/U237/Y (AOI22X1TS)                               0.23       2.60 r
  imem_0/U238/Y (NAND2X1TS)                               0.13       2.73 f
  imem_0/Q[4] (imem)                                      0.00       2.73 f
  U568/Y (AO22XLTS)                                       0.39       3.12 f
  reg_16_X_DATA_OUT_reg_4_/D (DFFQX1TS)                   0.00       3.12 f
  data arrival time                                                  3.12

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_X_DATA_OUT_reg_4_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: addr[8] (input port clocked by clk)
  Endpoint: reg_16_X_DATA_OUT_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  addr[8] (in)                                            0.04       0.09 r
  imem_0/A[8] (imem)                                      0.00       0.09 r
  imem_0/U80/Y (INVX2TS)                                  0.08       0.17 f
  imem_0/U81/Y (CLKBUFX2TS)                               0.25       0.42 f
  imem_0/U88/Y (INVX2TS)                                  0.13       0.55 r
  imem_0/mux_3__mux/SEL[0] (mux_16_1_0)                   0.00       0.55 r
  imem_0/mux_3__mux/U96/Y (CLKBUFX2TS)                    0.17       0.73 r
  imem_0/mux_3__mux/U2/Y (NAND2BXLTS)                     0.26       0.99 r
  imem_0/mux_3__mux/U14/Y (OR2X1TS)                       0.38       1.37 r
  imem_0/mux_3__mux/U38/Y (INVX2TS)                       0.18       1.55 f
  imem_0/mux_3__mux/U137/Y (AOI22X1TS)                    0.21       1.76 r
  imem_0/mux_3__mux/U139/Y (NAND4XLTS)                    0.20       1.97 f
  imem_0/mux_3__mux/U140/Y (OR2X1TS)                      0.40       2.36 f
  imem_0/mux_3__mux/DATA_OUT[5] (mux_16_1_0)              0.00       2.36 f
  imem_0/U240/Y (AOI22X1TS)                               0.23       2.60 r
  imem_0/U241/Y (NAND2X1TS)                               0.13       2.73 f
  imem_0/Q[5] (imem)                                      0.00       2.73 f
  U567/Y (AO22XLTS)                                       0.39       3.12 f
  reg_16_X_DATA_OUT_reg_5_/D (DFFQX1TS)                   0.00       3.12 f
  data arrival time                                                  3.12

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_X_DATA_OUT_reg_5_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: addr[8] (input port clocked by clk)
  Endpoint: reg_16_X_DATA_OUT_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  addr[8] (in)                                            0.04       0.09 r
  imem_0/A[8] (imem)                                      0.00       0.09 r
  imem_0/U80/Y (INVX2TS)                                  0.08       0.17 f
  imem_0/U81/Y (CLKBUFX2TS)                               0.25       0.42 f
  imem_0/U88/Y (INVX2TS)                                  0.13       0.55 r
  imem_0/mux_3__mux/SEL[0] (mux_16_1_0)                   0.00       0.55 r
  imem_0/mux_3__mux/U96/Y (CLKBUFX2TS)                    0.17       0.73 r
  imem_0/mux_3__mux/U2/Y (NAND2BXLTS)                     0.26       0.99 r
  imem_0/mux_3__mux/U14/Y (OR2X1TS)                       0.38       1.37 r
  imem_0/mux_3__mux/U41/Y (INVX2TS)                       0.18       1.55 f
  imem_0/mux_3__mux/U181/Y (AOI22X1TS)                    0.21       1.76 r
  imem_0/mux_3__mux/U183/Y (NAND4XLTS)                    0.20       1.97 f
  imem_0/mux_3__mux/U184/Y (OR2X1TS)                      0.40       2.36 f
  imem_0/mux_3__mux/DATA_OUT[6] (mux_16_1_0)              0.00       2.36 f
  imem_0/U243/Y (AOI22X1TS)                               0.23       2.60 r
  imem_0/U244/Y (NAND2X1TS)                               0.13       2.73 f
  imem_0/Q[6] (imem)                                      0.00       2.73 f
  U566/Y (AO22XLTS)                                       0.39       3.12 f
  reg_16_X_DATA_OUT_reg_6_/D (DFFQX1TS)                   0.00       3.12 f
  data arrival time                                                  3.12

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_X_DATA_OUT_reg_6_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: addr[8] (input port clocked by clk)
  Endpoint: reg_16_X_DATA_OUT_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  addr[8] (in)                                            0.04       0.09 r
  imem_0/A[8] (imem)                                      0.00       0.09 r
  imem_0/U80/Y (INVX2TS)                                  0.08       0.17 f
  imem_0/U81/Y (CLKBUFX2TS)                               0.25       0.42 f
  imem_0/U88/Y (INVX2TS)                                  0.13       0.55 r
  imem_0/mux_3__mux/SEL[0] (mux_16_1_0)                   0.00       0.55 r
  imem_0/mux_3__mux/U96/Y (CLKBUFX2TS)                    0.17       0.73 r
  imem_0/mux_3__mux/U2/Y (NAND2BXLTS)                     0.26       0.99 r
  imem_0/mux_3__mux/U14/Y (OR2X1TS)                       0.38       1.37 r
  imem_0/mux_3__mux/U39/Y (INVX2TS)                       0.18       1.55 f
  imem_0/mux_3__mux/U170/Y (AOI22X1TS)                    0.21       1.76 r
  imem_0/mux_3__mux/U172/Y (NAND4XLTS)                    0.20       1.97 f
  imem_0/mux_3__mux/U173/Y (OR2X1TS)                      0.40       2.36 f
  imem_0/mux_3__mux/DATA_OUT[7] (mux_16_1_0)              0.00       2.36 f
  imem_0/U246/Y (AOI22X1TS)                               0.23       2.60 r
  imem_0/U247/Y (NAND2X1TS)                               0.13       2.73 f
  imem_0/Q[7] (imem)                                      0.00       2.73 f
  U565/Y (AO22XLTS)                                       0.39       3.12 f
  reg_16_X_DATA_OUT_reg_7_/D (DFFQX1TS)                   0.00       3.12 f
  data arrival time                                                  3.12

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_X_DATA_OUT_reg_7_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: addr[8] (input port clocked by clk)
  Endpoint: reg_16_X_DATA_OUT_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  addr[8] (in)                                            0.04       0.09 r
  imem_0/A[8] (imem)                                      0.00       0.09 r
  imem_0/U80/Y (INVX2TS)                                  0.08       0.17 f
  imem_0/U81/Y (CLKBUFX2TS)                               0.25       0.42 f
  imem_0/U88/Y (INVX2TS)                                  0.13       0.55 r
  imem_0/mux_3__mux/SEL[0] (mux_16_1_0)                   0.00       0.55 r
  imem_0/mux_3__mux/U96/Y (CLKBUFX2TS)                    0.17       0.73 r
  imem_0/mux_3__mux/U2/Y (NAND2BXLTS)                     0.26       0.99 r
  imem_0/mux_3__mux/U14/Y (OR2X1TS)                       0.38       1.37 r
  imem_0/mux_3__mux/U41/Y (INVX2TS)                       0.18       1.55 f
  imem_0/mux_3__mux/U246/Y (AOI22X1TS)                    0.21       1.76 r
  imem_0/mux_3__mux/U248/Y (NAND4XLTS)                    0.20       1.97 f
  imem_0/mux_3__mux/U86/Y (OR2X1TS)                       0.40       2.36 f
  imem_0/mux_3__mux/DATA_OUT[8] (mux_16_1_0)              0.00       2.36 f
  imem_0/U249/Y (AOI22X1TS)                               0.23       2.60 r
  imem_0/U250/Y (NAND2X1TS)                               0.13       2.73 f
  imem_0/Q[8] (imem)                                      0.00       2.73 f
  U564/Y (AO22XLTS)                                       0.39       3.12 f
  reg_16_X_DATA_OUT_reg_8_/D (DFFQX1TS)                   0.00       3.12 f
  data arrival time                                                  3.12

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_X_DATA_OUT_reg_8_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: addr[8] (input port clocked by clk)
  Endpoint: reg_16_X_DATA_OUT_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  addr[8] (in)                                            0.04       0.09 r
  imem_0/A[8] (imem)                                      0.00       0.09 r
  imem_0/U80/Y (INVX2TS)                                  0.08       0.17 f
  imem_0/U81/Y (CLKBUFX2TS)                               0.25       0.42 f
  imem_0/U88/Y (INVX2TS)                                  0.13       0.55 r
  imem_0/mux_3__mux/SEL[0] (mux_16_1_0)                   0.00       0.55 r
  imem_0/mux_3__mux/U96/Y (CLKBUFX2TS)                    0.17       0.73 r
  imem_0/mux_3__mux/U2/Y (NAND2BXLTS)                     0.26       0.99 r
  imem_0/mux_3__mux/U14/Y (OR2X1TS)                       0.38       1.37 r
  imem_0/mux_3__mux/U39/Y (INVX2TS)                       0.18       1.55 f
  imem_0/mux_3__mux/U267/Y (AOI22X1TS)                    0.21       1.76 r
  imem_0/mux_3__mux/U269/Y (NAND4XLTS)                    0.20       1.97 f
  imem_0/mux_3__mux/U270/Y (OR2X1TS)                      0.40       2.36 f
  imem_0/mux_3__mux/DATA_OUT[9] (mux_16_1_0)              0.00       2.36 f
  imem_0/U252/Y (AOI22X1TS)                               0.23       2.60 r
  imem_0/U253/Y (NAND2X1TS)                               0.13       2.73 f
  imem_0/Q[9] (imem)                                      0.00       2.73 f
  U563/Y (AO22XLTS)                                       0.39       3.12 f
  reg_16_X_DATA_OUT_reg_9_/D (DFFQX1TS)                   0.00       3.12 f
  data arrival time                                                  3.12

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_X_DATA_OUT_reg_9_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: addr[8] (input port clocked by clk)
  Endpoint: reg_16_X_DATA_OUT_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  addr[8] (in)                                            0.04       0.09 r
  imem_0/A[8] (imem)                                      0.00       0.09 r
  imem_0/U80/Y (INVX2TS)                                  0.08       0.17 f
  imem_0/U81/Y (CLKBUFX2TS)                               0.25       0.42 f
  imem_0/U88/Y (INVX2TS)                                  0.13       0.55 r
  imem_0/mux_3__mux/SEL[0] (mux_16_1_0)                   0.00       0.55 r
  imem_0/mux_3__mux/U96/Y (CLKBUFX2TS)                    0.17       0.73 r
  imem_0/mux_3__mux/U2/Y (NAND2BXLTS)                     0.26       0.99 r
  imem_0/mux_3__mux/U14/Y (OR2X1TS)                       0.38       1.37 r
  imem_0/mux_3__mux/U41/Y (INVX2TS)                       0.18       1.55 f
  imem_0/mux_3__mux/U148/Y (AOI22X1TS)                    0.21       1.76 r
  imem_0/mux_3__mux/U150/Y (NAND4XLTS)                    0.20       1.97 f
  imem_0/mux_3__mux/U151/Y (OR2X1TS)                      0.40       2.36 f
  imem_0/mux_3__mux/DATA_OUT[10] (mux_16_1_0)             0.00       2.36 f
  imem_0/U255/Y (AOI22X1TS)                               0.23       2.60 r
  imem_0/U256/Y (NAND2X1TS)                               0.13       2.73 f
  imem_0/Q[10] (imem)                                     0.00       2.73 f
  U562/Y (AO22XLTS)                                       0.39       3.12 f
  reg_16_X_DATA_OUT_reg_10_/D (DFFQX1TS)                  0.00       3.12 f
  data arrival time                                                  3.12

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_X_DATA_OUT_reg_10_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: addr[8] (input port clocked by clk)
  Endpoint: reg_16_X_DATA_OUT_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  addr[8] (in)                                            0.04       0.09 r
  imem_0/A[8] (imem)                                      0.00       0.09 r
  imem_0/U80/Y (INVX2TS)                                  0.08       0.17 f
  imem_0/U81/Y (CLKBUFX2TS)                               0.25       0.42 f
  imem_0/U88/Y (INVX2TS)                                  0.13       0.55 r
  imem_0/mux_3__mux/SEL[0] (mux_16_1_0)                   0.00       0.55 r
  imem_0/mux_3__mux/U96/Y (CLKBUFX2TS)                    0.17       0.73 r
  imem_0/mux_3__mux/U2/Y (NAND2BXLTS)                     0.26       0.99 r
  imem_0/mux_3__mux/U14/Y (OR2X1TS)                       0.38       1.37 r
  imem_0/mux_3__mux/U40/Y (INVX2TS)                       0.18       1.55 f
  imem_0/mux_3__mux/U159/Y (AOI22X1TS)                    0.21       1.76 r
  imem_0/mux_3__mux/U161/Y (NAND4XLTS)                    0.20       1.97 f
  imem_0/mux_3__mux/U162/Y (OR2X1TS)                      0.40       2.36 f
  imem_0/mux_3__mux/DATA_OUT[13] (mux_16_1_0)             0.00       2.36 f
  imem_0/U264/Y (AOI22X1TS)                               0.23       2.60 r
  imem_0/U265/Y (NAND2X1TS)                               0.13       2.73 f
  imem_0/Q[13] (imem)                                     0.00       2.73 f
  U559/Y (AO22XLTS)                                       0.39       3.12 f
  reg_16_X_DATA_OUT_reg_13_/D (DFFQX1TS)                  0.00       3.12 f
  data arrival time                                                  3.12

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_X_DATA_OUT_reg_13_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: addr[8] (input port clocked by clk)
  Endpoint: reg_16_X_DATA_OUT_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  addr[8] (in)                                            0.04       0.09 r
  imem_0/A[8] (imem)                                      0.00       0.09 r
  imem_0/U80/Y (INVX2TS)                                  0.08       0.17 f
  imem_0/U81/Y (CLKBUFX2TS)                               0.25       0.42 f
  imem_0/U88/Y (INVX2TS)                                  0.13       0.55 r
  imem_0/mux_3__mux/SEL[0] (mux_16_1_0)                   0.00       0.55 r
  imem_0/mux_3__mux/U96/Y (CLKBUFX2TS)                    0.17       0.73 r
  imem_0/mux_3__mux/U2/Y (NAND2BXLTS)                     0.26       0.99 r
  imem_0/mux_3__mux/U14/Y (OR2X1TS)                       0.38       1.37 r
  imem_0/mux_3__mux/U39/Y (INVX2TS)                       0.18       1.55 f
  imem_0/mux_3__mux/U203/Y (AOI22X1TS)                    0.21       1.76 r
  imem_0/mux_3__mux/U205/Y (NAND4XLTS)                    0.20       1.97 f
  imem_0/mux_3__mux/U85/Y (OR2X1TS)                       0.40       2.36 f
  imem_0/mux_3__mux/DATA_OUT[15] (mux_16_1_0)             0.00       2.36 f
  imem_0/U270/Y (AOI22X1TS)                               0.23       2.60 r
  imem_0/U271/Y (NAND2X1TS)                               0.13       2.73 f
  imem_0/Q[15] (imem)                                     0.00       2.73 f
  U557/Y (AO22XLTS)                                       0.39       3.12 f
  reg_16_X_DATA_OUT_reg_15_/D (DFFQX1TS)                  0.00       3.12 f
  data arrival time                                                  3.12

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_X_DATA_OUT_reg_15_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_Y_DATA_OUT_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)                      0.90       0.90 r
  U266/Y (NAND3X1TS)                                      0.26       1.15 f
  U687/Y (CLKBUFX2TS)                                     0.30       1.45 f
  U1052/Y (CLKBUFX2TS)                                    0.26       1.71 f
  U251/Y (NOR2XLTS)                                       0.38       2.09 r
  U1198/Y (CLKBUFX2TS)                                    0.33       2.43 r
  U1199/Y (CLKBUFX2TS)                                    0.18       2.61 r
  U1200/Y (CLKBUFX2TS)                                    0.17       2.78 r
  U553/Y (AO22XLTS)                                       0.20       2.98 r
  reg_38_Y_DATA_OUT_reg_15_/D (DFFQX1TS)                  0.00       2.98 r
  data arrival time                                                  2.98

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_Y_DATA_OUT_reg_15_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.26       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                        6.76


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_Y_DATA_OUT_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)                      0.90       0.90 r
  U266/Y (NAND3X1TS)                                      0.26       1.15 f
  U687/Y (CLKBUFX2TS)                                     0.30       1.45 f
  U1052/Y (CLKBUFX2TS)                                    0.26       1.71 f
  U251/Y (NOR2XLTS)                                       0.38       2.09 r
  U1198/Y (CLKBUFX2TS)                                    0.33       2.43 r
  U1199/Y (CLKBUFX2TS)                                    0.18       2.61 r
  U1200/Y (CLKBUFX2TS)                                    0.17       2.78 r
  U551/Y (AO22XLTS)                                       0.20       2.98 r
  reg_38_Y_DATA_OUT_reg_13_/D (DFFQX1TS)                  0.00       2.98 r
  data arrival time                                                  2.98

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_Y_DATA_OUT_reg_13_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.26       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                        6.76


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_Y_DATA_OUT_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)                      0.90       0.90 r
  U266/Y (NAND3X1TS)                                      0.26       1.15 f
  U687/Y (CLKBUFX2TS)                                     0.30       1.45 f
  U1052/Y (CLKBUFX2TS)                                    0.26       1.71 f
  U251/Y (NOR2XLTS)                                       0.38       2.09 r
  U1198/Y (CLKBUFX2TS)                                    0.33       2.43 r
  U1199/Y (CLKBUFX2TS)                                    0.18       2.61 r
  U1200/Y (CLKBUFX2TS)                                    0.17       2.78 r
  U540/Y (AO22XLTS)                                       0.20       2.98 r
  reg_38_Y_DATA_OUT_reg_2_/D (DFFQX1TS)                   0.00       2.98 r
  data arrival time                                                  2.98

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_Y_DATA_OUT_reg_2_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.26       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                        6.76


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_Y_DATA_OUT_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)                      0.90       0.90 r
  U266/Y (NAND3X1TS)                                      0.26       1.15 f
  U687/Y (CLKBUFX2TS)                                     0.30       1.45 f
  U1052/Y (CLKBUFX2TS)                                    0.26       1.71 f
  U251/Y (NOR2XLTS)                                       0.38       2.09 r
  U1198/Y (CLKBUFX2TS)                                    0.33       2.43 r
  U1199/Y (CLKBUFX2TS)                                    0.18       2.61 r
  U550/Y (AO22XLTS)                                       0.21       2.81 r
  reg_38_Y_DATA_OUT_reg_12_/D (DFFQX1TS)                  0.00       2.81 r
  data arrival time                                                  2.81

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_Y_DATA_OUT_reg_12_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.26       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        6.92


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_Y_DATA_OUT_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)                      0.90       0.90 r
  U266/Y (NAND3X1TS)                                      0.26       1.15 f
  U687/Y (CLKBUFX2TS)                                     0.30       1.45 f
  U1052/Y (CLKBUFX2TS)                                    0.26       1.71 f
  U251/Y (NOR2XLTS)                                       0.38       2.09 r
  U1198/Y (CLKBUFX2TS)                                    0.33       2.43 r
  U1199/Y (CLKBUFX2TS)                                    0.18       2.61 r
  U549/Y (AO22XLTS)                                       0.21       2.81 r
  reg_38_Y_DATA_OUT_reg_10_/D (DFFQX1TS)                  0.00       2.81 r
  data arrival time                                                  2.81

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_Y_DATA_OUT_reg_10_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.26       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        6.92


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_Y_DATA_OUT_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)                      0.90       0.90 r
  U266/Y (NAND3X1TS)                                      0.26       1.15 f
  U687/Y (CLKBUFX2TS)                                     0.30       1.45 f
  U1052/Y (CLKBUFX2TS)                                    0.26       1.71 f
  U251/Y (NOR2XLTS)                                       0.38       2.09 r
  U1198/Y (CLKBUFX2TS)                                    0.33       2.43 r
  U1199/Y (CLKBUFX2TS)                                    0.18       2.61 r
  U552/Y (AO22XLTS)                                       0.21       2.81 r
  reg_38_Y_DATA_OUT_reg_14_/D (DFFQX1TS)                  0.00       2.81 r
  data arrival time                                                  2.81

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_Y_DATA_OUT_reg_14_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.26       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        6.92


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_Y_DATA_OUT_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)                      0.90       0.90 r
  U266/Y (NAND3X1TS)                                      0.26       1.15 f
  U687/Y (CLKBUFX2TS)                                     0.30       1.45 f
  U1052/Y (CLKBUFX2TS)                                    0.26       1.71 f
  U251/Y (NOR2XLTS)                                       0.38       2.09 r
  U1198/Y (CLKBUFX2TS)                                    0.33       2.43 r
  U1203/Y (CLKBUFX2TS)                                    0.18       2.61 r
  U545/Y (AO22XLTS)                                       0.21       2.81 r
  reg_38_Y_DATA_OUT_reg_5_/D (DFFQX1TS)                   0.00       2.81 r
  data arrival time                                                  2.81

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_Y_DATA_OUT_reg_5_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.26       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        6.93


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_Y_DATA_OUT_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)                      0.90       0.90 r
  U266/Y (NAND3X1TS)                                      0.26       1.15 f
  U687/Y (CLKBUFX2TS)                                     0.30       1.45 f
  U1052/Y (CLKBUFX2TS)                                    0.26       1.71 f
  U251/Y (NOR2XLTS)                                       0.38       2.09 r
  U1198/Y (CLKBUFX2TS)                                    0.33       2.43 r
  U1203/Y (CLKBUFX2TS)                                    0.18       2.61 r
  U543/Y (AO22XLTS)                                       0.21       2.81 r
  reg_38_Y_DATA_OUT_reg_7_/D (DFFQX1TS)                   0.00       2.81 r
  data arrival time                                                  2.81

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_Y_DATA_OUT_reg_7_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.26       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        6.93


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_Y_DATA_OUT_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)                      0.90       0.90 r
  U266/Y (NAND3X1TS)                                      0.26       1.15 f
  U687/Y (CLKBUFX2TS)                                     0.30       1.45 f
  U1052/Y (CLKBUFX2TS)                                    0.26       1.71 f
  U251/Y (NOR2XLTS)                                       0.38       2.09 r
  U1198/Y (CLKBUFX2TS)                                    0.33       2.43 r
  U1216/Y (CLKBUFX2TS)                                    0.18       2.60 r
  U546/Y (AO22XLTS)                                       0.21       2.81 r
  reg_38_Y_DATA_OUT_reg_6_/D (DFFQX1TS)                   0.00       2.81 r
  data arrival time                                                  2.81

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_Y_DATA_OUT_reg_6_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.26       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        6.93


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_Y_DATA_OUT_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)                      0.90       0.90 r
  U266/Y (NAND3X1TS)                                      0.26       1.15 f
  U687/Y (CLKBUFX2TS)                                     0.30       1.45 f
  U1052/Y (CLKBUFX2TS)                                    0.26       1.71 f
  U251/Y (NOR2XLTS)                                       0.38       2.09 r
  U1198/Y (CLKBUFX2TS)                                    0.33       2.43 r
  U1206/Y (CLKBUFX2TS)                                    0.18       2.60 r
  U542/Y (AO22XLTS)                                       0.21       2.81 r
  reg_38_Y_DATA_OUT_reg_3_/D (DFFQX1TS)                   0.00       2.81 r
  data arrival time                                                  2.81

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_Y_DATA_OUT_reg_3_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.26       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        6.93


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_Y_DATA_OUT_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)                      0.90       0.90 r
  U266/Y (NAND3X1TS)                                      0.26       1.15 f
  U687/Y (CLKBUFX2TS)                                     0.30       1.45 f
  U1052/Y (CLKBUFX2TS)                                    0.26       1.71 f
  U251/Y (NOR2XLTS)                                       0.38       2.09 r
  U1056/Y (CLKBUFX2TS)                                    0.33       2.42 r
  U1193/Y (CLKBUFX2TS)                                    0.18       2.60 r
  U548/Y (AO22XLTS)                                       0.21       2.81 r
  reg_38_Y_DATA_OUT_reg_11_/D (DFFQX1TS)                  0.00       2.81 r
  data arrival time                                                  2.81

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_Y_DATA_OUT_reg_11_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.26       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        6.93


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_Y_DATA_OUT_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)                      0.90       0.90 r
  U266/Y (NAND3X1TS)                                      0.26       1.15 f
  U687/Y (CLKBUFX2TS)                                     0.30       1.45 f
  U1052/Y (CLKBUFX2TS)                                    0.26       1.71 f
  U251/Y (NOR2XLTS)                                       0.38       2.09 r
  U1056/Y (CLKBUFX2TS)                                    0.33       2.42 r
  U1193/Y (CLKBUFX2TS)                                    0.18       2.60 r
  U539/Y (AO22XLTS)                                       0.21       2.81 r
  reg_38_Y_DATA_OUT_reg_1_/D (DFFQX1TS)                   0.00       2.81 r
  data arrival time                                                  2.81

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_Y_DATA_OUT_reg_1_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.26       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        6.93


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_Y_DATA_OUT_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)                      0.90       0.90 r
  U266/Y (NAND3X1TS)                                      0.26       1.15 f
  U687/Y (CLKBUFX2TS)                                     0.30       1.45 f
  U1052/Y (CLKBUFX2TS)                                    0.26       1.71 f
  U251/Y (NOR2XLTS)                                       0.38       2.09 r
  U1056/Y (CLKBUFX2TS)                                    0.33       2.42 r
  U1193/Y (CLKBUFX2TS)                                    0.18       2.60 r
  U538/Y (AO22XLTS)                                       0.21       2.81 r
  reg_38_Y_DATA_OUT_reg_0_/D (DFFQX1TS)                   0.00       2.81 r
  data arrival time                                                  2.81

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_Y_DATA_OUT_reg_0_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.26       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        6.93


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_Y_DATA_OUT_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)                      0.90       0.90 r
  U266/Y (NAND3X1TS)                                      0.26       1.15 f
  U687/Y (CLKBUFX2TS)                                     0.30       1.45 f
  U1052/Y (CLKBUFX2TS)                                    0.26       1.71 f
  U251/Y (NOR2XLTS)                                       0.38       2.09 r
  U1056/Y (CLKBUFX2TS)                                    0.33       2.42 r
  U1193/Y (CLKBUFX2TS)                                    0.18       2.60 r
  U547/Y (AO22XLTS)                                       0.21       2.81 r
  reg_38_Y_DATA_OUT_reg_9_/D (DFFQX1TS)                   0.00       2.81 r
  data arrival time                                                  2.81

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_Y_DATA_OUT_reg_9_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.26       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        6.93


  Startpoint: presentState_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_M_DATA_OUT_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  presentState_reg_1_/Q (DFFQX1TS)                        0.73       0.73 f
  U610/Y (INVX2TS)                                        0.11       0.84 r
  U651/Y (AO21XLTS)                                       0.48       1.32 r
  U652/Y (INVX2TS)                                        0.23       1.55 f
  U613/Y (INVX2TS)                                        0.11       1.66 r
  U1130/Y (AOI21X1TS)                                     0.13       1.79 f
  U1134/Y (CLKBUFX2TS)                                    0.24       2.03 f
  U1131/Y (CLKBUFX2TS)                                    0.23       2.26 f
  U1133/Y (AO22XLTS)                                      0.40       2.66 f
  reg_38_M_DATA_OUT_reg_17_/D (DFFQX1TS)                  0.00       2.66 f
  data arrival time                                                  2.66

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_M_DATA_OUT_reg_17_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        7.01


  Startpoint: presentState_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_M_DATA_OUT_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  presentState_reg_1_/Q (DFFQX1TS)                        0.73       0.73 f
  U610/Y (INVX2TS)                                        0.11       0.84 r
  U651/Y (AO21XLTS)                                       0.48       1.32 r
  U652/Y (INVX2TS)                                        0.23       1.55 f
  U613/Y (INVX2TS)                                        0.11       1.66 r
  U1130/Y (AOI21X1TS)                                     0.13       1.79 f
  U1134/Y (CLKBUFX2TS)                                    0.24       2.03 f
  U1131/Y (CLKBUFX2TS)                                    0.23       2.26 f
  U1145/Y (AO22XLTS)                                      0.40       2.66 f
  reg_38_M_DATA_OUT_reg_0_/D (DFFQX1TS)                   0.00       2.66 f
  data arrival time                                                  2.66

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_M_DATA_OUT_reg_0_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        7.01


  Startpoint: presentState_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_M_DATA_OUT_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  presentState_reg_1_/Q (DFFQX1TS)                        0.73       0.73 f
  U610/Y (INVX2TS)                                        0.11       0.84 r
  U651/Y (AO21XLTS)                                       0.48       1.32 r
  U652/Y (INVX2TS)                                        0.23       1.55 f
  U613/Y (INVX2TS)                                        0.11       1.66 r
  U1130/Y (AOI21X1TS)                                     0.13       1.79 f
  U1134/Y (CLKBUFX2TS)                                    0.24       2.03 f
  U1135/Y (CLKBUFX2TS)                                    0.23       2.26 f
  U1149/Y (AO22XLTS)                                      0.40       2.66 f
  reg_38_M_DATA_OUT_reg_1_/D (DFFQX1TS)                   0.00       2.66 f
  data arrival time                                                  2.66

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_M_DATA_OUT_reg_1_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        7.01


  Startpoint: presentState_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_M_DATA_OUT_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  presentState_reg_1_/Q (DFFQX1TS)                        0.73       0.73 f
  U610/Y (INVX2TS)                                        0.11       0.84 r
  U651/Y (AO21XLTS)                                       0.48       1.32 r
  U652/Y (INVX2TS)                                        0.23       1.55 f
  U613/Y (INVX2TS)                                        0.11       1.66 r
  U1130/Y (AOI21X1TS)                                     0.13       1.79 f
  U1134/Y (CLKBUFX2TS)                                    0.24       2.03 f
  U1135/Y (CLKBUFX2TS)                                    0.23       2.26 f
  U1141/Y (AO22XLTS)                                      0.40       2.66 f
  reg_38_M_DATA_OUT_reg_2_/D (DFFQX1TS)                   0.00       2.66 f
  data arrival time                                                  2.66

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_M_DATA_OUT_reg_2_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        7.01


  Startpoint: presentState_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_M_DATA_OUT_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  presentState_reg_1_/Q (DFFQX1TS)                        0.73       0.73 f
  U610/Y (INVX2TS)                                        0.11       0.84 r
  U651/Y (AO21XLTS)                                       0.48       1.32 r
  U652/Y (INVX2TS)                                        0.23       1.55 f
  U613/Y (INVX2TS)                                        0.11       1.66 r
  U1130/Y (AOI21X1TS)                                     0.13       1.79 f
  U1134/Y (CLKBUFX2TS)                                    0.24       2.03 f
  U1135/Y (CLKBUFX2TS)                                    0.23       2.26 f
  U1137/Y (AO22XLTS)                                      0.40       2.66 f
  reg_38_M_DATA_OUT_reg_3_/D (DFFQX1TS)                   0.00       2.66 f
  data arrival time                                                  2.66

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_M_DATA_OUT_reg_3_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        7.01


  Startpoint: presentState_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_M_DATA_OUT_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  presentState_reg_1_/Q (DFFQX1TS)                        0.73       0.73 f
  U610/Y (INVX2TS)                                        0.11       0.84 r
  U651/Y (AO21XLTS)                                       0.48       1.32 r
  U652/Y (INVX2TS)                                        0.23       1.55 f
  U613/Y (INVX2TS)                                        0.11       1.66 r
  U1130/Y (AOI21X1TS)                                     0.13       1.79 f
  U1134/Y (CLKBUFX2TS)                                    0.24       2.03 f
  U1135/Y (CLKBUFX2TS)                                    0.23       2.26 f
  U1150/Y (AO22XLTS)                                      0.40       2.66 f
  reg_38_M_DATA_OUT_reg_4_/D (DFFQX1TS)                   0.00       2.66 f
  data arrival time                                                  2.66

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_M_DATA_OUT_reg_4_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        7.01


  Startpoint: presentState_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_M_DATA_OUT_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  presentState_reg_1_/Q (DFFQX1TS)                        0.73       0.73 f
  U610/Y (INVX2TS)                                        0.11       0.84 r
  U651/Y (AO21XLTS)                                       0.48       1.32 r
  U652/Y (INVX2TS)                                        0.23       1.55 f
  U613/Y (INVX2TS)                                        0.11       1.66 r
  U1130/Y (AOI21X1TS)                                     0.13       1.79 f
  U1134/Y (CLKBUFX2TS)                                    0.24       2.03 f
  U1131/Y (CLKBUFX2TS)                                    0.23       2.26 f
  U1147/Y (AO22XLTS)                                      0.40       2.66 f
  reg_38_M_DATA_OUT_reg_5_/D (DFFQX1TS)                   0.00       2.66 f
  data arrival time                                                  2.66

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_M_DATA_OUT_reg_5_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        7.01


  Startpoint: presentState_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_M_DATA_OUT_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  presentState_reg_1_/Q (DFFQX1TS)                        0.73       0.73 f
  U610/Y (INVX2TS)                                        0.11       0.84 r
  U651/Y (AO21XLTS)                                       0.48       1.32 r
  U652/Y (INVX2TS)                                        0.23       1.55 f
  U613/Y (INVX2TS)                                        0.11       1.66 r
  U1130/Y (AOI21X1TS)                                     0.13       1.79 f
  U1134/Y (CLKBUFX2TS)                                    0.24       2.03 f
  U1131/Y (CLKBUFX2TS)                                    0.23       2.26 f
  U1144/Y (AO22XLTS)                                      0.40       2.66 f
  reg_38_M_DATA_OUT_reg_8_/D (DFFQX1TS)                   0.00       2.66 f
  data arrival time                                                  2.66

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_M_DATA_OUT_reg_8_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        7.01


  Startpoint: presentState_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_M_DATA_OUT_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  presentState_reg_1_/Q (DFFQX1TS)                        0.73       0.73 f
  U610/Y (INVX2TS)                                        0.11       0.84 r
  U651/Y (AO21XLTS)                                       0.48       1.32 r
  U652/Y (INVX2TS)                                        0.23       1.55 f
  U613/Y (INVX2TS)                                        0.11       1.66 r
  U1130/Y (AOI21X1TS)                                     0.13       1.79 f
  U1134/Y (CLKBUFX2TS)                                    0.24       2.03 f
  U1138/Y (CLKBUFX2TS)                                    0.23       2.26 f
  U1142/Y (AO22XLTS)                                      0.40       2.66 f
  reg_38_M_DATA_OUT_reg_9_/D (DFFQX1TS)                   0.00       2.66 f
  data arrival time                                                  2.66

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_M_DATA_OUT_reg_9_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        7.01


  Startpoint: presentState_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_M_DATA_OUT_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  presentState_reg_1_/Q (DFFQX1TS)                        0.73       0.73 f
  U610/Y (INVX2TS)                                        0.11       0.84 r
  U651/Y (AO21XLTS)                                       0.48       1.32 r
  U652/Y (INVX2TS)                                        0.23       1.55 f
  U613/Y (INVX2TS)                                        0.11       1.66 r
  U1130/Y (AOI21X1TS)                                     0.13       1.79 f
  U1134/Y (CLKBUFX2TS)                                    0.24       2.03 f
  U1138/Y (CLKBUFX2TS)                                    0.23       2.26 f
  U1148/Y (AO22XLTS)                                      0.40       2.66 f
  reg_38_M_DATA_OUT_reg_10_/D (DFFQX1TS)                  0.00       2.66 f
  data arrival time                                                  2.66

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_M_DATA_OUT_reg_10_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        7.01


  Startpoint: presentState_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_M_DATA_OUT_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  presentState_reg_1_/Q (DFFQX1TS)                        0.73       0.73 f
  U610/Y (INVX2TS)                                        0.11       0.84 r
  U651/Y (AO21XLTS)                                       0.48       1.32 r
  U652/Y (INVX2TS)                                        0.23       1.55 f
  U613/Y (INVX2TS)                                        0.11       1.66 r
  U1130/Y (AOI21X1TS)                                     0.13       1.79 f
  U1134/Y (CLKBUFX2TS)                                    0.24       2.03 f
  U1138/Y (CLKBUFX2TS)                                    0.23       2.26 f
  U1140/Y (AO22XLTS)                                      0.40       2.66 f
  reg_38_M_DATA_OUT_reg_11_/D (DFFQX1TS)                  0.00       2.66 f
  data arrival time                                                  2.66

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_M_DATA_OUT_reg_11_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        7.01


  Startpoint: presentState_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_M_DATA_OUT_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  presentState_reg_1_/Q (DFFQX1TS)                        0.73       0.73 f
  U610/Y (INVX2TS)                                        0.11       0.84 r
  U651/Y (AO21XLTS)                                       0.48       1.32 r
  U652/Y (INVX2TS)                                        0.23       1.55 f
  U613/Y (INVX2TS)                                        0.11       1.66 r
  U1130/Y (AOI21X1TS)                                     0.13       1.79 f
  U1134/Y (CLKBUFX2TS)                                    0.24       2.03 f
  U1138/Y (CLKBUFX2TS)                                    0.23       2.26 f
  U1146/Y (AO22XLTS)                                      0.40       2.66 f
  reg_38_M_DATA_OUT_reg_12_/D (DFFQX1TS)                  0.00       2.66 f
  data arrival time                                                  2.66

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_M_DATA_OUT_reg_12_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        7.01


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_Y_DATA_OUT_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)                      0.90       0.90 r
  U266/Y (NAND3X1TS)                                      0.26       1.15 f
  U687/Y (CLKBUFX2TS)                                     0.30       1.45 f
  U1052/Y (CLKBUFX2TS)                                    0.26       1.71 f
  U251/Y (NOR2XLTS)                                       0.38       2.09 r
  U1056/Y (CLKBUFX2TS)                                    0.33       2.42 r
  U556/Y (AO22XLTS)                                       0.21       2.63 r
  reg_38_Y_DATA_OUT_reg_16_/D (DFFQX1TS)                  0.00       2.63 r
  data arrival time                                                  2.63

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_Y_DATA_OUT_reg_16_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.26       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                        7.10


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_Y_DATA_OUT_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)                      0.90       0.90 r
  U266/Y (NAND3X1TS)                                      0.26       1.15 f
  U687/Y (CLKBUFX2TS)                                     0.30       1.45 f
  U1052/Y (CLKBUFX2TS)                                    0.26       1.71 f
  U251/Y (NOR2XLTS)                                       0.38       2.09 r
  U1205/Y (CLKBUFX2TS)                                    0.33       2.42 r
  U555/Y (AO22XLTS)                                       0.21       2.63 r
  reg_38_Y_DATA_OUT_reg_17_/D (DFFQX1TS)                  0.00       2.63 r
  data arrival time                                                  2.63

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_Y_DATA_OUT_reg_17_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.26       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                        7.11


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_Y_DATA_OUT_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)                      0.90       0.90 r
  U266/Y (NAND3X1TS)                                      0.26       1.15 f
  U687/Y (CLKBUFX2TS)                                     0.30       1.45 f
  U1052/Y (CLKBUFX2TS)                                    0.26       1.71 f
  U251/Y (NOR2XLTS)                                       0.38       2.09 r
  U1205/Y (CLKBUFX2TS)                                    0.33       2.42 r
  U544/Y (AO22XLTS)                                       0.21       2.63 r
  reg_38_Y_DATA_OUT_reg_8_/D (DFFQX1TS)                   0.00       2.63 r
  data arrival time                                                  2.63

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_Y_DATA_OUT_reg_8_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.26       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                        7.11


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_Y_DATA_OUT_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_2_/QN (DFFTRX1TS)                      0.90       0.90 r
  U266/Y (NAND3X1TS)                                      0.26       1.15 f
  U687/Y (CLKBUFX2TS)                                     0.30       1.45 f
  U1052/Y (CLKBUFX2TS)                                    0.26       1.71 f
  U251/Y (NOR2XLTS)                                       0.38       2.09 r
  U1205/Y (CLKBUFX2TS)                                    0.33       2.42 r
  U541/Y (AO22XLTS)                                       0.21       2.63 r
  reg_38_Y_DATA_OUT_reg_4_/D (DFFQX1TS)                   0.00       2.63 r
  data arrival time                                                  2.63

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_Y_DATA_OUT_reg_4_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.26       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                        7.11


  Startpoint: presentState_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_M_DATA_OUT_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  presentState_reg_1_/Q (DFFQX1TS)                        0.73       0.73 f
  U610/Y (INVX2TS)                                        0.11       0.84 r
  U651/Y (AO21XLTS)                                       0.48       1.32 r
  U652/Y (INVX2TS)                                        0.23       1.55 f
  U613/Y (INVX2TS)                                        0.11       1.66 r
  U1130/Y (AOI21X1TS)                                     0.13       1.79 f
  U1134/Y (CLKBUFX2TS)                                    0.24       2.03 f
  U1214/Y (AO22XLTS)                                      0.40       2.43 f
  reg_38_M_DATA_OUT_reg_7_/D (DFFQX1TS)                   0.00       2.43 f
  data arrival time                                                  2.43

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_M_DATA_OUT_reg_7_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (MET)                                                        7.23


  Startpoint: presentState_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_M_DATA_OUT_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  presentState_reg_1_/Q (DFFQX1TS)                        0.73       0.73 f
  U610/Y (INVX2TS)                                        0.11       0.84 r
  U651/Y (AO21XLTS)                                       0.48       1.32 r
  U652/Y (INVX2TS)                                        0.23       1.55 f
  U613/Y (INVX2TS)                                        0.11       1.66 r
  U1130/Y (AOI21X1TS)                                     0.13       1.79 f
  U1208/Y (CLKBUFX2TS)                                    0.23       2.03 f
  U1210/Y (AO22XLTS)                                      0.40       2.43 f
  reg_38_M_DATA_OUT_reg_16_/D (DFFQX1TS)                  0.00       2.43 f
  data arrival time                                                  2.43

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_M_DATA_OUT_reg_16_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (MET)                                                        7.24


  Startpoint: presentState_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_M_DATA_OUT_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  presentState_reg_1_/Q (DFFQX1TS)                        0.73       0.73 f
  U610/Y (INVX2TS)                                        0.11       0.84 r
  U651/Y (AO21XLTS)                                       0.48       1.32 r
  U652/Y (INVX2TS)                                        0.23       1.55 f
  U613/Y (INVX2TS)                                        0.11       1.66 r
  U1130/Y (AOI21X1TS)                                     0.13       1.79 f
  U1208/Y (CLKBUFX2TS)                                    0.23       2.03 f
  U1213/Y (AO22XLTS)                                      0.40       2.43 f
  reg_38_M_DATA_OUT_reg_13_/D (DFFQX1TS)                  0.00       2.43 f
  data arrival time                                                  2.43

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_M_DATA_OUT_reg_13_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (MET)                                                        7.24


  Startpoint: presentState_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_M_DATA_OUT_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  presentState_reg_1_/Q (DFFQX1TS)                        0.73       0.73 f
  U610/Y (INVX2TS)                                        0.11       0.84 r
  U651/Y (AO21XLTS)                                       0.48       1.32 r
  U652/Y (INVX2TS)                                        0.23       1.55 f
  U613/Y (INVX2TS)                                        0.11       1.66 r
  U1130/Y (AOI21X1TS)                                     0.13       1.79 f
  U1208/Y (CLKBUFX2TS)                                    0.23       2.03 f
  U1212/Y (AO22XLTS)                                      0.40       2.43 f
  reg_38_M_DATA_OUT_reg_14_/D (DFFQX1TS)                  0.00       2.43 f
  data arrival time                                                  2.43

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_M_DATA_OUT_reg_14_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (MET)                                                        7.24


  Startpoint: presentState_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_M_DATA_OUT_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  presentState_reg_1_/Q (DFFQX1TS)                        0.73       0.73 f
  U610/Y (INVX2TS)                                        0.11       0.84 r
  U651/Y (AO21XLTS)                                       0.48       1.32 r
  U652/Y (INVX2TS)                                        0.23       1.55 f
  U613/Y (INVX2TS)                                        0.11       1.66 r
  U1130/Y (AOI21X1TS)                                     0.13       1.79 f
  U1208/Y (CLKBUFX2TS)                                    0.23       2.03 f
  U1211/Y (AO22XLTS)                                      0.40       2.43 f
  reg_38_M_DATA_OUT_reg_15_/D (DFFQX1TS)                  0.00       2.43 f
  data arrival time                                                  2.43

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_M_DATA_OUT_reg_15_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (MET)                                                        7.24


  Startpoint: presentState_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_38_M_DATA_OUT_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  presentState_reg_1_/Q (DFFQX1TS)                        0.73       0.73 f
  U610/Y (INVX2TS)                                        0.11       0.84 r
  U611/Y (INVX2TS)                                        0.07       0.91 f
  U513/Y (NAND3XLTS)                                      0.21       1.11 r
  U791/Y (OR2X1TS)                                        0.36       1.47 r
  U1127/Y (CLKBUFX2TS)                                    0.27       1.74 r
  U1143/Y (INVX2TS)                                       0.08       1.82 f
  U1215/Y (AO22XLTS)                                      0.45       2.27 f
  reg_38_M_DATA_OUT_reg_6_/D (DFFQX1TS)                   0.00       2.27 f
  data arrival time                                                  2.27

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_38_M_DATA_OUT_reg_6_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        7.40


  Startpoint: presentState_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_16_B_DATA_OUT_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_0_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_0_/QN (DFFTRX1TS)                      0.92       0.92 r
  U656/Y (OR2X1TS)                                        0.36       1.28 r
  U657/Y (INVX2TS)                                        0.15       1.43 f
  U264/Y (CLKBUFX2TS)                                     0.21       1.64 f
  U1181/Y (AO22XLTS)                                      0.40       2.04 f
  reg_16_B_DATA_OUT_reg_2_/D (DFFQX1TS)                   0.00       2.04 f
  data arrival time                                                  2.04

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_B_DATA_OUT_reg_2_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                        7.63


  Startpoint: presentState_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_16_B_DATA_OUT_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_0_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_0_/QN (DFFTRX1TS)                      0.92       0.92 r
  U656/Y (OR2X1TS)                                        0.36       1.28 r
  U657/Y (INVX2TS)                                        0.15       1.43 f
  U264/Y (CLKBUFX2TS)                                     0.21       1.64 f
  U1177/Y (AO22XLTS)                                      0.40       2.04 f
  reg_16_B_DATA_OUT_reg_7_/D (DFFQX1TS)                   0.00       2.04 f
  data arrival time                                                  2.04

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_B_DATA_OUT_reg_7_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                        7.63


  Startpoint: presentState_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_16_B_DATA_OUT_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_0_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_0_/QN (DFFTRX1TS)                      0.92       0.92 r
  U656/Y (OR2X1TS)                                        0.36       1.28 r
  U657/Y (INVX2TS)                                        0.15       1.43 f
  U264/Y (CLKBUFX2TS)                                     0.21       1.64 f
  U1185/Y (AO22XLTS)                                      0.40       2.04 f
  reg_16_B_DATA_OUT_reg_12_/D (DFFQX1TS)                  0.00       2.04 f
  data arrival time                                                  2.04

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_B_DATA_OUT_reg_12_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                        7.63


  Startpoint: presentState_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_16_B_DATA_OUT_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_0_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_0_/QN (DFFTRX1TS)                      0.92       0.92 r
  U656/Y (OR2X1TS)                                        0.36       1.28 r
  U657/Y (INVX2TS)                                        0.15       1.43 f
  U264/Y (CLKBUFX2TS)                                     0.21       1.64 f
  U1189/Y (AO22XLTS)                                      0.40       2.04 f
  reg_16_B_DATA_OUT_reg_15_/D (DFFQX1TS)                  0.00       2.04 f
  data arrival time                                                  2.04

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_B_DATA_OUT_reg_15_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                        7.63


  Startpoint: presentState_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: presentState_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  presentState_reg_0_/CK (DFFTRX1TS)       0.00       0.00 r
  presentState_reg_0_/QN (DFFTRX1TS)       0.92       0.92 r
  U513/Y (NAND3XLTS)                       0.24       1.16 f
  U791/Y (OR2X1TS)                         0.49       1.65 f
  U1127/Y (CLKBUFX2TS)                     0.29       1.94 f
  presentState_reg_2_/D (DFFTRX1TS)        0.00       1.94 f
  data arrival time                                   1.94

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  presentState_reg_2_/CK (DFFTRX1TS)       0.00      10.00 r
  library setup time                      -0.40       9.60
  data required time                                  9.60
  -----------------------------------------------------------
  data required time                                  9.60
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                         7.66


  Startpoint: presentState_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: presentState_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  presentState_reg_2_/CK (DFFTRX1TS)       0.00       0.00 r
  presentState_reg_2_/Q (DFFTRX1TS)        0.76       0.76 f
  U651/Y (AO21XLTS)                        0.64       1.40 f
  U652/Y (INVX2TS)                         0.19       1.59 r
  U613/Y (INVX2TS)                         0.09       1.68 f
  U608/Y (MXI2XLTS)                        0.19       1.87 r
  presentState_reg_1_/D (DFFQX1TS)         0.00       1.87 r
  data arrival time                                   1.87

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  presentState_reg_1_/CK (DFFQX1TS)        0.00      10.00 r
  library setup time                      -0.34       9.66
  data required time                                  9.66
  -----------------------------------------------------------
  data required time                                  9.66
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         7.80


  Startpoint: presentState_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_16_B_DATA_OUT_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_0_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_0_/QN (DFFTRX1TS)                      0.74       0.74 f
  U1128/Y (NAND2X1TS)                                     0.21       0.95 r
  U265/Y (AND2X2TS)                                       0.32       1.27 r
  U618/Y (INVX2TS)                                        0.10       1.38 f
  U1183/Y (AO22XLTS)                                      0.47       1.85 f
  reg_16_B_DATA_OUT_reg_0_/D (DFFQX1TS)                   0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_B_DATA_OUT_reg_0_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: presentState_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_16_B_DATA_OUT_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_0_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_0_/QN (DFFTRX1TS)                      0.74       0.74 f
  U1128/Y (NAND2X1TS)                                     0.21       0.95 r
  U265/Y (AND2X2TS)                                       0.32       1.27 r
  U619/Y (INVX2TS)                                        0.10       1.38 f
  U1182/Y (AO22XLTS)                                      0.47       1.85 f
  reg_16_B_DATA_OUT_reg_1_/D (DFFQX1TS)                   0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_B_DATA_OUT_reg_1_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: presentState_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_16_B_DATA_OUT_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_0_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_0_/QN (DFFTRX1TS)                      0.74       0.74 f
  U1128/Y (NAND2X1TS)                                     0.21       0.95 r
  U265/Y (AND2X2TS)                                       0.32       1.27 r
  U620/Y (INVX2TS)                                        0.10       1.38 f
  U1187/Y (AO22XLTS)                                      0.47       1.85 f
  reg_16_B_DATA_OUT_reg_3_/D (DFFQX1TS)                   0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_B_DATA_OUT_reg_3_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: presentState_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_16_B_DATA_OUT_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_0_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_0_/QN (DFFTRX1TS)                      0.74       0.74 f
  U1128/Y (NAND2X1TS)                                     0.21       0.95 r
  U265/Y (AND2X2TS)                                       0.32       1.27 r
  U617/Y (INVX2TS)                                        0.10       1.38 f
  U1179/Y (AO22XLTS)                                      0.47       1.85 f
  reg_16_B_DATA_OUT_reg_4_/D (DFFQX1TS)                   0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_B_DATA_OUT_reg_4_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: presentState_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_16_B_DATA_OUT_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_0_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_0_/QN (DFFTRX1TS)                      0.74       0.74 f
  U1128/Y (NAND2X1TS)                                     0.21       0.95 r
  U265/Y (AND2X2TS)                                       0.32       1.27 r
  U618/Y (INVX2TS)                                        0.10       1.38 f
  U1192/Y (AO22XLTS)                                      0.47       1.85 f
  reg_16_B_DATA_OUT_reg_5_/D (DFFQX1TS)                   0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_B_DATA_OUT_reg_5_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: presentState_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_16_B_DATA_OUT_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_0_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_0_/QN (DFFTRX1TS)                      0.74       0.74 f
  U1128/Y (NAND2X1TS)                                     0.21       0.95 r
  U265/Y (AND2X2TS)                                       0.32       1.27 r
  U617/Y (INVX2TS)                                        0.10       1.38 f
  U1180/Y (AO22XLTS)                                      0.47       1.85 f
  reg_16_B_DATA_OUT_reg_6_/D (DFFQX1TS)                   0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_B_DATA_OUT_reg_6_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: presentState_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_16_B_DATA_OUT_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_0_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_0_/QN (DFFTRX1TS)                      0.74       0.74 f
  U1128/Y (NAND2X1TS)                                     0.21       0.95 r
  U265/Y (AND2X2TS)                                       0.32       1.27 r
  U617/Y (INVX2TS)                                        0.10       1.38 f
  U1178/Y (AO22XLTS)                                      0.47       1.85 f
  reg_16_B_DATA_OUT_reg_8_/D (DFFQX1TS)                   0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_B_DATA_OUT_reg_8_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: presentState_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_16_B_DATA_OUT_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_0_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_0_/QN (DFFTRX1TS)                      0.74       0.74 f
  U1128/Y (NAND2X1TS)                                     0.21       0.95 r
  U265/Y (AND2X2TS)                                       0.32       1.27 r
  U619/Y (INVX2TS)                                        0.10       1.38 f
  U1188/Y (AO22XLTS)                                      0.47       1.85 f
  reg_16_B_DATA_OUT_reg_9_/D (DFFQX1TS)                   0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_B_DATA_OUT_reg_9_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: presentState_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_16_B_DATA_OUT_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_0_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_0_/QN (DFFTRX1TS)                      0.74       0.74 f
  U1128/Y (NAND2X1TS)                                     0.21       0.95 r
  U265/Y (AND2X2TS)                                       0.32       1.27 r
  U619/Y (INVX2TS)                                        0.10       1.38 f
  U1191/Y (AO22XLTS)                                      0.47       1.85 f
  reg_16_B_DATA_OUT_reg_10_/D (DFFQX1TS)                  0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_B_DATA_OUT_reg_10_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: presentState_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_16_B_DATA_OUT_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_0_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_0_/QN (DFFTRX1TS)                      0.74       0.74 f
  U1128/Y (NAND2X1TS)                                     0.21       0.95 r
  U265/Y (AND2X2TS)                                       0.32       1.27 r
  U618/Y (INVX2TS)                                        0.10       1.38 f
  U1186/Y (AO22XLTS)                                      0.47       1.85 f
  reg_16_B_DATA_OUT_reg_11_/D (DFFQX1TS)                  0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_B_DATA_OUT_reg_11_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: presentState_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_16_B_DATA_OUT_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_0_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_0_/QN (DFFTRX1TS)                      0.74       0.74 f
  U1128/Y (NAND2X1TS)                                     0.21       0.95 r
  U265/Y (AND2X2TS)                                       0.32       1.27 r
  U620/Y (INVX2TS)                                        0.10       1.38 f
  U1184/Y (AO22XLTS)                                      0.47       1.85 f
  reg_16_B_DATA_OUT_reg_13_/D (DFFQX1TS)                  0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_B_DATA_OUT_reg_13_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: presentState_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_16_B_DATA_OUT_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  presentState_reg_0_/CK (DFFTRX1TS)                      0.00       0.00 r
  presentState_reg_0_/QN (DFFTRX1TS)                      0.74       0.74 f
  U1128/Y (NAND2X1TS)                                     0.21       0.95 r
  U265/Y (AND2X2TS)                                       0.32       1.27 r
  U620/Y (INVX2TS)                                        0.10       1.38 f
  U1190/Y (AO22XLTS)                                      0.47       1.85 f
  reg_16_B_DATA_OUT_reg_14_/D (DFFQX1TS)                  0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  reg_16_B_DATA_OUT_reg_14_/CK (DFFQX1TS)                 0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: presentState_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: presentState_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  presentState_reg_0_/CK (DFFTRX1TS)       0.00       0.00 r
  presentState_reg_0_/QN (DFFTRX1TS)       0.92       0.92 r
  U656/Y (OR2X1TS)                         0.36       1.28 r
  U657/Y (INVX2TS)                         0.15       1.43 f
  U1126/Y (OAI21XLTS)                      0.10       1.53 r
  presentState_reg_0_/D (DFFTRX1TS)        0.00       1.53 r
  data arrival time                                   1.53

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  presentState_reg_0_/CK (DFFTRX1TS)       0.00      10.00 r
  library setup time                      -0.48       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -1.53
  -----------------------------------------------------------
  slack (MET)                                         7.99


  Startpoint: presentState_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: presentState_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  presentState_reg_0_/CK (DFFTRX1TS)       0.00       0.00 r
  presentState_reg_0_/QN (DFFTRX1TS)       0.92       0.92 r
  U1128/Y (NAND2X1TS)                      0.22       1.14 f
  U1207/Y (INVX2TS)                        0.11       1.25 r
  U554/Y (NAND3XLTS)                       0.13       1.38 f
  presentState_reg_0_/RN (DFFTRX1TS)       0.00       1.38 f
  data arrival time                                   1.38

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  presentState_reg_0_/CK (DFFTRX1TS)       0.00      10.00 r
  library setup time                      -0.42       9.58
  data required time                                  9.58
  -----------------------------------------------------------
  data required time                                  9.58
  data arrival time                                  -1.38
  -----------------------------------------------------------
  slack (MET)                                         8.21


  Startpoint: presentState_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: presentState_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  presentState_reg_0_/CK (DFFTRX1TS)       0.00       0.00 r
  presentState_reg_0_/QN (DFFTRX1TS)       0.92       0.92 r
  U1128/Y (NAND2X1TS)                      0.22       1.14 f
  U1207/Y (INVX2TS)                        0.11       1.25 r
  U554/Y (NAND3XLTS)                       0.13       1.38 f
  presentState_reg_2_/RN (DFFTRX1TS)       0.00       1.38 f
  data arrival time                                   1.38

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  presentState_reg_2_/CK (DFFTRX1TS)       0.00      10.00 r
  library setup time                      -0.42       9.58
  data required time                                  9.58
  -----------------------------------------------------------
  data required time                                  9.58
  data arrival time                                  -1.38
  -----------------------------------------------------------
  slack (MET)                                         8.21


  Startpoint: reg_38_Y_DATA_OUT_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_38_Y_DATA_OUT_reg_14_/CK (DFFQX1TS)                 0.00       0.00 r
  reg_38_Y_DATA_OUT_reg_14_/Q (DFFQX1TS)                  0.75       0.75 r
  U675/Y (BUFX20TS)                                       0.71       1.46 r
  dout[14] (out)                                          0.00       1.46 r
  data arrival time                                                  1.46

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -0.05       9.95
  data required time                                                 9.95
  --------------------------------------------------------------------------
  data required time                                                 9.95
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.49


  Startpoint: reg_38_Y_DATA_OUT_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_38_Y_DATA_OUT_reg_13_/CK (DFFQX1TS)                 0.00       0.00 r
  reg_38_Y_DATA_OUT_reg_13_/Q (DFFQX1TS)                  0.75       0.75 r
  U674/Y (BUFX20TS)                                       0.71       1.46 r
  dout[13] (out)                                          0.00       1.46 r
  data arrival time                                                  1.46

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -0.05       9.95
  data required time                                                 9.95
  --------------------------------------------------------------------------
  data required time                                                 9.95
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.49


  Startpoint: reg_38_Y_DATA_OUT_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_38_Y_DATA_OUT_reg_12_/CK (DFFQX1TS)                 0.00       0.00 r
  reg_38_Y_DATA_OUT_reg_12_/Q (DFFQX1TS)                  0.75       0.75 r
  U673/Y (BUFX20TS)                                       0.71       1.46 r
  dout[12] (out)                                          0.00       1.46 r
  data arrival time                                                  1.46

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -0.05       9.95
  data required time                                                 9.95
  --------------------------------------------------------------------------
  data required time                                                 9.95
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.49


  Startpoint: reg_38_Y_DATA_OUT_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_38_Y_DATA_OUT_reg_11_/CK (DFFQX1TS)                 0.00       0.00 r
  reg_38_Y_DATA_OUT_reg_11_/Q (DFFQX1TS)                  0.75       0.75 r
  U671/Y (BUFX20TS)                                       0.71       1.46 r
  dout[11] (out)                                          0.00       1.46 r
  data arrival time                                                  1.46

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -0.05       9.95
  data required time                                                 9.95
  --------------------------------------------------------------------------
  data required time                                                 9.95
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.49


  Startpoint: reg_38_Y_DATA_OUT_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_38_Y_DATA_OUT_reg_10_/CK (DFFQX1TS)                 0.00       0.00 r
  reg_38_Y_DATA_OUT_reg_10_/Q (DFFQX1TS)                  0.75       0.75 r
  U672/Y (BUFX20TS)                                       0.71       1.46 r
  dout[10] (out)                                          0.00       1.46 r
  data arrival time                                                  1.46

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -0.05       9.95
  data required time                                                 9.95
  --------------------------------------------------------------------------
  data required time                                                 9.95
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.49


  Startpoint: reg_38_Y_DATA_OUT_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_38_Y_DATA_OUT_reg_9_/CK (DFFQX1TS)                  0.00       0.00 r
  reg_38_Y_DATA_OUT_reg_9_/Q (DFFQX1TS)                   0.75       0.75 r
  U670/Y (BUFX20TS)                                       0.71       1.46 r
  dout[9] (out)                                           0.00       1.46 r
  data arrival time                                                  1.46

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -0.05       9.95
  data required time                                                 9.95
  --------------------------------------------------------------------------
  data required time                                                 9.95
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.49


  Startpoint: reg_38_Y_DATA_OUT_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_38_Y_DATA_OUT_reg_8_/CK (DFFQX1TS)                  0.00       0.00 r
  reg_38_Y_DATA_OUT_reg_8_/Q (DFFQX1TS)                   0.75       0.75 r
  U667/Y (BUFX20TS)                                       0.71       1.46 r
  dout[8] (out)                                           0.00       1.46 r
  data arrival time                                                  1.46

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -0.05       9.95
  data required time                                                 9.95
  --------------------------------------------------------------------------
  data required time                                                 9.95
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.49


  Startpoint: reg_38_Y_DATA_OUT_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_38_Y_DATA_OUT_reg_7_/CK (DFFQX1TS)                  0.00       0.00 r
  reg_38_Y_DATA_OUT_reg_7_/Q (DFFQX1TS)                   0.75       0.75 r
  U666/Y (BUFX20TS)                                       0.71       1.46 r
  dout[7] (out)                                           0.00       1.46 r
  data arrival time                                                  1.46

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -0.05       9.95
  data required time                                                 9.95
  --------------------------------------------------------------------------
  data required time                                                 9.95
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.49


  Startpoint: reg_38_Y_DATA_OUT_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_38_Y_DATA_OUT_reg_6_/CK (DFFQX1TS)                  0.00       0.00 r
  reg_38_Y_DATA_OUT_reg_6_/Q (DFFQX1TS)                   0.75       0.75 r
  U669/Y (BUFX20TS)                                       0.71       1.46 r
  dout[6] (out)                                           0.00       1.46 r
  data arrival time                                                  1.46

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -0.05       9.95
  data required time                                                 9.95
  --------------------------------------------------------------------------
  data required time                                                 9.95
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.49


  Startpoint: reg_38_Y_DATA_OUT_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_38_Y_DATA_OUT_reg_5_/CK (DFFQX1TS)                  0.00       0.00 r
  reg_38_Y_DATA_OUT_reg_5_/Q (DFFQX1TS)                   0.75       0.75 r
  U668/Y (BUFX20TS)                                       0.71       1.46 r
  dout[5] (out)                                           0.00       1.46 r
  data arrival time                                                  1.46

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -0.05       9.95
  data required time                                                 9.95
  --------------------------------------------------------------------------
  data required time                                                 9.95
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.49


  Startpoint: reg_38_Y_DATA_OUT_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_38_Y_DATA_OUT_reg_4_/CK (DFFQX1TS)                  0.00       0.00 r
  reg_38_Y_DATA_OUT_reg_4_/Q (DFFQX1TS)                   0.75       0.75 r
  U664/Y (BUFX20TS)                                       0.71       1.46 r
  dout[4] (out)                                           0.00       1.46 r
  data arrival time                                                  1.46

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -0.05       9.95
  data required time                                                 9.95
  --------------------------------------------------------------------------
  data required time                                                 9.95
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.49


  Startpoint: reg_38_Y_DATA_OUT_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_38_Y_DATA_OUT_reg_3_/CK (DFFQX1TS)                  0.00       0.00 r
  reg_38_Y_DATA_OUT_reg_3_/Q (DFFQX1TS)                   0.75       0.75 r
  U665/Y (BUFX20TS)                                       0.71       1.46 r
  dout[3] (out)                                           0.00       1.46 r
  data arrival time                                                  1.46

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -0.05       9.95
  data required time                                                 9.95
  --------------------------------------------------------------------------
  data required time                                                 9.95
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.49


  Startpoint: reg_38_Y_DATA_OUT_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_38_Y_DATA_OUT_reg_2_/CK (DFFQX1TS)                  0.00       0.00 r
  reg_38_Y_DATA_OUT_reg_2_/Q (DFFQX1TS)                   0.75       0.75 r
  U663/Y (BUFX20TS)                                       0.71       1.46 r
  dout[2] (out)                                           0.00       1.46 r
  data arrival time                                                  1.46

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -0.05       9.95
  data required time                                                 9.95
  --------------------------------------------------------------------------
  data required time                                                 9.95
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.49


  Startpoint: reg_38_Y_DATA_OUT_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_38_Y_DATA_OUT_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  reg_38_Y_DATA_OUT_reg_1_/Q (DFFQX1TS)                   0.75       0.75 r
  U662/Y (BUFX20TS)                                       0.71       1.46 r
  dout[1] (out)                                           0.00       1.46 r
  data arrival time                                                  1.46

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -0.05       9.95
  data required time                                                 9.95
  --------------------------------------------------------------------------
  data required time                                                 9.95
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.49


  Startpoint: reg_38_Y_DATA_OUT_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_38_Y_DATA_OUT_reg_0_/CK (DFFQX1TS)                  0.00       0.00 r
  reg_38_Y_DATA_OUT_reg_0_/Q (DFFQX1TS)                   0.75       0.75 r
  U661/Y (BUFX20TS)                                       0.71       1.46 r
  dout[0] (out)                                           0.00       1.46 r
  data arrival time                                                  1.46

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -0.05       9.95
  data required time                                                 9.95
  --------------------------------------------------------------------------
  data required time                                                 9.95
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        8.49


  Startpoint: reg_38_Y_DATA_OUT_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_38_Y_DATA_OUT_reg_15_/CK (DFFQX1TS)                 0.00       0.00 r
  reg_38_Y_DATA_OUT_reg_15_/Q (DFFQX1TS)                  0.72       0.72 r
  U676/Y (BUFX20TS)                                       0.69       1.41 r
  dout[15] (out)                                          0.00       1.41 r
  data arrival time                                                  1.41

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -0.05       9.95
  data required time                                                 9.95
  --------------------------------------------------------------------------
  data required time                                                 9.95
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        8.54


1
