library ieee;
use ieee.std_logic_1164.all;
entity c4 is
port ( a: in std_logic;
c: in std_logic;
b: in std_logic;
f: out std_logic
);
end c4;
architecture c4_estr of c4 is 
begin
f <= (a and b) or c;
end c4_estr;
 