// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module dut_aveImpl_double_15_80_1_2_16_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        rows,
        cols,
        input_r_address0,
        input_r_ce0,
        input_r_we0,
        input_r_d0,
        input_r_q0,
        input_r_address1,
        input_r_ce1,
        input_r_we1,
        input_r_d1,
        input_r_q1,
        grp_fu_302_p_din0,
        grp_fu_302_p_din1,
        grp_fu_302_p_dout0,
        grp_fu_302_p_ce,
        grp_fu_306_p_din0,
        grp_fu_306_p_din1,
        grp_fu_306_p_dout0,
        grp_fu_306_p_ce
);

parameter    ap_ST_fsm_state1 = 82'd1;
parameter    ap_ST_fsm_state2 = 82'd2;
parameter    ap_ST_fsm_state3 = 82'd4;
parameter    ap_ST_fsm_state4 = 82'd8;
parameter    ap_ST_fsm_state5 = 82'd16;
parameter    ap_ST_fsm_state6 = 82'd32;
parameter    ap_ST_fsm_state7 = 82'd64;
parameter    ap_ST_fsm_state8 = 82'd128;
parameter    ap_ST_fsm_state9 = 82'd256;
parameter    ap_ST_fsm_state10 = 82'd512;
parameter    ap_ST_fsm_state11 = 82'd1024;
parameter    ap_ST_fsm_state12 = 82'd2048;
parameter    ap_ST_fsm_state13 = 82'd4096;
parameter    ap_ST_fsm_state14 = 82'd8192;
parameter    ap_ST_fsm_state15 = 82'd16384;
parameter    ap_ST_fsm_state16 = 82'd32768;
parameter    ap_ST_fsm_state17 = 82'd65536;
parameter    ap_ST_fsm_state18 = 82'd131072;
parameter    ap_ST_fsm_state19 = 82'd262144;
parameter    ap_ST_fsm_state20 = 82'd524288;
parameter    ap_ST_fsm_state21 = 82'd1048576;
parameter    ap_ST_fsm_state22 = 82'd2097152;
parameter    ap_ST_fsm_state23 = 82'd4194304;
parameter    ap_ST_fsm_state24 = 82'd8388608;
parameter    ap_ST_fsm_state25 = 82'd16777216;
parameter    ap_ST_fsm_state26 = 82'd33554432;
parameter    ap_ST_fsm_state27 = 82'd67108864;
parameter    ap_ST_fsm_state28 = 82'd134217728;
parameter    ap_ST_fsm_state29 = 82'd268435456;
parameter    ap_ST_fsm_state30 = 82'd536870912;
parameter    ap_ST_fsm_state31 = 82'd1073741824;
parameter    ap_ST_fsm_state32 = 82'd2147483648;
parameter    ap_ST_fsm_state33 = 82'd4294967296;
parameter    ap_ST_fsm_state34 = 82'd8589934592;
parameter    ap_ST_fsm_state35 = 82'd17179869184;
parameter    ap_ST_fsm_state36 = 82'd34359738368;
parameter    ap_ST_fsm_state37 = 82'd68719476736;
parameter    ap_ST_fsm_state38 = 82'd137438953472;
parameter    ap_ST_fsm_state39 = 82'd274877906944;
parameter    ap_ST_fsm_state40 = 82'd549755813888;
parameter    ap_ST_fsm_state41 = 82'd1099511627776;
parameter    ap_ST_fsm_state42 = 82'd2199023255552;
parameter    ap_ST_fsm_state43 = 82'd4398046511104;
parameter    ap_ST_fsm_state44 = 82'd8796093022208;
parameter    ap_ST_fsm_state45 = 82'd17592186044416;
parameter    ap_ST_fsm_state46 = 82'd35184372088832;
parameter    ap_ST_fsm_state47 = 82'd70368744177664;
parameter    ap_ST_fsm_state48 = 82'd140737488355328;
parameter    ap_ST_fsm_state49 = 82'd281474976710656;
parameter    ap_ST_fsm_state50 = 82'd562949953421312;
parameter    ap_ST_fsm_state51 = 82'd1125899906842624;
parameter    ap_ST_fsm_state52 = 82'd2251799813685248;
parameter    ap_ST_fsm_state53 = 82'd4503599627370496;
parameter    ap_ST_fsm_state54 = 82'd9007199254740992;
parameter    ap_ST_fsm_state55 = 82'd18014398509481984;
parameter    ap_ST_fsm_state56 = 82'd36028797018963968;
parameter    ap_ST_fsm_state57 = 82'd72057594037927936;
parameter    ap_ST_fsm_state58 = 82'd144115188075855872;
parameter    ap_ST_fsm_state59 = 82'd288230376151711744;
parameter    ap_ST_fsm_state60 = 82'd576460752303423488;
parameter    ap_ST_fsm_state61 = 82'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 82'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 82'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 82'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 82'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 82'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 82'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 82'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 82'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 82'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 82'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 82'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 82'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 82'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 82'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 82'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 82'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 82'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 82'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 82'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 82'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 82'd2417851639229258349412352;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] rows;
input  [31:0] cols;
output  [10:0] input_r_address0;
output   input_r_ce0;
output   input_r_we0;
output  [63:0] input_r_d0;
input  [63:0] input_r_q0;
output  [10:0] input_r_address1;
output   input_r_ce1;
output   input_r_we1;
output  [63:0] input_r_d1;
input  [63:0] input_r_q1;
output  [63:0] grp_fu_302_p_din0;
output  [63:0] grp_fu_302_p_din1;
input  [63:0] grp_fu_302_p_dout0;
output   grp_fu_302_p_ce;
output  [63:0] grp_fu_306_p_din0;
output  [63:0] grp_fu_306_p_din1;
input  [63:0] grp_fu_306_p_dout0;
output   grp_fu_306_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] input_r_address0;
reg input_r_ce0;
reg input_r_we0;
reg[10:0] input_r_address1;
reg input_r_ce1;
reg input_r_we1;

(* fsm_encoding = "none" *) reg   [81:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [63:0] grp_fu_401_p2;
reg   [63:0] reg_418;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state71;
wire    ap_CS_fsm_state80;
wire   [63:0] grp_fu_405_p2;
reg   [63:0] reg_424;
reg   [63:0] reg_430;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state72;
reg   [63:0] reg_436;
reg   [63:0] reg_442;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state63;
reg   [63:0] reg_448;
reg   [63:0] reg_454;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state64;
reg   [63:0] reg_460;
wire   [63:0] grp_fu_414_p1;
reg   [63:0] conv_reg_621;
wire    ap_CS_fsm_state5;
wire   [63:0] grp_fu_409_p2;
reg   [63:0] d_cols_reg_626;
wire    ap_CS_fsm_state36;
wire  signed [32:0] sext_ln290_fu_471_p1;
reg  signed [32:0] sext_ln290_reg_791;
wire   [30:0] select_ln290_fu_497_p3;
reg   [30:0] select_ln290_reg_796;
wire   [10:0] add_ln300_fu_551_p2;
reg   [10:0] add_ln300_reg_804;
wire    ap_CS_fsm_state37;
wire   [10:0] add_ln300_1_fu_587_p2;
reg   [10:0] add_ln300_1_reg_810;
wire   [0:0] cmp33_1_fu_597_p2;
reg   [0:0] cmp33_1_reg_816;
wire   [63:0] values_q1;
reg   [63:0] values_load_reg_822;
wire    ap_CS_fsm_state41;
wire   [63:0] values_q0;
reg   [63:0] values_load_1_reg_827;
wire   [63:0] values_1_q1;
reg   [63:0] values_1_load_reg_832;
wire   [63:0] values_1_q0;
reg   [63:0] values_1_load_1_reg_837;
reg   [63:0] values_load_2_reg_842;
wire    ap_CS_fsm_state42;
reg   [63:0] values_load_3_reg_847;
reg   [63:0] values_1_load_2_reg_852;
reg   [63:0] values_1_load_3_reg_857;
reg   [63:0] values_load_4_reg_862;
wire    ap_CS_fsm_state43;
reg   [63:0] values_load_5_reg_867;
reg   [63:0] values_1_load_4_reg_872;
reg   [63:0] values_1_load_5_reg_877;
reg   [63:0] values_load_6_reg_882;
wire    ap_CS_fsm_state44;
reg   [63:0] values_load_7_reg_887;
reg   [63:0] values_1_load_6_reg_892;
reg   [63:0] values_1_load_7_reg_897;
reg   [63:0] values_load_8_reg_902;
wire    ap_CS_fsm_state45;
reg   [63:0] values_load_9_reg_907;
reg   [63:0] values_1_load_8_reg_912;
reg   [63:0] values_1_load_9_reg_917;
reg   [63:0] values_load_10_reg_922;
wire    ap_CS_fsm_state46;
reg   [63:0] values_load_11_reg_927;
reg   [63:0] values_1_load_10_reg_932;
reg   [63:0] values_1_load_11_reg_937;
reg   [63:0] values_load_12_reg_942;
wire    ap_CS_fsm_state47;
reg   [63:0] values_load_13_reg_947;
reg   [63:0] values_1_load_12_reg_952;
reg   [63:0] values_1_load_13_reg_957;
reg   [63:0] values_load_14_reg_962;
wire    ap_CS_fsm_state48;
reg   [63:0] values_load_15_reg_967;
reg   [63:0] values_1_load_14_reg_972;
reg   [63:0] values_1_load_15_reg_977;
reg   [63:0] add3_i_4_reg_982;
wire    ap_CS_fsm_state53;
reg   [63:0] add3_i_1_4_reg_987;
reg   [63:0] add3_i_5_reg_992;
wire    ap_CS_fsm_state54;
reg   [63:0] add3_i_1_5_reg_997;
reg   [63:0] add3_i_6_reg_1002;
wire    ap_CS_fsm_state55;
reg   [63:0] add3_i_1_6_reg_1007;
reg   [63:0] add3_i_7_reg_1012;
wire    ap_CS_fsm_state56;
reg   [63:0] add3_i_1_7_reg_1017;
reg   [3:0] values_address0;
reg    values_ce0;
reg   [3:0] values_address1;
reg    values_ce1;
reg    values_we1;
reg   [63:0] values_d1;
reg   [3:0] values_1_address0;
reg    values_1_ce0;
reg   [3:0] values_1_address1;
reg    values_1_ce1;
reg    values_1_we1;
reg   [63:0] values_1_d1;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_ap_start;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_ap_done;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_ap_idle;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_ap_ready;
wire   [3:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_1_address1;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_1_ce1;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_1_we1;
wire   [63:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_1_d1;
wire   [3:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_address1;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_ce1;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_we1;
wire   [63:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_d1;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_start;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_done;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_idle;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_ready;
wire   [10:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_input_r_address0;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_input_r_ce0;
wire   [10:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_input_r_address1;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_input_r_ce1;
wire   [3:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_1_address0;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_1_ce0;
wire   [3:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_1_address1;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_1_ce1;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_1_we1;
wire   [63:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_1_d1;
wire   [3:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_address0;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_ce0;
wire   [3:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_address1;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_ce1;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_we1;
wire   [63:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_d1;
wire   [63:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_401_p_din0;
wire   [63:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_401_p_din1;
wire   [0:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_401_p_opcode;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_401_p_ce;
wire   [63:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_405_p_din0;
wire   [63:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_405_p_din1;
wire   [1:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_405_p_opcode;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_405_p_ce;
wire   [63:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_1022_p_din0;
wire   [63:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_1022_p_din1;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_1022_p_ce;
wire   [63:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_1026_p_din0;
wire   [63:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_1026_p_din1;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_1026_p_ce;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_ap_start;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_ap_done;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_ap_idle;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_ap_ready;
wire   [10:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_address0;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_ce0;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_we0;
wire   [63:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_d0;
wire   [10:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_address1;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_ce1;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_we1;
wire   [63:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_d1;
wire   [63:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_grp_fu_401_p_din0;
wire   [63:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_grp_fu_401_p_din1;
wire   [0:0] grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_grp_fu_401_p_opcode;
wire    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_grp_fu_401_p_ce;
reg    grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_start_reg;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
reg    grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_ap_start_reg;
wire    ap_CS_fsm_state81;
wire    ap_CS_fsm_state82;
reg   [30:0] i_fu_102;
wire   [30:0] add_ln290_1_fu_521_p2;
wire   [0:0] icmp_ln290_1_fu_516_p2;
wire    ap_CS_fsm_state40;
reg   [63:0] grp_fu_401_p0;
reg   [63:0] grp_fu_401_p1;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state73;
reg   [63:0] grp_fu_405_p0;
reg   [63:0] grp_fu_405_p1;
wire    ap_CS_fsm_state6;
wire  signed [31:0] sext_ln290_fu_471_p0;
wire  signed [31:0] icmp_ln290_fu_475_p0;
wire  signed [31:0] add_ln290_fu_481_p0;
wire   [31:0] add_ln290_fu_481_p2;
wire   [0:0] icmp_ln290_fu_475_p2;
wire   [30:0] tmp_s_fu_487_p4;
wire   [3:0] trunc_ln290_1_fu_512_p1;
wire   [5:0] trunc_ln290_fu_508_p1;
wire   [10:0] tmp_22_fu_535_p3;
wire   [10:0] tmp_23_fu_543_p3;
wire   [31:0] shl_ln_fu_527_p3;
wire   [31:0] empty_fu_557_p2;
wire   [4:0] trunc_ln300_1_fu_567_p1;
wire   [6:0] trunc_ln300_fu_563_p1;
wire   [10:0] tmp_24_fu_571_p3;
wire   [10:0] tmp_25_fu_579_p3;
wire   [32:0] p_cast_fu_593_p1;
reg   [1:0] grp_fu_401_opcode;
reg    grp_fu_401_ce;
reg    grp_fu_405_ce;
reg    grp_fu_414_ce;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_fu_1022_ce;
reg    grp_fu_1026_ce;
reg   [81:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
reg    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
reg    ap_ST_fsm_state82_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 82'd1;
#0 grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_ap_start_reg = 1'b0;
#0 grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_start_reg = 1'b0;
#0 grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_ap_start_reg = 1'b0;
#0 i_fu_102 = 31'd0;
end

dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
values_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(values_address0),
    .ce0(values_ce0),
    .q0(values_q0),
    .address1(values_address1),
    .ce1(values_ce1),
    .we1(values_we1),
    .d1(values_d1),
    .q1(values_q1)
);

dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
values_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(values_1_address0),
    .ce0(values_1_ce0),
    .q0(values_1_q0),
    .address1(values_1_address1),
    .ce1(values_1_ce1),
    .we1(values_1_we1),
    .d1(values_1_d1),
    .q1(values_1_q1)
);

dut_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1 grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_ap_start),
    .ap_done(grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_ap_done),
    .ap_idle(grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_ap_idle),
    .ap_ready(grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_ap_ready),
    .values_1_address1(grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_1_address1),
    .values_1_ce1(grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_1_ce1),
    .values_1_we1(grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_1_we1),
    .values_1_d1(grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_1_d1),
    .values_address1(grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_address1),
    .values_ce1(grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_ce1),
    .values_we1(grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_we1),
    .values_d1(grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_d1)
);

dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1 grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_start),
    .ap_done(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_done),
    .ap_idle(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_idle),
    .ap_ready(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_ready),
    .cols(cols),
    .add_ln300(add_ln300_reg_804),
    .input_r_address0(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_input_r_address0),
    .input_r_ce0(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_input_r_ce0),
    .input_r_q0(input_r_q0),
    .input_r_address1(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_input_r_address1),
    .input_r_ce1(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_input_r_ce1),
    .input_r_q1(input_r_q1),
    .add_ln300_1(add_ln300_1_reg_810),
    .values_1_address0(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_1_address0),
    .values_1_ce0(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_1_ce0),
    .values_1_q0(values_1_q0),
    .values_1_address1(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_1_address1),
    .values_1_ce1(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_1_ce1),
    .values_1_we1(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_1_we1),
    .values_1_d1(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_1_d1),
    .values_address0(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_address0),
    .values_ce0(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_ce0),
    .values_q0(values_q0),
    .values_address1(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_address1),
    .values_ce1(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_ce1),
    .values_we1(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_we1),
    .values_d1(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_d1),
    .d_cols(d_cols_reg_626),
    .cmp33_1(cmp33_1_reg_816),
    .grp_fu_401_p_din0(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_401_p_din0),
    .grp_fu_401_p_din1(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_401_p_din1),
    .grp_fu_401_p_opcode(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_401_p_opcode),
    .grp_fu_401_p_dout0(grp_fu_401_p2),
    .grp_fu_401_p_ce(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_401_p_ce),
    .grp_fu_405_p_din0(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_405_p_din0),
    .grp_fu_405_p_din1(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_405_p_din1),
    .grp_fu_405_p_opcode(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_405_p_opcode),
    .grp_fu_405_p_dout0(grp_fu_405_p2),
    .grp_fu_405_p_ce(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_405_p_ce),
    .grp_fu_1022_p_din0(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_1022_p_din0),
    .grp_fu_1022_p_din1(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_1022_p_din1),
    .grp_fu_1022_p_dout0(grp_fu_302_p_dout0),
    .grp_fu_1022_p_ce(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_1022_p_ce),
    .grp_fu_1026_p_din0(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_1026_p_din0),
    .grp_fu_1026_p_din1(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_1026_p_din1),
    .grp_fu_1026_p_dout0(grp_fu_306_p_dout0),
    .grp_fu_1026_p_ce(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_1026_p_ce)
);

dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2 grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_ap_start),
    .ap_done(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_ap_done),
    .ap_idle(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_ap_idle),
    .ap_ready(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_ap_ready),
    .cols(cols),
    .add_ln300(add_ln300_reg_804),
    .input_r_address0(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_address0),
    .input_r_ce0(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_ce0),
    .input_r_we0(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_we0),
    .input_r_d0(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_d0),
    .input_r_q0(input_r_q0),
    .input_r_address1(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_address1),
    .input_r_ce1(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_ce1),
    .input_r_we1(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_we1),
    .input_r_d1(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_d1),
    .input_r_q1(input_r_q1),
    .add_ln300_1(add_ln300_1_reg_810),
    .value_r(reg_418),
    .cmp33_1(cmp33_1_reg_816),
    .value_1(reg_424),
    .grp_fu_401_p_din0(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_grp_fu_401_p_din0),
    .grp_fu_401_p_din1(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_grp_fu_401_p_din1),
    .grp_fu_401_p_opcode(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_grp_fu_401_p_opcode),
    .grp_fu_401_p_dout0(grp_fu_401_p2),
    .grp_fu_401_p_ce(grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_grp_fu_401_p_ce)
);

dut_dadddsub_64ns_64ns_64_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_8_full_dsp_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_401_p0),
    .din1(grp_fu_401_p1),
    .opcode(grp_fu_401_opcode),
    .ce(grp_fu_401_ce),
    .dout(grp_fu_401_p2)
);

dut_dadd_64ns_64ns_64_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_8_full_dsp_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_405_p0),
    .din1(grp_fu_405_p1),
    .ce(grp_fu_405_ce),
    .dout(grp_fu_405_p2)
);

dut_ddiv_64ns_64ns_64_31_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_31_no_dsp_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(64'd4607182418800017408),
    .din1(conv_reg_621),
    .ce(1'b1),
    .dout(grp_fu_409_p2)
);

dut_sitodp_32ns_64_5_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32ns_64_5_no_dsp_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(cols),
    .ce(grp_fu_414_ce),
    .dout(grp_fu_414_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_ap_start_reg <= 1'b1;
        end else if ((grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_ap_ready == 1'b1)) begin
            grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state38)) begin
            grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_start_reg <= 1'b1;
        end else if ((grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_ready == 1'b1)) begin
            grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state81)) begin
            grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_ap_start_reg <= 1'b1;
        end else if ((grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_ap_ready == 1'b1)) begin
            grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_102 <= 31'd0;
    end else if (((icmp_ln290_1_fu_516_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        i_fu_102 <= add_ln290_1_fu_521_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        add3_i_1_4_reg_987 <= grp_fu_405_p2;
        add3_i_4_reg_982 <= grp_fu_401_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        add3_i_1_5_reg_997 <= grp_fu_405_p2;
        add3_i_5_reg_992 <= grp_fu_401_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        add3_i_1_6_reg_1007 <= grp_fu_405_p2;
        add3_i_6_reg_1002 <= grp_fu_401_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        add3_i_1_7_reg_1017 <= grp_fu_405_p2;
        add3_i_7_reg_1012 <= grp_fu_401_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        add_ln300_1_reg_810[10 : 5] <= add_ln300_1_fu_587_p2[10 : 5];
        add_ln300_reg_804[10 : 5] <= add_ln300_fu_551_p2[10 : 5];
        cmp33_1_reg_816 <= cmp33_1_fu_597_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_reg_621 <= grp_fu_414_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        d_cols_reg_626 <= grp_fu_409_p2;
        select_ln290_reg_796 <= select_ln290_fu_497_p3;
        sext_ln290_reg_791 <= sext_ln290_fu_471_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state49))) begin
        reg_418 <= grp_fu_401_p2;
        reg_424 <= grp_fu_405_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state50))) begin
        reg_430 <= grp_fu_401_p2;
        reg_436 <= grp_fu_405_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state51))) begin
        reg_442 <= grp_fu_401_p2;
        reg_448 <= grp_fu_405_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state52))) begin
        reg_454 <= grp_fu_401_p2;
        reg_460 <= grp_fu_405_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        values_1_load_10_reg_932 <= values_1_q1;
        values_1_load_11_reg_937 <= values_1_q0;
        values_load_10_reg_922 <= values_q1;
        values_load_11_reg_927 <= values_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        values_1_load_12_reg_952 <= values_1_q1;
        values_1_load_13_reg_957 <= values_1_q0;
        values_load_12_reg_942 <= values_q1;
        values_load_13_reg_947 <= values_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        values_1_load_14_reg_972 <= values_1_q1;
        values_1_load_15_reg_977 <= values_1_q0;
        values_load_14_reg_962 <= values_q1;
        values_load_15_reg_967 <= values_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        values_1_load_1_reg_837 <= values_1_q0;
        values_1_load_reg_832 <= values_1_q1;
        values_load_1_reg_827 <= values_q0;
        values_load_reg_822 <= values_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        values_1_load_2_reg_852 <= values_1_q1;
        values_1_load_3_reg_857 <= values_1_q0;
        values_load_2_reg_842 <= values_q1;
        values_load_3_reg_847 <= values_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        values_1_load_4_reg_872 <= values_1_q1;
        values_1_load_5_reg_877 <= values_1_q0;
        values_load_4_reg_862 <= values_q1;
        values_load_5_reg_867 <= values_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        values_1_load_6_reg_892 <= values_1_q1;
        values_1_load_7_reg_897 <= values_1_q0;
        values_load_6_reg_882 <= values_q1;
        values_load_7_reg_887 <= values_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        values_1_load_8_reg_912 <= values_1_q1;
        values_1_load_9_reg_917 <= values_1_q0;
        values_load_8_reg_902 <= values_q1;
        values_load_9_reg_907 <= values_q0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

always @ (*) begin
    if ((grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_done == 1'b0)) begin
        ap_ST_fsm_state39_blk = 1'b1;
    end else begin
        ap_ST_fsm_state39_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

always @ (*) begin
    if ((grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_ap_done == 1'b0)) begin
        ap_ST_fsm_state82_blk = 1'b1;
    end else begin
        ap_ST_fsm_state82_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln290_1_fu_516_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln290_1_fu_516_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_1022_ce = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_1022_p_ce;
    end else begin
        grp_fu_1022_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_1026_ce = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_1026_p_ce;
    end else begin
        grp_fu_1026_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        grp_fu_401_ce = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_grp_fu_401_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_401_ce = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_401_p_ce;
    end else begin
        grp_fu_401_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        grp_fu_401_opcode = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_grp_fu_401_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_401_opcode = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_401_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state49))) begin
        grp_fu_401_opcode = 2'd0;
    end else begin
        grp_fu_401_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        grp_fu_401_p0 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_grp_fu_401_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_401_p0 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_401_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_401_p0 = reg_454;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_fu_401_p0 = reg_442;
    end else if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state55))) begin
        grp_fu_401_p0 = reg_430;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_fu_401_p0 = reg_418;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_401_p0 = values_load_14_reg_962;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_401_p0 = values_load_12_reg_942;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_401_p0 = values_load_10_reg_922;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        grp_fu_401_p0 = values_load_8_reg_902;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_401_p0 = values_load_6_reg_882;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_401_p0 = values_load_4_reg_862;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_401_p0 = values_load_2_reg_842;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_401_p0 = values_load_reg_822;
    end else begin
        grp_fu_401_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        grp_fu_401_p1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_grp_fu_401_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_401_p1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_401_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_401_p1 = reg_430;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_fu_401_p1 = reg_454;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_fu_401_p1 = reg_442;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_401_p1 = add3_i_7_reg_1012;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_fu_401_p1 = add3_i_6_reg_1002;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_fu_401_p1 = add3_i_5_reg_992;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        grp_fu_401_p1 = add3_i_4_reg_982;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_401_p1 = values_load_15_reg_967;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_401_p1 = values_load_13_reg_947;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_401_p1 = values_load_11_reg_927;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        grp_fu_401_p1 = values_load_9_reg_907;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_401_p1 = values_load_7_reg_887;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_401_p1 = values_load_5_reg_867;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_401_p1 = values_load_3_reg_847;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_401_p1 = values_load_1_reg_827;
    end else begin
        grp_fu_401_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_405_ce = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_405_p_ce;
    end else begin
        grp_fu_405_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_405_p0 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_405_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_405_p0 = reg_460;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_fu_405_p0 = reg_448;
    end else if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state55))) begin
        grp_fu_405_p0 = reg_436;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_fu_405_p0 = reg_424;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_405_p0 = values_1_load_14_reg_972;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_405_p0 = values_1_load_12_reg_952;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_405_p0 = values_1_load_10_reg_932;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        grp_fu_405_p0 = values_1_load_8_reg_912;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_405_p0 = values_1_load_6_reg_892;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_405_p0 = values_1_load_4_reg_872;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_405_p0 = values_1_load_2_reg_852;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_405_p0 = values_1_load_reg_832;
    end else begin
        grp_fu_405_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_405_p1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_405_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_405_p1 = reg_436;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_fu_405_p1 = reg_460;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_fu_405_p1 = reg_448;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_405_p1 = add3_i_1_7_reg_1017;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_fu_405_p1 = add3_i_1_6_reg_1007;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_fu_405_p1 = add3_i_1_5_reg_997;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        grp_fu_405_p1 = add3_i_1_4_reg_987;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_405_p1 = values_1_load_15_reg_977;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_405_p1 = values_1_load_13_reg_957;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_405_p1 = values_1_load_11_reg_937;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        grp_fu_405_p1 = values_1_load_9_reg_917;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_405_p1 = values_1_load_7_reg_897;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_405_p1 = values_1_load_5_reg_877;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_405_p1 = values_1_load_3_reg_857;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_405_p1 = values_1_load_1_reg_837;
    end else begin
        grp_fu_405_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state5) | ((grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_414_ce = 1'b1;
    end else begin
        grp_fu_414_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        input_r_address0 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        input_r_address0 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_input_r_address0;
    end else begin
        input_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        input_r_address1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        input_r_address1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_input_r_address1;
    end else begin
        input_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        input_r_ce0 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        input_r_ce0 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_input_r_ce0;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        input_r_ce1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        input_r_ce1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_input_r_ce1;
    end else begin
        input_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        input_r_we0 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_we0;
    end else begin
        input_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        input_r_we1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_we1;
    end else begin
        input_r_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        values_1_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        values_1_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        values_1_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        values_1_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        values_1_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        values_1_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        values_1_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        values_1_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        values_1_address0 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_1_address0;
    end else begin
        values_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        values_1_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        values_1_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        values_1_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        values_1_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        values_1_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        values_1_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        values_1_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        values_1_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        values_1_address1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        values_1_address1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_1_address1;
    end else begin
        values_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        values_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        values_1_ce0 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_1_ce0;
    end else begin
        values_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        values_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        values_1_ce1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        values_1_ce1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_1_ce1;
    end else begin
        values_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        values_1_d1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        values_1_d1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_1_d1;
    end else begin
        values_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        values_1_we1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        values_1_we1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_1_we1;
    end else begin
        values_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        values_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        values_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        values_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        values_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        values_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        values_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        values_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        values_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        values_address0 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_address0;
    end else begin
        values_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        values_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        values_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        values_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        values_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        values_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        values_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        values_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        values_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        values_address1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        values_address1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_address1;
    end else begin
        values_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        values_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        values_ce0 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_ce0;
    end else begin
        values_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        values_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        values_ce1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        values_ce1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_ce1;
    end else begin
        values_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        values_d1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_d1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        values_d1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_d1;
    end else begin
        values_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        values_we1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_values_we1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        values_we1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_values_we1;
    end else begin
        values_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if (((icmp_ln290_1_fu_516_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            if (((grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln290_1_fu_521_p2 = (i_fu_102 + 31'd1);

assign add_ln290_fu_481_p0 = rows;

assign add_ln290_fu_481_p2 = ($signed(add_ln290_fu_481_p0) + $signed(32'd1));

assign add_ln300_1_fu_587_p2 = (tmp_24_fu_571_p3 + tmp_25_fu_579_p3);

assign add_ln300_fu_551_p2 = (tmp_22_fu_535_p3 + tmp_23_fu_543_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign cmp33_1_fu_597_p2 = (($signed(p_cast_fu_593_p1) < $signed(sext_ln290_reg_791)) ? 1'b1 : 1'b0);

assign empty_fu_557_p2 = (shl_ln_fu_527_p3 | 32'd1);

assign grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_ap_start = grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368_ap_start_reg;

assign grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_start = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_ap_start_reg;

assign grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_ap_start = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_ap_start_reg;

assign grp_fu_302_p_ce = grp_fu_1022_ce;

assign grp_fu_302_p_din0 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_1022_p_din0;

assign grp_fu_302_p_din1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_1022_p_din1;

assign grp_fu_306_p_ce = grp_fu_1026_ce;

assign grp_fu_306_p_din0 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_1026_p_din0;

assign grp_fu_306_p_din1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376_grp_fu_1026_p_din1;

assign icmp_ln290_1_fu_516_p2 = ((i_fu_102 == select_ln290_reg_796) ? 1'b1 : 1'b0);

assign icmp_ln290_fu_475_p0 = rows;

assign icmp_ln290_fu_475_p2 = (($signed(icmp_ln290_fu_475_p0) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign input_r_d0 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_d0;

assign input_r_d1 = grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389_input_r_d1;

assign p_cast_fu_593_p1 = empty_fu_557_p2;

assign select_ln290_fu_497_p3 = ((icmp_ln290_fu_475_p2[0:0] == 1'b1) ? tmp_s_fu_487_p4 : 31'd0);

assign sext_ln290_fu_471_p0 = rows;

assign sext_ln290_fu_471_p1 = sext_ln290_fu_471_p0;

assign shl_ln_fu_527_p3 = {{i_fu_102}, {1'd0}};

assign tmp_22_fu_535_p3 = {{trunc_ln290_1_fu_512_p1}, {7'd0}};

assign tmp_23_fu_543_p3 = {{trunc_ln290_fu_508_p1}, {5'd0}};

assign tmp_24_fu_571_p3 = {{trunc_ln300_1_fu_567_p1}, {6'd0}};

assign tmp_25_fu_579_p3 = {{trunc_ln300_fu_563_p1}, {4'd0}};

assign tmp_s_fu_487_p4 = {{add_ln290_fu_481_p2[31:1]}};

assign trunc_ln290_1_fu_512_p1 = i_fu_102[3:0];

assign trunc_ln290_fu_508_p1 = i_fu_102[5:0];

assign trunc_ln300_1_fu_567_p1 = empty_fu_557_p2[4:0];

assign trunc_ln300_fu_563_p1 = empty_fu_557_p2[6:0];

always @ (posedge ap_clk) begin
    add_ln300_reg_804[4:0] <= 5'b00000;
    add_ln300_1_reg_810[4:0] <= 5'b10000;
end

endmodule //dut_aveImpl_double_15_80_1_2_16_s
