
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.557819                       # Number of seconds simulated
sim_ticks                                557819212000                       # Number of ticks simulated
final_tick                               557819212000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  67917                       # Simulator instruction rate (inst/s)
host_op_rate                                    89689                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              275302758                       # Simulator tick rate (ticks/s)
host_mem_usage                                 706512                       # Number of bytes of host memory used
host_seconds                                  2026.20                       # Real time elapsed on the host
sim_insts                                   137614043                       # Number of instructions simulated
sim_ops                                     181728132                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.bootmem.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.bootmem.bytes_read::cpu.inst               512                       # Number of bytes read from this memory
system.bootmem.bytes_read::total                  512                       # Number of bytes read from this memory
system.bootmem.bytes_inst_read::cpu.inst          512                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::total             512                       # Number of instructions bytes read from this memory
system.bootmem.num_reads::cpu.inst                  8                       # Number of read requests responded to by this memory
system.bootmem.num_reads::total                     8                       # Number of read requests responded to by this memory
system.bootmem.bw_read::cpu.inst                  918                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::total                     918                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::cpu.inst             918                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::total                918                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_total::cpu.inst                 918                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::total                    918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.dtb.walker        10176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.itb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.inst         2138304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        25989548                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::pci_ide             3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           28142188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      2138304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2138304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     24447360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu.data        18420                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24465780                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.dtb.walker          159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.itb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.inst            33411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           407028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::pci_ide                62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              440663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        381990                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu.data            4605                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             386595                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.dtb.walker        18242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.itb.walker          344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.inst            3833328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           46591346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::pci_ide                7113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              50450374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       3833328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3833328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        43826673                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu.data             33021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43859694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        43826673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dtb.walker        18242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.itb.walker          344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           3833328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          46624368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::pci_ide               7113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             94310068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      440663                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     386595                       # Number of write requests accepted
system.mem_ctrls.readBursts                    440663                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   386595                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               28193472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24489856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                28142188                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24465780                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    140                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3913                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             31939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             27445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             26614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             27358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             27746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            26466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            26495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             26117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            22948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23033                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       104                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  557818717000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                   991                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    14                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                439658                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 4605                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               381990                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  421668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   18657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    217                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       212617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    247.779397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.182439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.398153                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        98563     46.36%     46.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        52670     24.77%     71.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17172      8.08%     79.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9446      4.44%     83.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6648      3.13%     86.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4180      1.97%     88.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3504      1.65%     90.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3312      1.56%     91.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17122      8.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       212617                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.073372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    136.931929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        21940     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21943                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.438545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.020429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      6.409679                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         21215     96.68%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           126      0.57%     97.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           111      0.51%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            72      0.33%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           118      0.54%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            53      0.24%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             9      0.04%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            15      0.07%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             8      0.04%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            10      0.05%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             6      0.03%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             4      0.02%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67           149      0.68%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             8      0.04%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             5      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             6      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             3      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            4      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            2      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            4      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-155            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21943                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   9922373027                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             18182179277                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2202615000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22524.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41274.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        50.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     50.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.31                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   355847                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  254705                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.56                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     674298.37                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                788006100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                418812405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1622407920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1018500300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         9965158320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          10469301720                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            487154880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     27862602060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     10751714880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     107660618400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           171048714705                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            306.638264                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         533581926250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    645696500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4226552000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 444480261500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  27999244250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   19364993000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  61102464750                       # Time in different power states
system.mem_ctrls_1.actEnergy                730136400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                388069110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1522926300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              978953580                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         9501719760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          10264440870                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            473771520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     25849401960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     10488244320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     108978963000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           169181197170                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            303.290374                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         534064194001                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    633224250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    4030356000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 450065115000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  27312940250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   19090340999                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  56687235501                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      1                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                        4096                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             1                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                   433                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    1775616                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                          435                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                46436709                       # Number of BP lookups
system.cpu.branchPred.condPredicted          27023648                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3143374                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             39258427                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10652617                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             27.134600                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  679785                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              50253                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        11268199                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1789575                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          9478624                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       188320                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                     71654                       # Table walker walks requested
system.cpu.dtb.walker.walksShort                71654                       # Table walker walks initiated with short descriptors
system.cpu.dtb.walker.walksShortTerminationLevel::Level1        67693                       # Level at which table walker walks with short descriptors terminate
system.cpu.dtb.walker.walksShortTerminationLevel::Level2         3961                       # Level at which table walker walks with short descriptors terminate
system.cpu.dtb.walker.walkWaitTime::samples        71654                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::0           71654    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::total        71654                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkCompletionTime::samples         1025                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::mean 11210.731707                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::gmean  6468.769092                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::stdev 39012.880760                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::0-65535          999     97.46%     97.46% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::65536-131071           20      1.95%     99.41% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::131072-196607            2      0.20%     99.61% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::327680-393215            1      0.10%     99.71% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::589824-655359            2      0.20%     99.90% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::655360-720895            1      0.10%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::total         1025                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walksPending::samples    336997000                       # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::0       336997000    100.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::total    336997000                       # Table walker pending requests distribution
system.cpu.dtb.walker.walkPageSizes::4K           764     74.54%     74.54% # Table walker page sizes translated
system.cpu.dtb.walker.walkPageSizes::1M           261     25.46%    100.00% # Table walker page sizes translated
system.cpu.dtb.walker.walkPageSizes::total         1025                       # Table walker page sizes translated
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data        71654                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total        71654                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data         1025                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total         1025                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total        72679                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                     33906780                       # DTB read hits
system.cpu.dtb.read_misses                      69684                       # DTB read misses
system.cpu.dtb.write_hits                    33411437                       # DTB write hits
system.cpu.dtb.write_misses                      1970                       # DTB write misses
system.cpu.dtb.flush_tlb                           11                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                     7799                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   1                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                      984                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                       754                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                   2063                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                       62                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                       103                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                 33976464                       # DTB read accesses
system.cpu.dtb.write_accesses                33413407                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                          67318217                       # DTB hits
system.cpu.dtb.misses                           71654                       # DTB misses
system.cpu.dtb.accesses                      67389871                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                      1169                       # Table walker walks requested
system.cpu.itb.walker.walksShort                 1169                       # Table walker walks initiated with short descriptors
system.cpu.itb.walker.walksShortTerminationLevel::Level1          594                       # Level at which table walker walks with short descriptors terminate
system.cpu.itb.walker.walksShortTerminationLevel::Level2          575                       # Level at which table walker walks with short descriptors terminate
system.cpu.itb.walker.walkWaitTime::samples         1169                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::0            1169    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::total         1169                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkCompletionTime::samples         1086                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::mean  4841.160221                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::gmean  3891.280134                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::stdev  6184.852176                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::0-8191          991     91.25%     91.25% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::8192-16383           75      6.91%     98.16% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::16384-24575           17      1.57%     99.72% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::81920-90111            1      0.09%     99.82% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::90112-98303            1      0.09%     99.91% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::122880-131071            1      0.09%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::total         1086                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walksPending::samples    336541500                       # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::0       336541500    100.00%    100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::total    336541500                       # Table walker pending requests distribution
system.cpu.itb.walker.walkPageSizes::4K           492     45.30%     45.30% # Table walker page sizes translated
system.cpu.itb.walker.walkPageSizes::1M           594     54.70%    100.00% # Table walker page sizes translated
system.cpu.itb.walker.walkPageSizes::total         1086                       # Table walker page sizes translated
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst         1169                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total         1169                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst         1086                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total         1086                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total         2255                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                     57837175                       # ITB inst hits
system.cpu.itb.inst_misses                       1169                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                           11                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                     7799                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   1                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                     1058                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                       621                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                 57838344                       # ITB inst accesses
system.cpu.itb.hits                          57837175                       # DTB hits
system.cpu.itb.misses                            1169                       # DTB misses
system.cpu.itb.accesses                      57838344                       # DTB accesses
system.cpu.numPwrStateTransitions                7074                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3537                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     107828820.919989                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1019939618.978051                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows         3482     98.45%     98.45% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           55      1.55%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   9994794436                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3537                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    176428672406                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 381390539594                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        352860876                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   137614043                       # Number of instructions committed
system.cpu.committedOps                     181728132                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                      20307062                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                      3537                       # Number of times Execute suspended instruction fetching
system.cpu.quiesceCycles                    763078509                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.cpi                               2.564134                       # CPI: cycles per instruction
system.cpu.ipc                               0.389995                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                   4      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu               111057300     61.11%     61.11% # Class of committed instruction
system.cpu.op_class_0::IntMult                 290162      0.16%     61.27% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    5489      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc             3104      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead               33971838     18.69%     79.97% # Class of committed instruction
system.cpu.op_class_0::MemWrite              36399099     20.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               480      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              656      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                181728132                       # Class of committed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3537                       # number of quiesce instructions executed
system.cpu.tickCycles                       262807961                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                        90052915                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions          130659019                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   1                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions          32926241                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13052383                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            411429                       # number of replacements
system.cpu.dcache.tags.tagsinuse         15833.501132                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            64690004                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            423180                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            152.866402                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         337071000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 15833.501132                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.966400                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.966400                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024        11751                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          797                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3        10880                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.717224                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         132049613                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        132049613                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     31534312                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        31534312                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     32134115                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       32134115                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data       618240                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        618240                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       330063                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       330063                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       333288                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       333288                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      63668427                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         63668427                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     64286667                       # number of overall hits
system.cpu.dcache.overall_hits::total        64286667                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       119868                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        119868                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       585986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       585986                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        99575                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        99575                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         3323                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3323                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       705854                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         705854                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       805429                       # number of overall misses
system.cpu.dcache.overall_misses::total        805429                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10447389491                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10447389491                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  51378597000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  51378597000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    261260500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    261260500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  61825986491                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  61825986491                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  61825986491                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  61825986491                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     31654180                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31654180                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     32720101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     32720101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data       717815                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       717815                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       333386                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       333386                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       333288                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       333288                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     64374281                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     64374281                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     65092096                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     65092096                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003787                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003787                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.017909                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017909                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.138720                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.138720                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.009967                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009967                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.010965                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010965                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.012374                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012374                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 87157.452289                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87157.452289                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 87678.881407                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87678.881407                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 78621.877821                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78621.877821                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 87590.332407                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87590.332407                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 76761.559977                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76761.559977                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1072                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    76.571429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       358975                       # number of writebacks
system.cpu.dcache.writebacks::total            358975                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        57631                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        57631                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       274602                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       274602                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data         3319                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         3319                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       332233                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       332233                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       332233                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       332233                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        62237                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        62237                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       311384                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       311384                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        65983                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        65983                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.CleanSharedReq_mshr_misses::cpu.data        24257                       # number of CleanSharedReq MSHR misses
system.cpu.dcache.CleanSharedReq_mshr_misses::total        24257                       # number of CleanSharedReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::cpu.data        23427                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        23427                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       373621                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       373621                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       439604                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       439604                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data        14899                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total        14899                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data        18201                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        18201                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data        33100                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        33100                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5553691500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5553691500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  27125773000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27125773000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   5854397500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5854397500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       139000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       139000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.CleanSharedReq_mshr_miss_latency::cpu.data     36410757                       # number of CleanSharedReq MSHR miss cycles
system.cpu.dcache.CleanSharedReq_mshr_miss_latency::total     36410757                       # number of CleanSharedReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::cpu.data    746815500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    746815500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  32679464500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32679464500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  38533862000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38533862000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   3233204000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   3233204000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   3233204000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   3233204000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001966                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001966                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009517                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009517                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.091922                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.091922                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.CleanSharedReq_mshr_miss_rate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.005804                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005804                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006754                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006754                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 89234.563041                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89234.563041                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 87113.573594                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87113.573594                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 88725.846051                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88725.846051                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        34750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        34750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.CleanSharedReq_avg_mshr_miss_latency::cpu.data  1501.041225                       # average CleanSharedReq mshr miss latency
system.cpu.dcache.CleanSharedReq_avg_mshr_miss_latency::total  1501.041225                       # average CleanSharedReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::cpu.data 31878.409527                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 31878.409527                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 87466.883553                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87466.883553                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 87655.849355                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87655.849355                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 217008.121350                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217008.121350                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 97679.879154                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 97679.879154                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             45310                       # number of replacements
system.cpu.icache.tags.tagsinuse         11270.411985                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            56166763                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             59614                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            942.174036                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         336709500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 11270.411985                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.687891                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.687891                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024        14304                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          701                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3         3792                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         9575                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         115734853                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        115734853                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     57774718                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        57774718                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      57774718                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         57774718                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     57774718                       # number of overall hits
system.cpu.icache.overall_hits::total        57774718                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        61806                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         61806                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        61806                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          61806                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        61806                       # number of overall misses
system.cpu.icache.overall_misses::total         61806                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   3308516000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3308516000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   3308516000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3308516000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   3308516000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3308516000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     57836524                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     57836524                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     57836524                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     57836524                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     57836524                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     57836524                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001069                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001069                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001069                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001069                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001069                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001069                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53530.660454                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53530.660454                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53530.660454                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53530.660454                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53530.660454                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53530.660454                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        45310                       # number of writebacks
system.cpu.icache.writebacks::total             45310                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        61806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        61806                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        61806                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        61806                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        61806                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        61806                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_uncacheable::cpu.inst         3802                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total         3802                       # number of ReadReq MSHR uncacheable
system.cpu.icache.overall_mshr_uncacheable_misses::cpu.inst         3802                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total         3802                       # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3246711000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3246711000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3246711000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3246711000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3246711000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3246711000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst    324195000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total    324195000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst    324195000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total    324195000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001069                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001069                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001069                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52530.676633                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52530.676633                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52530.676633                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52530.676633                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52530.676633                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52530.676633                       # average overall mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 85269.594950                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 85269.594950                       # average ReadReq mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst 85269.594950                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 85269.594950                       # average overall mshr uncacheable latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                13801                       # Transaction distribution
system.iobus.trans_dist::ReadResp               13801                       # Transaction distribution
system.iobus.trans_dist::WriteReq               40840                       # Transaction distribution
system.iobus.trans_dist::WriteResp              40840                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart0.pio        46490                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          114                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          286                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio         6204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        53274                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side        56008                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total        56008                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  109282                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart0.pio        46506                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          402                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio         4173                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        51414                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side      1781280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total      1781280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1832694                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy             46198500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                88500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy                68500                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer4.occupancy                22000                       # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer5.occupancy               220500                       # Layer occupancy (ticks)
system.iobus.reqLayer5.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer7.occupancy              5080500                       # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer8.occupancy            144182475                       # Layer occupancy (ticks)
system.iobus.reqLayer8.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            40178000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            28456000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                27931                       # number of replacements
system.iocache.tags.tagsinuse                2.069329                       # Cycle average of tags in use
system.iocache.tags.total_refs                     15                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                27931                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                 0.000537                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         385822204000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pci_ide      2.069329                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pci_ide     0.129333                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.129333                       # Average percentage of cache occupancy
system.iocache.tags.tag_accesses               252021                       # Number of tag accesses
system.iocache.tags.data_accesses              252021                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.iocache.WriteLineReq_hits::pci_ide           11                       # number of WriteLineReq hits
system.iocache.WriteLineReq_hits::total            11                       # number of WriteLineReq hits
system.iocache.demand_hits::pci_ide                11                       # number of demand (read+write) hits
system.iocache.demand_hits::total                  11                       # number of demand (read+write) hits
system.iocache.overall_hits::pci_ide               11                       # number of overall hits
system.iocache.overall_hits::total                 11                       # number of overall hits
system.iocache.ReadReq_misses::pci_ide            260                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              260                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::pci_ide        27733                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        27733                       # number of WriteLineReq misses
system.iocache.demand_misses::pci_ide           27993                       # number of demand (read+write) misses
system.iocache.demand_misses::total             27993                       # number of demand (read+write) misses
system.iocache.overall_misses::pci_ide          27993                       # number of overall misses
system.iocache.overall_misses::total            27993                       # number of overall misses
system.iocache.ReadReq_miss_latency::pci_ide     39328860                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     39328860                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::pci_ide   3401769615                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3401769615                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::pci_ide   3441098475                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3441098475                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pci_ide   3441098475                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3441098475                       # number of overall miss cycles
system.iocache.ReadReq_accesses::pci_ide          260                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            260                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::pci_ide        27744                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        27744                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::pci_ide         28004                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           28004                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pci_ide        28004                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          28004                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::pci_ide     0.999604                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total     0.999604                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::pci_ide     0.999607                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       0.999607                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pci_ide     0.999607                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      0.999607                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pci_ide 151264.846154                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 151264.846154                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::pci_ide 122661.436375                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 122661.436375                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::pci_ide 122927.105884                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 122927.105884                       # average overall miss latency
system.iocache.overall_avg_miss_latency::pci_ide 122927.105884                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 122927.105884                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           771                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   33                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    23.363636                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           27671                       # number of writebacks
system.iocache.writebacks::total                27671                       # number of writebacks
system.iocache.ReadReq_mshr_misses::pci_ide          260                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          260                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::pci_ide        27733                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        27733                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::pci_ide        27993                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        27993                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pci_ide        27993                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        27993                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pci_ide     26328860                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     26328860                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::pci_ide   2013973750                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2013973750                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pci_ide   2040302610                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2040302610                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pci_ide   2040302610                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2040302610                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pci_ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::pci_ide     0.999604                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total     0.999604                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::pci_ide     0.999607                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     0.999607                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pci_ide     0.999607                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     0.999607                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pci_ide 101264.846154                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 101264.846154                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::pci_ide 72620.118631                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 72620.118631                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pci_ide 72886.171900                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 72886.171900                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pci_ide 72886.171900                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 72886.171900                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    733875                       # number of replacements
system.l2.tags.tagsinuse                 16251.136472                       # Cycle average of tags in use
system.l2.tags.total_refs                      249449                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    748890                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.333092                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                 336621000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6601.094869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.dtb.walker    15.656241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.itb.walker     0.016474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1783.473666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       7850.895222                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.402899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.dtb.walker     0.000956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.108855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.479181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991891                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023             5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         15010                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          783                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        13898                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.000305                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.916138                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9356600                       # Number of tag accesses
system.l2.tags.data_accesses                  9356600                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.l2.ReadReq_hits::cpu.dtb.walker          67656                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.itb.walker            110                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   67766                       # number of ReadReq hits
system.l2.WritebackDirty_hits::writebacks       358975                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           358975                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        43974                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            43974                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks           28667                       # number of WriteClean hits
system.l2.WriteClean_hits::total                28667                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data              2270                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2270                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              15046                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15046                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           32165                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              32165                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          14831                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14831                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.dtb.walker           67656                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.itb.walker             110                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.inst                 32165                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 29877                       # number of demand (read+write) hits
system.l2.demand_hits::total                   129808                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.dtb.walker          67656                       # number of overall hits
system.l2.overall_hits::cpu.itb.walker            110                       # number of overall hits
system.l2.overall_hits::cpu.inst                32165                       # number of overall hits
system.l2.overall_hits::cpu.data                29877                       # number of overall hits
system.l2.overall_hits::total                  129808                       # number of overall hits
system.l2.ReadReq_misses::cpu.dtb.walker          159                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   162                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu.data             633                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                633                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data           293436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              293436                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         29636                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            29636                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       113392                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          113392                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.dtb.walker           159                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.itb.walker             3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst               29636                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              406828                       # number of demand (read+write) misses
system.l2.demand_misses::total                 436626                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.dtb.walker          159                       # number of overall misses
system.l2.overall_misses::cpu.itb.walker            3                       # number of overall misses
system.l2.overall_misses::cpu.inst              29636                       # number of overall misses
system.l2.overall_misses::cpu.data             406828                       # number of overall misses
system.l2.overall_misses::total                436626                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.dtb.walker     18392000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.itb.walker       295500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        18687500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu.data     18366000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     18366000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  26457465500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26457465500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   2814630000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2814630000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  11059270000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11059270000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.dtb.walker     18392000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.itb.walker       295500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.inst    2814630000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   37516735500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40350053000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.dtb.walker     18392000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.itb.walker       295500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.inst   2814630000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  37516735500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40350053000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.dtb.walker        67815                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.itb.walker          113                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               67928                       # number of ReadReq accesses(hits+misses)
system.l2.WritebackDirty_accesses::writebacks       358975                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       358975                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        43974                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        43974                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks        28667                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total            28667                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          2903                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2903                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         308482                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            308482                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        61801                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          61801                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       128223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        128223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.dtb.walker        67815                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.itb.walker          113                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst             61801                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            436705                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               566434                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.dtb.walker        67815                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.itb.walker          113                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst            61801                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           436705                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              566434                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.dtb.walker     0.002345                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.itb.walker     0.026549                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.002385                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.218050                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.218050                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.951226                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.951226                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.479539                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.479539                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.884334                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.884334                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.dtb.walker     0.002345                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.itb.walker     0.026549                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst         0.479539                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.931585                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.770833                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.dtb.walker     0.002345                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.itb.walker     0.026549                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst        0.479539                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.931585                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.770833                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.dtb.walker 115672.955975                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.itb.walker        98500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 115354.938272                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu.data 29014.218009                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 29014.218009                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 90164.347592                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90164.347592                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 94973.343231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94973.343231                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 97531.307323                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97531.307323                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.dtb.walker 115672.955975                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.itb.walker        98500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.inst 94973.343231                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 92217.682903                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92413.307957                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.dtb.walker 115672.955975                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.itb.walker        98500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 94973.343231                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 92217.682903                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92413.307957                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               349853                       # number of writebacks
system.l2.writebacks::total                    349853                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            18                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data          157                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          157                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst               18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data              157                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 175                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst              18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data             157                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                175                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu.dtb.walker          159                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.itb.walker            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              162                       # number of ReadReq MSHR misses
system.l2.CleanEvict_mshr_misses::writebacks        36331                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         36331                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data          633                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           633                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       293436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         293436                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        29618                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        29618                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       113235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       113235                       # number of ReadSharedReq MSHR misses
system.l2.CleanInvalidReq_mshr_misses::cpu.data        23427                       # number of CleanInvalidReq MSHR misses
system.l2.CleanInvalidReq_mshr_misses::total        23427                       # number of CleanInvalidReq MSHR misses
system.l2.demand_mshr_misses::cpu.dtb.walker          159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.itb.walker            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.inst          29618                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         406671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            436451                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.dtb.walker          159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.itb.walker            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.inst         29618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        406671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           436451                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.inst         3802                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::cpu.data        14899                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total        18701                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data        18201                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        18201                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.inst         3802                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::cpu.data        33100                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        36902                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::cpu.dtb.walker     16802000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.itb.walker       265500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     17067500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data     12767500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     12767500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  23523105500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23523105500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   2516932000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2516932000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   9913778500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9913778500                       # number of ReadSharedReq MSHR miss cycles
system.l2.CleanInvalidReq_mshr_miss_latency::cpu.data    476143000                       # number of CleanInvalidReq MSHR miss cycles
system.l2.CleanInvalidReq_mshr_miss_latency::total    476143000                       # number of CleanInvalidReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.dtb.walker     16802000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.itb.walker       265500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   2516932000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  33436884000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35970883500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.dtb.walker     16802000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.itb.walker       265500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   2516932000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  33436884000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35970883500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.inst    265211000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data   3046941000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   3312152000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.inst    265211000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data   3046941000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   3312152000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::cpu.dtb.walker     0.002345                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.itb.walker     0.026549                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.002385                       # mshr miss rate for ReadReq accesses
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.218050                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.218050                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.951226                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.951226                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.479248                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.479248                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.883110                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.883110                       # mshr miss rate for ReadSharedReq accesses
system.l2.CleanInvalidReq_mshr_miss_rate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.l2.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.l2.demand_mshr_miss_rate::cpu.dtb.walker     0.002345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.itb.walker     0.026549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.479248                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.931226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.770524                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.dtb.walker     0.002345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.itb.walker     0.026549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.479248                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.931226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.770524                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 105672.955975                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.itb.walker        88500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105354.938272                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 20169.826224                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20169.826224                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 80164.347592                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80164.347592                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 84979.809575                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84979.809575                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 87550.479092                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87550.479092                       # average ReadSharedReq mshr miss latency
system.l2.CleanInvalidReq_avg_mshr_miss_latency::cpu.data 20324.540061                       # average CleanInvalidReq mshr miss latency
system.l2.CleanInvalidReq_avg_mshr_miss_latency::total 20324.540061                       # average CleanInvalidReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.dtb.walker 105672.955975                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.itb.walker        88500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 84979.809575                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 82220.969777                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82416.774163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.dtb.walker 105672.955975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.itb.walker        88500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 84979.809575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 82220.969777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82416.774163                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 69755.654918                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 204506.409826                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 177110.956633                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.inst 69755.654918                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 92052.598187                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 89755.352013                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests        918071                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       448162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          316                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               18701                       # Transaction distribution
system.membus.trans_dist::ReadResp             161975                       # Transaction distribution
system.membus.trans_dist::WriteReq              18201                       # Transaction distribution
system.membus.trans_dist::WriteResp             18201                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       377524                       # Transaction distribution
system.membus.trans_dist::WriteClean             4466                       # Transaction distribution
system.membus.trans_dist::CleanEvict            51940                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1164                       # Transaction distribution
system.membus.trans_dist::ReadExReq            292905                       # Transaction distribution
system.membus.trans_dist::ReadExResp           292905                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        143274                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        23427                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         27733                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         9321                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        56034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        56034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        53274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bootmem.port           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         1706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1321071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1376067                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1432101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1777984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1777984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        51414                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bootmem.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         3412                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     50829984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     50885322                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                52663306                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             9636                       # Total snoops (count)
system.membus.snoopTraffic                      20160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            525405                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.018466                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.134628                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  515703     98.15%     98.15% # Request fanout histogram
system.membus.snoop_fanout::1                    9702      1.85%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              525405                       # Request fanout histogram
system.membus.reqLayer0.occupancy            51728500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1595499                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer6.occupancy          2593659482                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy           14039134                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2377408500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.realview.uart0.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests      1015365                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       498729                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         5450                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         393502                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       390154                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3348                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 557819212000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq              96060                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            286286                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             18201                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            18201                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       708828                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        45310                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean           28675                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          436476                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2903                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2903                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           308482                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          308482                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         61806                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       128425                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq        24257                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidReq        23427                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidResp        23427                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         9328                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         8876                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       176520                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1465705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.itb.walker.dma::system.l2.cpu_side         1857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dtb.walker.dma::system.l2.cpu_side       143430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1787512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      7098368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     52848714                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.itb.walker.dma::system.l2.cpu_side          452                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dtb.walker.dma::system.l2.cpu_side       271260                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               60218794                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          761915                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22441308                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1406764                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.293889                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.460737                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 996680     70.85%     70.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 406736     28.91%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3348      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1406764                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1016447000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          4995759                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          98420480                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         692302339                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1744000                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          75616497                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
