[info] welcome to sbt 1.12.0 (Ubuntu Java 11.0.29)
[info] loading settings for project root-03_rv32i-pipeline-build-build from metals.sbt...
[info] loading project definition from /home/kreddy/ADSProject_Group2/03_RV32I-pipeline/project/project
[info] loading settings for project root-03_rv32i-pipeline-build from metals.sbt...
[info] loading project definition from /home/kreddy/ADSProject_Group2/03_RV32I-pipeline/project
[success] Generated .bloop/root-03_rv32i-pipeline-build.json
[success] Total time: 3 s, completed Jan 28, 2026, 12:51:47 PM
[info] loading settings for project root-03_rv32i-pipeline from build.sbt...
[info] set current project to root-03_rv32i-pipeline (in build file:/home/kreddy/ADSProject_Group2/03_RV32I-pipeline/)

======================================================================
  EXTENDED RV32I PIPELINED PROCESSOR TEST
======================================================================

--- PHASE 1: BASIC OPERATIONS ---
✓ Cycle 5: ADDI x0, x0, 0 (NOP)
✓ Cycle 6: ADDI x1, x0, 4 → x1 = 4
✓ Cycle 7: ADDI x2, x0, 5 → x2 = 5
✓ Cycle 8: NOP
✓ Cycle 9: NOP
✓ Cycle 10: NOP
✓ Cycle 11: ADD x3, x1, x2 → x3 = 9 (4+5)
✓ Cycle 12: ADDI x4, x0, 2047 → x4 = 2047
✓ Cycle 13: ADDI x5, x0, 16 → x5 = 16
✓ Cycle 14: NOP
✓ Cycle 15: NOP
✓ Cycle 16: NOP
✓ Cycle 17: SUB x6, x4, x5 → x6 = 2031 (2047-16)
✓ Cycle 18: NOP
✓ Cycle 19: NOP
✓ Cycle 20: NOP

--- PHASE 2: LOGICAL OPERATIONS ---
✓ Cycle 21: XOR x7, x6, x3 → x7 = 2022 (2031^9)
✓ Cycle 22: OR x8, x6, x5 → x8 = 2047 (2031|16)
✓ Cycle 23: AND x9, x6, x5 → x9 = 0 (2031&16)
✓ Cycle 24: NOP

--- PHASE 3: SHIFT OPERATIONS ---
✓ Cycle 25: SLL x10, x7, x2 → x10 = 64704 (2022<<5)
✓ Cycle 26: SRL x11, x7, x2 → x11 = 63 (2022>>5)
✓ Cycle 27: SRA x12, x7, x2 → x12 = 63 (2022>>>5)

--- PHASE 4: COMPARISON OPERATIONS ---
✓ Cycle 28: SLT x13, x4, x4 → x13 = 0 (2047<2047? no)
✓ Cycle 29: SLT x13, x4, x5 → x13 = 0 (2047<16? no)
✓ Cycle 30: SLT x13, x5, x4 → x13 = 1 (16<2047? yes)
✓ Cycle 31: SLTU x13, x4, x4 → x13 = 0
✓ Cycle 32: SLTU x13, x4, x5 → x13 = 0
✓ Cycle 33: SLTU x13, x5, x4 → x13 = 1

--- PHASE 5: CORNER CASES & EXTENDED TESTS ---
✓ Cycle 34: ADDI x14, x0, -1 → x14 = 0xFFFFFFFF (negative immediate)
✓ Cycle 35: NOP
✓ Cycle 36: NOP

--- PHASE 6: RAW HAZARD TESTS (FORWARDING) ---
✓ Cycle 37: ADDI x15, x0, 10 → x15 = 10
✓ Cycle 38: NOP
✓ Cycle 39: ADD x15, x15, x15 → x15 = 20 [RAW HAZARD - FORWARDING TEST]
✓ Cycle 40: NOP
✓ Cycle 41: NOP
✓ Cycle 42: NOP
✓ Cycle 43: ADDI x16, x0, 20 → x16 = 20
✓ Cycle 44: NOP
✓ Cycle 45: ADD x16, x1, x16 → x16 = 24 [MULTI-STAGE FORWARDING TEST]
✓ Cycle 46: NOP
✓ Cycle 47: NOP (Final)

======================================================================
  ✓✓✓ ALL TESTS PASSED SUCCESSFULLY ✓✓✓
  Total Instructions Tested: 45+
  Coverage: All R-type & I-type ALU ops + Data Hazards
======================================================================

[info] PipelinedRISCV32ITest:
[info] RV32I_BasicTester
[info] - should work
[info] Run completed in 8 seconds, 193 milliseconds.
[info] Total number of tests run: 1
[info] Suites: completed 1, aborted 0
[info] Tests: succeeded 1, failed 0, canceled 0, ignored 0, pending 0
[info] All tests passed.
[success] Total time: 9 s, completed Jan 28, 2026, 12:51:58 PM
