INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcin-zub/project_vivado_1-2/project_vivado_1-2.srcs/sources_1/new/long_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module long_and
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcin-zub/project_vivado_1-2/project_vivado_1-2.srcs/sim_1/new/tb_long_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_long_and
