# [MooreToCore] Crash when module port uses string type

> ⚠️ **DO NOT SUBMIT** - This is a duplicate of [#8332](https://github.com/llvm/circt/issues/8332)

## Summary

`circt-verilog --ir-hw` crashes with an assertion failure when processing a SystemVerilog module that has a `string` type port. The crash occurs during MooreToCore conversion because `StringType` is not supported.

## Environment

- **CIRCT Version**: 1.139.0
- **Tool**: circt-verilog
- **OS**: Linux (Ubuntu)

## Minimal Reproducer

```systemverilog
module m(input string s);
endmodule
```

**Command**:
```bash
circt-verilog --ir-hw test.sv
```

## Error Output

```
circt-verilog: llvm/include/llvm/Support/Casting.h:650: 
Assertion `detail::isPresent(Val) && "dyn_cast on a non-existent value"' failed.
```

### Key Stack Frames
```
#17 circt::hw::ModulePortInfo::sanitizeInOut() PortImplementation.h:177
#21 (anonymous namespace)::getModulePortInfo() MooreToCore.cpp:259
#22 SVModuleOpConversion::matchAndRewrite() MooreToCore.cpp:276
#42 MooreToCorePass::runOnOperation() MooreToCore.cpp:2571
```

## Root Cause Analysis

The crash occurs because:

1. `string` is a valid SystemVerilog type (IEEE 1800-2017 §6.16) parsed by the Moore dialect
2. During MooreToCore conversion, `getModulePortInfo()` attempts to convert port types
3. The TypeConverter has no rule for `moore::StringType` → returns null/invalid type
4. `ModulePortInfo::sanitizeInOut()` calls `dyn_cast<hw::InOutType>` on the invalid type
5. Assertion fails because `detail::isPresent(Val)` returns false

## Classification

| Aspect | Value |
|--------|-------|
| Valid SystemVerilog | ✅ Yes (IEEE 1800-2017 compliant) |
| Synthesizable | ❌ No (string is simulation-only) |
| Bug vs Feature | Feature Request (StringType support) |

## Related Issues

- **#8332** [MooreToCore] Support for StringType from moore to llvm dialect (OPEN) - **EXACT DUPLICATE**
- **#8283** [ImportVerilog] Cannot compile forward declared string type (OPEN)

## Suggested Fix

Instead of crashing, the compiler should emit a clear diagnostic:
```
error: 'string' type ports are not supported for synthesis
  --> test.sv:1:17
   |
 1 | module m(input string s);
   |                 ^^^^^^
```

---

*Generated by CIRCT Bug Reporter*
*Crash ID: assertion_cb4fec9b25c5_20260125_215528*
