// Seed: 2996368898
module module_0;
  wand id_1;
  assign id_2 = 1;
  assign id_1 = 1;
  supply1 id_3;
  assign id_2 = id_3;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply1 id_3,
    output wor id_4,
    output wor id_5,
    input tri0 id_6,
    output tri1 id_7,
    input wire id_8,
    output wire id_9,
    input supply1 id_10,
    output logic id_11,
    input tri1 id_12,
    input tri1 id_13,
    output wor id_14,
    input wor id_15,
    output uwire id_16,
    input tri1 id_17,
    input tri id_18,
    input wor id_19,
    output tri1 id_20,
    output tri0 id_21,
    output uwire id_22,
    input tri1 id_23,
    output wand id_24
);
  supply1 id_26, id_27, id_28, id_29 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_30 :
  assert property (@(*) id_8 ^ id_3) id_16 = id_10;
  tri1 id_31 = id_6;
  always id_11 <= 1'b0;
endmodule
