# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Lab7.ip_user_files/ipstatic" \
"../../../../Lab7.gen/sources_1/ip/Clock80MHz/Clock80MHz_clk_wiz.v" \
"../../../../Lab7.gen/sources_1/ip/Clock80MHz/Clock80MHz.v" \
"../../../../Lab7.srcs/sources_1/imports/433lab7part1/DelayLoop2024Fall.v" \
"../../../../Lab7.srcs/sources_1/imports/433lab7part1/I2C_BaudRateGenerator.v" \
"../../../../Lab7.srcs/sources_1/imports/433lab7part1/I2C_DataUnit.v" \
"../../../../Lab7.srcs/sources_1/imports/433lab7part1/I2C_Host_Controller_phase1_temp.v" \
"../../../../Lab7.srcs/sources_1/imports/433lab7part1/I2C_SDAmodule_temp.v" \
"../../../../Lab7.srcs/sources_1/imports/433lab7part1/I2C_ShiftRegister.v" \
"../../../../Lab7.srcs/sources_1/imports/433lab7part1/Lab7I2Cphase1Fall2024JJS.v" \
"../../../../Lab7.srcs/sources_1/imports/433lab7part1/NegativeClockedOneShot.v" \
"../../../../Lab7.srcs/sources_1/imports/433lab7part1/PositiveClockedOneShot.v" \
"../../../../Lab7.srcs/sources_1/imports/433lab7part1/Lab7phase1overall2024fall_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
