//port : A
//pin : 5
#include <stdint.h>

#define PERIPH_BASE 		(0x40000000UL)
#define AHB1PERIPH_OFFSET 	(0x00020000UL)
#define AHB1PERIPH_BASE 	(AHB1PERIPH_OFFSET + PERIPH_BASE)
#define GPIOA_OFFSET		(0x0000UL)

#define GPIOA_BASE			(AHB1PERIPH_BASE + GPIOA_OFFSET)

#define RCC_OFFSET 			(0x3800UL)
#define RCC_BASE 			(AHB1PERIPH_BASE + RCC_OFFSET)


//#define AHB1EN_R_OFFSET		(0x30UL)
//#define RCC_AHB1EN_R 		(*(volatile unsigned int *)(RCC_BASE + AHB1EN_R_OFFSET))


//#define MODE_R_OFFSET		(0x00UL)
//#define GPIO_MODE_R			(*(volatile unsigned int *)(GPIOA_BASE + MODE_R_OFFSET))

//#define OD_R_OFFSET			(0x14UL)
//#define GPIO_OD_R			(*(volatile unsigned int *)(GPIOA_BASE + OD_R_OFFSET))

#define GPIOAEN				(1U<<0)

#define PIN5				(1U<<5)
#define LED_PIN				PIN5


#define __IO	volatile


typedef struct
{
  volatile uint32_t MODER;    /*!< GPIO port mode register,               Address offset: 0x00      */
  volatile uint32_t dummy[4];	//there are 4 (32 bits) registers before ODR , the order should remained
  volatile uint32_t ODR;      /*!< GPIO port output data register,        Address offset: 0x14      */

} GPIO_TypeDef;


// RCC Register Map
typedef struct {
    volatile uint32_t dummy[12]; //there are 12 (32 bits) registers before AHB1ENR , the order should remained
    volatile uint32_t AHB1ENR;       // 0x30: AHB1 peripheral clock enable register

} RCC_TypeDef;


#define RCC 	((RCC_TypeDef *) RCC_BASE)
#define GPIOA	((GPIO_TypeDef *) GPIOA_BASE)

int main(void)
{
	//1- enable the clock to GPIOA

	RCC->AHB1ENR |= GPIOAEN;

	//2- set PA5 as output pin

	//configure mode reg to be 01 (as output mode)
	GPIOA->MODER |= (1U<<10); // set pin 10 to be 1
	GPIOA->MODER &= ~(1U<<11); // set pin 11 to be 0

	while(1)
	{
		//3- toggle the pin
		GPIOA->ODR ^= LED_PIN;

		//delay
		for(int i = 0 ; i< 100000 ; i++);
	}
}



