;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #72, @700
	SUB @127, 106
	SUB 3, 20
	SPL 0, <402
	MOV -7, <-20
	SLT <300, 90
	MOV -1, <-20
	SUB -207, <-120
	DJN 0, 900
	DJN 0, 900
	SUB @-127, 100
	SUB 300, 91
	SUB 300, 91
	SUB @127, 106
	SUB -10, 0
	SUB #72, @700
	SUB #72, @700
	SUB #52, @-700
	ADD #3, 0
	SLT <300, 90
	SUB #0, -40
	SUB #0, -40
	CMP -207, <-120
	SUB 3, 10
	SPL -12, <10
	ADD 30, 9
	SUB #72, @700
	SUB -12, @10
	SUB -12, @10
	ADD #270, <1
	MOV -7, <-20
	SPL 3, <902
	ADD #52, -40
	ADD 3, 10
	ADD -33, 9
	SUB @-127, 100
	MOV -1, <-20
	SPL 0, <310
	MOV -1, <-20
	ADD 3, 10
	CMP -207, <-120
	SPL 0, <310
	SPL 0, <402
	CMP -207, <-120
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
