<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OT-DW1000: openthread-master/third_party/synopsys/embarc_emsk_bsp/arc/arc_cache.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OT-DW1000
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_fe649ec14e5e3782f227cc9e4abd38da.html">openthread-master</a></li><li class="navelem"><a class="el" href="dir_7d90705f0e33e4f611d5ec5bfa470328.html">third_party</a></li><li class="navelem"><a class="el" href="dir_1dcfd2d39bf94829c9ade6c6fbf890a8.html">synopsys</a></li><li class="navelem"><a class="el" href="dir_a11529cdf3cab5dff349bcd2252b28c1.html">embarc_emsk_bsp</a></li><li class="navelem"><a class="el" href="dir_7424934397ef65fbd480eea7877c6291.html">arc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">arc_cache.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>implementation of cache related functions  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="arc__cache_8h_source.html">inc/arc/arc_cache.h</a>&quot;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcache__config.html">cache_config</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aff6165db3fa02d1c8646031870230232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#aff6165db3fa02d1c8646031870230232">DIV_ROUND_UP</a>(x,  y)&#160;&#160;&#160;(((x) + (y) - 1) / (y))</td></tr>
<tr class="separator:aff6165db3fa02d1c8646031870230232"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a6f0c3d1cb5e164571bf826622a20c65e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#a6f0c3d1cb5e164571bf826622a20c65e">icache_invalidate_mlines</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> start_addr, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> size)</td></tr>
<tr class="memdesc:a6f0c3d1cb5e164571bf826622a20c65e"><td class="mdescLeft">&#160;</td><td class="mdescRight">invalidate multi instruction cache lines  <a href="#a6f0c3d1cb5e164571bf826622a20c65e">More...</a><br /></td></tr>
<tr class="separator:a6f0c3d1cb5e164571bf826622a20c65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48f9fb90008431f06fcb385d9f67fc8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#a48f9fb90008431f06fcb385d9f67fc8c">icache_lock_mlines</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> start_addr, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> size)</td></tr>
<tr class="memdesc:a48f9fb90008431f06fcb385d9f67fc8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">lock multi lines in instruction cache  <a href="#a48f9fb90008431f06fcb385d9f67fc8c">More...</a><br /></td></tr>
<tr class="separator:a48f9fb90008431f06fcb385d9f67fc8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3efe68d04d6fd03795066a79f032059f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#a3efe68d04d6fd03795066a79f032059f">icache_direct_write</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> cache_addr, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> tag, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> data)</td></tr>
<tr class="memdesc:a3efe68d04d6fd03795066a79f032059f"><td class="mdescLeft">&#160;</td><td class="mdescRight">directly write icache internal ram  <a href="#a3efe68d04d6fd03795066a79f032059f">More...</a><br /></td></tr>
<tr class="separator:a3efe68d04d6fd03795066a79f032059f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6444cdd20acd74647d4959dea9a2dd36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#a6444cdd20acd74647d4959dea9a2dd36">icache_direct_read</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> cache_addr, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *tag, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *data)</td></tr>
<tr class="memdesc:a6444cdd20acd74647d4959dea9a2dd36"><td class="mdescLeft">&#160;</td><td class="mdescRight">directly read icache internal ram  <a href="#a6444cdd20acd74647d4959dea9a2dd36">More...</a><br /></td></tr>
<tr class="separator:a6444cdd20acd74647d4959dea9a2dd36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a438d802e1198870ae27d3ff22512ef20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#a438d802e1198870ae27d3ff22512ef20">icache_indirect_read</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> mem_addr, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *tag, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *data)</td></tr>
<tr class="memdesc:a438d802e1198870ae27d3ff22512ef20"><td class="mdescLeft">&#160;</td><td class="mdescRight">indirectly read icache internal ram  <a href="#a438d802e1198870ae27d3ff22512ef20">More...</a><br /></td></tr>
<tr class="separator:a438d802e1198870ae27d3ff22512ef20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59d602ce2dc5882749c4efb11d4afd45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#a59d602ce2dc5882749c4efb11d4afd45">dcache_invalidate_mlines</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> start_addr, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> size)</td></tr>
<tr class="memdesc:a59d602ce2dc5882749c4efb11d4afd45"><td class="mdescLeft">&#160;</td><td class="mdescRight">invalidate multi data cache lines  <a href="#a59d602ce2dc5882749c4efb11d4afd45">More...</a><br /></td></tr>
<tr class="separator:a59d602ce2dc5882749c4efb11d4afd45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22809d879f9791c65001e86ff559434c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#a22809d879f9791c65001e86ff559434c">dcache_flush_mlines</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> start_addr, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> size)</td></tr>
<tr class="memdesc:a22809d879f9791c65001e86ff559434c"><td class="mdescLeft">&#160;</td><td class="mdescRight">flush multi lines in data cache  <a href="#a22809d879f9791c65001e86ff559434c">More...</a><br /></td></tr>
<tr class="separator:a22809d879f9791c65001e86ff559434c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04d4e5c837e79cc0eaffe1e462b744bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#a04d4e5c837e79cc0eaffe1e462b744bc">dcache_lock_mlines</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> start_addr, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> size)</td></tr>
<tr class="memdesc:a04d4e5c837e79cc0eaffe1e462b744bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">lock multi lines in data cache  <a href="#a04d4e5c837e79cc0eaffe1e462b744bc">More...</a><br /></td></tr>
<tr class="separator:a04d4e5c837e79cc0eaffe1e462b744bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfdca8296f41bd31cc9e5643a8d24e32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#abfdca8296f41bd31cc9e5643a8d24e32">dcache_direct_write</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> cache_addr, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> tag, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> data)</td></tr>
<tr class="memdesc:abfdca8296f41bd31cc9e5643a8d24e32"><td class="mdescLeft">&#160;</td><td class="mdescRight">directly write dcache internal ram  <a href="#abfdca8296f41bd31cc9e5643a8d24e32">More...</a><br /></td></tr>
<tr class="separator:abfdca8296f41bd31cc9e5643a8d24e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10472449765a96cb2eeab9fb89f188da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#a10472449765a96cb2eeab9fb89f188da">dcache_direct_read</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> cache_addr, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *tag, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *data)</td></tr>
<tr class="memdesc:a10472449765a96cb2eeab9fb89f188da"><td class="mdescLeft">&#160;</td><td class="mdescRight">directly read dcache internal ram  <a href="#a10472449765a96cb2eeab9fb89f188da">More...</a><br /></td></tr>
<tr class="separator:a10472449765a96cb2eeab9fb89f188da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c6a7e168e8daf46938f6c8a63318e1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#a9c6a7e168e8daf46938f6c8a63318e1f">dcache_indirect_read</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> mem_addr, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *tag, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *data)</td></tr>
<tr class="memdesc:a9c6a7e168e8daf46938f6c8a63318e1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">indirectly read dcache internal ram  <a href="#a9c6a7e168e8daf46938f6c8a63318e1f">More...</a><br /></td></tr>
<tr class="separator:a9c6a7e168e8daf46938f6c8a63318e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bda12adc92ba421f24f6e836051db9c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#a6bda12adc92ba421f24f6e836051db9c">arc_cache_init</a> (void)</td></tr>
<tr class="memdesc:a6bda12adc92ba421f24f6e836051db9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">initialize cache  <a href="#a6bda12adc92ba421f24f6e836051db9c">More...</a><br /></td></tr>
<tr class="separator:a6bda12adc92ba421f24f6e836051db9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>implementation of cache related functions </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aff6165db3fa02d1c8646031870230232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff6165db3fa02d1c8646031870230232">&#9670;&nbsp;</a></span>DIV_ROUND_UP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIV_ROUND_UP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">y&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(((x) + (y) - 1) / (y))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a6bda12adc92ba421f24f6e836051db9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bda12adc92ba421f24f6e836051db9c">&#9670;&nbsp;</a></span>arc_cache_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void arc_cache_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>initialize cache </p>
<ol type="1">
<li>invalidate icache and dcache</li>
<li>Only support ARCv2 cache </li>
</ol>

</div>
</div>
<a id="a10472449765a96cb2eeab9fb89f188da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10472449765a96cb2eeab9fb89f188da">&#9670;&nbsp;</a></span>dcache_direct_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> dcache_direct_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>cache_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>tag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>directly read dcache internal ram </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cache_addr,dcache</td><td>internal address(way+index+offset) </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">tag</td><td>cache tag to read </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">data</td><td>cache data to read </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

</div>
</div>
<a id="abfdca8296f41bd31cc9e5643a8d24e32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfdca8296f41bd31cc9e5643a8d24e32">&#9670;&nbsp;</a></span>dcache_direct_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> dcache_direct_write </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>cache_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>tag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>directly write dcache internal ram </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cache_addr,dcache</td><td>internal address(way+index+offset) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tag</td><td>cache tag to write </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>cache data to write </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

</div>
</div>
<a id="a22809d879f9791c65001e86ff559434c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22809d879f9791c65001e86ff559434c">&#9670;&nbsp;</a></span>dcache_flush_mlines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> dcache_flush_mlines </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>start_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>flush multi lines in data cache </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">start_addr</td><td>start address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>the bytes to be flushed </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

</div>
</div>
<a id="a9c6a7e168e8daf46938f6c8a63318e1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c6a7e168e8daf46938f6c8a63318e1f">&#9670;&nbsp;</a></span>dcache_indirect_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> dcache_indirect_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>mem_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>tag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>indirectly read dcache internal ram </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mem_addr,memory</td><td>address(tag+index+offset) </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">tag</td><td>cache tag to read </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">data</td><td>cache data to read </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

</div>
</div>
<a id="a59d602ce2dc5882749c4efb11d4afd45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59d602ce2dc5882749c4efb11d4afd45">&#9670;&nbsp;</a></span>dcache_invalidate_mlines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> dcache_invalidate_mlines </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>start_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>invalidate multi data cache lines </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">start_addr</td><td>start address in data cache </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>the bytes to be invalidated </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

</div>
</div>
<a id="a04d4e5c837e79cc0eaffe1e462b744bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04d4e5c837e79cc0eaffe1e462b744bc">&#9670;&nbsp;</a></span>dcache_lock_mlines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> dcache_lock_mlines </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>start_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>lock multi lines in data cache </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">start_addr</td><td>start address in data cache </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>the bytes to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

</div>
</div>
<a id="a6444cdd20acd74647d4959dea9a2dd36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6444cdd20acd74647d4959dea9a2dd36">&#9670;&nbsp;</a></span>icache_direct_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> icache_direct_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>cache_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>tag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>directly read icache internal ram </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cache_addr,icache</td><td>internal address(way+index+offset) </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">tag</td><td>cache tag to read (tag+index+lock bit+valid bit) </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">data</td><td>cache data to read </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

</div>
</div>
<a id="a3efe68d04d6fd03795066a79f032059f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3efe68d04d6fd03795066a79f032059f">&#9670;&nbsp;</a></span>icache_direct_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> icache_direct_write </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>cache_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>tag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>directly write icache internal ram </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cache_addr,icache</td><td>internal address(way+index+offset) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tag</td><td>cache tag to write (tag+lock bit+valid bit) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>cache data to write </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

</div>
</div>
<a id="a438d802e1198870ae27d3ff22512ef20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a438d802e1198870ae27d3ff22512ef20">&#9670;&nbsp;</a></span>icache_indirect_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> icache_indirect_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>mem_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>tag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>indirectly read icache internal ram </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mem_addr,memory</td><td>address </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">tag</td><td>cache tag to read </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">data</td><td>cache data to read </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

</div>
</div>
<a id="a6f0c3d1cb5e164571bf826622a20c65e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f0c3d1cb5e164571bf826622a20c65e">&#9670;&nbsp;</a></span>icache_invalidate_mlines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> icache_invalidate_mlines </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>start_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>invalidate multi instruction cache lines </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">start_addr</td><td>start address in instruction cache </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>the bytes to be invalidated </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

</div>
</div>
<a id="a48f9fb90008431f06fcb385d9f67fc8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48f9fb90008431f06fcb385d9f67fc8c">&#9670;&nbsp;</a></span>icache_lock_mlines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> icache_lock_mlines </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>start_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>lock multi lines in instruction cache </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">start_addr</td><td>start address in instruction cache </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>the bytes to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed (cache already locked or other reasons) </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 21 2017 18:58:03 for OT-DW1000 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
