# System Verilog RTL Design and Verification Exercises ğŸ› ï¸ğŸ–¥ï¸

Welcome to my GitHub repository! This repository serves as a collection of exercises aimed at practicing and honing skills in System Verilog RTL Design and Verification. Each exercise is designed to tackle a specific concept or component, providing practical experience and reinforcing theoretical knowledge.

## Repository Structure ğŸ“‚

The repository is organized into folders, each representing a day of practice or a specific exercise. Below is an overview of the current structure. You can follow the respective links to try the code on your own:
- [Day 1: Design and Verification of a D Flip Flop](https://www.edaplayground.com/x/bB_P) ğŸ”„

## Future Exercises ğŸ”®

This repository will be continually updated with new exercises, each focusing on different aspects of System Verilog RTL Design and Verification. Stay tuned for more updates!

## License ğŸ“œ
This project is licensed under the MIT License. See the LICENSE file for more details.

Happy coding to me! ğŸ˜ƒ
