{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724379905404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724379905405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 23:25:05 2024 " "Processing started: Thu Aug 22 23:25:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724379905405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1724379905405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1724379905405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1724379905566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1724379905566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 12 12 " "Found 12 design units, including 12 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_logic_unit " "Found entity 1: arithmetic_logic_unit" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724379910963 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724379910963 ""} { "Info" "ISGN_ENTITY_NAME" "3 control_unit " "Found entity 3: control_unit" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724379910963 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder_i " "Found entity 4: decoder_i" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724379910963 ""} { "Info" "ISGN_ENTITY_NAME" "5 decoder_r " "Found entity 5: decoder_r" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 463 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724379910963 ""} { "Info" "ISGN_ENTITY_NAME" "6 decoder_j " "Found entity 6: decoder_j" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724379910963 ""} { "Info" "ISGN_ENTITY_NAME" "7 processor " "Found entity 7: processor" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724379910963 ""} { "Info" "ISGN_ENTITY_NAME" "8 program_counter " "Found entity 8: program_counter" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 859 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724379910963 ""} { "Info" "ISGN_ENTITY_NAME" "9 program_memory " "Found entity 9: program_memory" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 993 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724379910963 ""} { "Info" "ISGN_ENTITY_NAME" "10 random_acess_memory " "Found entity 10: random_acess_memory" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 1009 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724379910963 ""} { "Info" "ISGN_ENTITY_NAME" "11 register_bank " "Found entity 11: register_bank" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 1056 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724379910963 ""} { "Info" "ISGN_ENTITY_NAME" "12 seven_segment_decoder " "Found entity 12: seven_segment_decoder" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 1111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724379910963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724379910963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1724379911007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk_div " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk_div\"" {  } { { "processor.v" "clk_div" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724379911026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_memory program_memory:pm " "Elaborating entity \"program_memory\" for hierarchy \"program_memory:pm\"" {  } { { "processor.v" "pm" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724379911029 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory\[4..65535\] 0 processor.v(998) " "Net \"memory\[4..65535\]\" at processor.v(998) has no driver or initial value, using a default initial value '0'" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 998 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1724379914943 "|processor|program_memory:pm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_i decoder_i:deci " "Elaborating entity \"decoder_i\" for hierarchy \"decoder_i:deci\"" {  } { { "processor.v" "deci" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724379919089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_j decoder_j:decj " "Elaborating entity \"decoder_j\" for hierarchy \"decoder_j:decj\"" {  } { { "processor.v" "decj" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724379919092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_r decoder_r:decr " "Elaborating entity \"decoder_r\" for hierarchy \"decoder_r:decr\"" {  } { { "processor.v" "decr" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724379919095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank register_bank:registers " "Elaborating entity \"register_bank\" for hierarchy \"register_bank:registers\"" {  } { { "processor.v" "registers" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724379919097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_logic_unit arithmetic_logic_unit:alu " "Elaborating entity \"arithmetic_logic_unit\" for hierarchy \"arithmetic_logic_unit:alu\"" {  } { { "processor.v" "alu" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724379919173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc\"" {  } { { "processor.v" "pc" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724379919185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_acess_memory random_acess_memory:ram " "Elaborating entity \"random_acess_memory\" for hierarchy \"random_acess_memory:ram\"" {  } { { "processor.v" "ram" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724379919188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder random_acess_memory:ram\|seven_segment_decoder:ss_dec " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"random_acess_memory:ram\|seven_segment_decoder:ss_dec\"" {  } { { "processor.v" "ss_dec" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 1037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724379919263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cu\"" {  } { { "processor.v" "cu" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724379919275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 processor.v(297) " "Verilog HDL assignment warning at processor.v(297): truncated value with size 6 to match size of target (4)" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1724379919276 "|processor|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 processor.v(354) " "Verilog HDL assignment warning at processor.v(354): truncated value with size 6 to match size of target (4)" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1724379919277 "|processor|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "optype processor.v(280) " "Verilog HDL Always Construct warning at processor.v(280): inferring latch(es) for variable \"optype\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1724379919277 "|processor|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shamft processor.v(280) " "Verilog HDL Always Construct warning at processor.v(280): inferring latch(es) for variable \"shamft\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1724379919277 "|processor|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "deference processor.v(280) " "Verilog HDL Always Construct warning at processor.v(280): inferring latch(es) for variable \"deference\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1724379919277 "|processor|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluop processor.v(280) " "Verilog HDL Always Construct warning at processor.v(280): inferring latch(es) for variable \"aluop\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1724379919277 "|processor|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcconfig processor.v(280) " "Verilog HDL Always Construct warning at processor.v(280): inferring latch(es) for variable \"pcconfig\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1724379919277 "|processor|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ramconfig processor.v(280) " "Verilog HDL Always Construct warning at processor.v(280): inferring latch(es) for variable \"ramconfig\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1724379919277 "|processor|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regbankconfig processor.v(280) " "Verilog HDL Always Construct warning at processor.v(280): inferring latch(es) for variable \"regbankconfig\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1724379919277 "|processor|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regsource processor.v(280) " "Verilog HDL Always Construct warning at processor.v(280): inferring latch(es) for variable \"regsource\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1724379919277 "|processor|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regsource\[1\] processor.v(322) " "Inferred latch for \"regsource\[1\]\" at processor.v(322)" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 322 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724379919279 "|processor|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regsource\[0\] processor.v(322) " "Inferred latch for \"regsource\[0\]\" at processor.v(322)" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 322 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724379919279 "|processor|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regbankconfig processor.v(322) " "Inferred latch for \"regbankconfig\" at processor.v(322)" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 322 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724379919279 "|processor|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramconfig processor.v(322) " "Inferred latch for \"ramconfig\" at processor.v(322)" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 322 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724379919279 "|processor|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcconfig\[1\] processor.v(322) " "Inferred latch for \"pcconfig\[1\]\" at processor.v(322)" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 322 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724379919279 "|processor|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcconfig\[0\] processor.v(322) " "Inferred latch for \"pcconfig\[0\]\" at processor.v(322)" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 322 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724379919279 "|processor|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[3\] processor.v(322) " "Inferred latch for \"aluop\[3\]\" at processor.v(322)" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 322 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724379919279 "|processor|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[2\] processor.v(322) " "Inferred latch for \"aluop\[2\]\" at processor.v(322)" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 322 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724379919279 "|processor|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[1\] processor.v(322) " "Inferred latch for \"aluop\[1\]\" at processor.v(322)" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 322 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724379919279 "|processor|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[0\] processor.v(322) " "Inferred latch for \"aluop\[0\]\" at processor.v(322)" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 322 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724379919279 "|processor|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deference\[2\] processor.v(322) " "Inferred latch for \"deference\[2\]\" at processor.v(322)" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 322 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724379919279 "|processor|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deference\[1\] processor.v(322) " "Inferred latch for \"deference\[1\]\" at processor.v(322)" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 322 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724379919279 "|processor|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "deference\[0\] processor.v(322) " "Inferred latch for \"deference\[0\]\" at processor.v(322)" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 322 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724379919280 "|processor|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamft\[5\] processor.v(322) " "Inferred latch for \"shamft\[5\]\" at processor.v(322)" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 322 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724379919280 "|processor|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamft\[4\] processor.v(322) " "Inferred latch for \"shamft\[4\]\" at processor.v(322)" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 322 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724379919280 "|processor|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamft\[3\] processor.v(322) " "Inferred latch for \"shamft\[3\]\" at processor.v(322)" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 322 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724379919280 "|processor|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamft\[2\] processor.v(322) " "Inferred latch for \"shamft\[2\]\" at processor.v(322)" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 322 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724379919280 "|processor|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamft\[1\] processor.v(322) " "Inferred latch for \"shamft\[1\]\" at processor.v(322)" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 322 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724379919280 "|processor|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamft\[0\] processor.v(322) " "Inferred latch for \"shamft\[0\]\" at processor.v(322)" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 322 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724379919280 "|processor|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "optype\[1\] processor.v(322) " "Inferred latch for \"optype\[1\]\" at processor.v(322)" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 322 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724379919280 "|processor|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "optype\[0\] processor.v(322) " "Inferred latch for \"optype\[0\]\" at processor.v(322)" {  } { { "processor.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/processor.v" 322 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724379919280 "|processor|control_unit:cu"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1767 " "Peak virtual memory: 1767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724379921710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 23:25:21 2024 " "Processing ended: Thu Aug 22 23:25:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724379921710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724379921710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724379921710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1724379921710 ""}
