// Seed: 2141829242
module module_0;
  wire module_0;
  assign module_2.id_33 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_5;
  assign id_3[1] = 1;
  assign id_5 = 1;
  assign id_1 = 1 === 1;
  module_0 modCall_1 ();
  assign id_2[1] = id_5;
endmodule
module module_2 (
    output tri0 id_0,
    input wire id_1,
    output tri0 id_2,
    input wor id_3,
    output wire id_4,
    input tri1 id_5,
    output supply0 id_6
);
  assign id_4 = id_3;
  module_0 modCall_1 ();
  wire  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  =  1  ;
endmodule
