Towards the formal verification of cache coherency at the architectural level