Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/kmd17/Documents/GitHub/FPGACODE/tb_isim_beh.exe -prj C:/Users/kmd17/Documents/GitHub/FPGACODE/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/kmd17/Documents/GitHub/FPGACODE/reg8.v" into library work
Analyzing Verilog file "C:/Users/kmd17/Documents/GitHub/FPGACODE/adder8.v" into library work
Analyzing Verilog file "C:/Users/kmd17/Documents/GitHub/FPGACODE/system.v" into library work
Analyzing Verilog file "C:/Users/kmd17/Documents/GitHub/FPGACODE/tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/kmd17/Documents/GitHub/FPGACODE/system.v" Line 40: Size mismatch in connection of port <datain>. Formal port size is 8-bit while actual signal size is 9-bit.
Completed static elaboration
Compiling module adder8
Compiling module reg8
Compiling module system
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\tb_isim_beh.exe.sim\libPortability.dll".
Compiled 5 Verilog Units
Built simulation executable C:/Users/kmd17/Documents/GitHub/FPGACODE/tb_isim_beh.exe
Fuse Memory Usage: 26968 KB
Fuse CPU Usage: 312 ms
