
ProjetA25_CentreDeTri.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000db24  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  0800dcac  0800dcac  0000ecac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dcdc  0800dcdc  0000f6b0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800dcdc  0800dcdc  0000ecdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dce4  0800dce4  0000f6b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dce4  0800dce4  0000ece4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dce8  0800dce8  0000ece8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000006b0  20000000  0800dcec  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f6b0  2**0
                  CONTENTS
 10 .bss          00000b28  200006b0  200006b0  0000f6b0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200011d8  200011d8  0000f6b0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f6b0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001cd0a  00000000  00000000  0000f6e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005b50  00000000  00000000  0002c3ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001af0  00000000  00000000  00031f40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000143a  00000000  00000000  00033a30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028324  00000000  00000000  00034e6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00029f44  00000000  00000000  0005d18e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6870  00000000  00000000  000870d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015d942  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006b4c  00000000  00000000  0015d988  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000076  00000000  00000000  001644d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200006b0 	.word	0x200006b0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800dc94 	.word	0x0800dc94

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200006b4 	.word	0x200006b4
 80001c4:	0800dc94 	.word	0x0800dc94

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <vOutputGLcd>:
//    Equate : Aucun	
//    #Define : Aucun   
//                                    
//******************************************************************************   
void vOutputGLcd(uint8_t ucAdresse, uint8_t ucDonnee)
{   
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	4603      	mov	r3, r0
 80004fc:	460a      	mov	r2, r1
 80004fe:	71fb      	strb	r3, [r7, #7]
 8000500:	4613      	mov	r3, r2
 8000502:	71bb      	strb	r3, [r7, #6]
  uint8_t ucTest; 
  
  ucTest = ucReadIO (CS0, 1, ADRBUSYFLAG);  
 8000504:	2204      	movs	r2, #4
 8000506:	2101      	movs	r1, #1
 8000508:	2000      	movs	r0, #0
 800050a:	f000 f9cb 	bl	80008a4 <ucReadIO>
 800050e:	4603      	mov	r3, r0
 8000510:	73fb      	strb	r3, [r7, #15]
  while ((ucTest & 0x80) == 0x80)                    //Attente du BUSY FLAG.
 8000512:	e006      	b.n	8000522 <vOutputGLcd+0x2e>
    ucTest = ucReadIO (CS0, 1, ADRBUSYFLAG);
 8000514:	2204      	movs	r2, #4
 8000516:	2101      	movs	r1, #1
 8000518:	2000      	movs	r0, #0
 800051a:	f000 f9c3 	bl	80008a4 <ucReadIO>
 800051e:	4603      	mov	r3, r0
 8000520:	73fb      	strb	r3, [r7, #15]
  while ((ucTest & 0x80) == 0x80)                    //Attente du BUSY FLAG.
 8000522:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000526:	2b00      	cmp	r3, #0
 8000528:	dbf4      	blt.n	8000514 <vOutputGLcd+0x20>
  
  vWriteIO(ucDonnee, CS0, 1, (ucAdresse & 0x0B));    //Ecriture de la donnee.
 800052a:	79fb      	ldrb	r3, [r7, #7]
 800052c:	f003 030b 	and.w	r3, r3, #11
 8000530:	b2db      	uxtb	r3, r3
 8000532:	79b8      	ldrb	r0, [r7, #6]
 8000534:	2201      	movs	r2, #1
 8000536:	2100      	movs	r1, #0
 8000538:	f000 fb46 	bl	8000bc8 <vWriteIO>
}    
 800053c:	bf00      	nop
 800053e:	3710      	adds	r7, #16
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}

08000544 <vInitGLcd>:
//    Equate : Aucun	
//    #Define : Aucun
//                                    
//******************************************************************************
void vInitGLcd(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
//Cote gauche 
  vOutputGLcd(ADRINSTRLEFTW, 0x3E);  //Display OFF. 
 8000548:	213e      	movs	r1, #62	@ 0x3e
 800054a:	2002      	movs	r0, #2
 800054c:	f7ff ffd2 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0xC0);  //Start line.     
 8000550:	21c0      	movs	r1, #192	@ 0xc0
 8000552:	2002      	movs	r0, #2
 8000554:	f7ff ffce 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0xB8);  //Page a 0.
 8000558:	21b8      	movs	r1, #184	@ 0xb8
 800055a:	2002      	movs	r0, #2
 800055c:	f7ff ffca 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0x40);  //Adresse Y a 0.      
 8000560:	2140      	movs	r1, #64	@ 0x40
 8000562:	2002      	movs	r0, #2
 8000564:	f7ff ffc6 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0x3F);  //Display ON.
 8000568:	213f      	movs	r1, #63	@ 0x3f
 800056a:	2002      	movs	r0, #2
 800056c:	f7ff ffc2 	bl	80004f4 <vOutputGLcd>
//Cote droit  
  vOutputGLcd(ADRINSTRRIGHTW, 0x3E);  //Display OFF.
 8000570:	213e      	movs	r1, #62	@ 0x3e
 8000572:	2001      	movs	r0, #1
 8000574:	f7ff ffbe 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0xC0);  //Start line.     
 8000578:	21c0      	movs	r1, #192	@ 0xc0
 800057a:	2001      	movs	r0, #1
 800057c:	f7ff ffba 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0xB8);  //Page a 0.
 8000580:	21b8      	movs	r1, #184	@ 0xb8
 8000582:	2001      	movs	r0, #1
 8000584:	f7ff ffb6 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0x40);  //Adresse Y a 0.      
 8000588:	2140      	movs	r1, #64	@ 0x40
 800058a:	2001      	movs	r0, #1
 800058c:	f7ff ffb2 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0x3F);  //Display ON.
 8000590:	213f      	movs	r1, #63	@ 0x3f
 8000592:	2001      	movs	r0, #1
 8000594:	f7ff ffae 	bl	80004f4 <vOutputGLcd>
}
 8000598:	bf00      	nop
 800059a:	bd80      	pop	{r7, pc}

0800059c <vClearGLcd>:
//    Equate : Aucun
//    #Define : ADRINSTRRIGHTW, ADRINSTRLEFTW, ADRDATALEFTW, ADRDATARIGHTW
//                                    
//******************************************************************************
void vClearGLcd(uint8_t ucData)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	71fb      	strb	r3, [r7, #7]
  int i, j;

  for (j=0; j<8; j++)
 80005a6:	2300      	movs	r3, #0
 80005a8:	60bb      	str	r3, [r7, #8]
 80005aa:	e02e      	b.n	800060a <vClearGLcd+0x6e>
  {              
    vOutputGLcd(ADRINSTRRIGHTW, (0xB8+j));  //Page                                 
 80005ac:	68bb      	ldr	r3, [r7, #8]
 80005ae:	b2db      	uxtb	r3, r3
 80005b0:	3b48      	subs	r3, #72	@ 0x48
 80005b2:	b2db      	uxtb	r3, r3
 80005b4:	4619      	mov	r1, r3
 80005b6:	2001      	movs	r0, #1
 80005b8:	f7ff ff9c 	bl	80004f4 <vOutputGLcd>
    vOutputGLcd(ADRINSTRLEFTW, (0xB8+j));   //Page    
 80005bc:	68bb      	ldr	r3, [r7, #8]
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	3b48      	subs	r3, #72	@ 0x48
 80005c2:	b2db      	uxtb	r3, r3
 80005c4:	4619      	mov	r1, r3
 80005c6:	2002      	movs	r0, #2
 80005c8:	f7ff ff94 	bl	80004f4 <vOutputGLcd>
    for (i=0; i<64; i++)
 80005cc:	2300      	movs	r3, #0
 80005ce:	60fb      	str	r3, [r7, #12]
 80005d0:	e007      	b.n	80005e2 <vClearGLcd+0x46>
    {
      vOutputGLcd(ADRDATALEFTW, ucData); 
 80005d2:	79fb      	ldrb	r3, [r7, #7]
 80005d4:	4619      	mov	r1, r3
 80005d6:	200a      	movs	r0, #10
 80005d8:	f7ff ff8c 	bl	80004f4 <vOutputGLcd>
    for (i=0; i<64; i++)
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	3301      	adds	r3, #1
 80005e0:	60fb      	str	r3, [r7, #12]
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	2b3f      	cmp	r3, #63	@ 0x3f
 80005e6:	ddf4      	ble.n	80005d2 <vClearGLcd+0x36>
    }     
    for (i=0; i<64; i++)
 80005e8:	2300      	movs	r3, #0
 80005ea:	60fb      	str	r3, [r7, #12]
 80005ec:	e007      	b.n	80005fe <vClearGLcd+0x62>
    {
      vOutputGLcd(ADRDATARIGHTW, ucData); 
 80005ee:	79fb      	ldrb	r3, [r7, #7]
 80005f0:	4619      	mov	r1, r3
 80005f2:	2009      	movs	r0, #9
 80005f4:	f7ff ff7e 	bl	80004f4 <vOutputGLcd>
    for (i=0; i<64; i++)
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	3301      	adds	r3, #1
 80005fc:	60fb      	str	r3, [r7, #12]
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	2b3f      	cmp	r3, #63	@ 0x3f
 8000602:	ddf4      	ble.n	80005ee <vClearGLcd+0x52>
  for (j=0; j<8; j++)
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	3301      	adds	r3, #1
 8000608:	60bb      	str	r3, [r7, #8]
 800060a:	68bb      	ldr	r3, [r7, #8]
 800060c:	2b07      	cmp	r3, #7
 800060e:	ddcd      	ble.n	80005ac <vClearGLcd+0x10>
    }     
  }     
}   
 8000610:	bf00      	nop
 8000612:	bf00      	nop
 8000614:	3710      	adds	r7, #16
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
	...

0800061c <vPutCharGLcd>:
//    Equate : Aucun	
//    #Define : Aucun
//                                    
//******************************************************************************
void vPutCharGLcd(uint8_t ucChar, uint8_t ucLigne, uint8_t ucColonne, uint8_t ucFont)
{      
 800061c:	b590      	push	{r4, r7, lr}
 800061e:	b085      	sub	sp, #20
 8000620:	af00      	add	r7, sp, #0
 8000622:	4604      	mov	r4, r0
 8000624:	4608      	mov	r0, r1
 8000626:	4611      	mov	r1, r2
 8000628:	461a      	mov	r2, r3
 800062a:	4623      	mov	r3, r4
 800062c:	71fb      	strb	r3, [r7, #7]
 800062e:	4603      	mov	r3, r0
 8000630:	71bb      	strb	r3, [r7, #6]
 8000632:	460b      	mov	r3, r1
 8000634:	717b      	strb	r3, [r7, #5]
 8000636:	4613      	mov	r3, r2
 8000638:	713b      	strb	r3, [r7, #4]
uint8_t ucAdresse; 
int8_t i, iChar; 
uint8_t ucX, ucData;  
  iChar = ucChar - 0x20;                //Choix de la ligne dans le tableau.  
 800063a:	79fb      	ldrb	r3, [r7, #7]
 800063c:	3b20      	subs	r3, #32
 800063e:	b2db      	uxtb	r3, r3
 8000640:	733b      	strb	r3, [r7, #12]
  if (ucFont == 3)                      //Si on utilise le font de 3 pixels.
 8000642:	793b      	ldrb	r3, [r7, #4]
 8000644:	2b03      	cmp	r3, #3
 8000646:	d102      	bne.n	800064e <vPutCharGLcd+0x32>
  {
    ucX = (ucColonne * 4);              //Calcul de la position en X.
 8000648:	797b      	ldrb	r3, [r7, #5]
 800064a:	009b      	lsls	r3, r3, #2
 800064c:	737b      	strb	r3, [r7, #13]
  }
  if (ucFont == 5)                      //Si on utilise le font de 5 pixels.
 800064e:	793b      	ldrb	r3, [r7, #4]
 8000650:	2b05      	cmp	r3, #5
 8000652:	d107      	bne.n	8000664 <vPutCharGLcd+0x48>
  { 
    ucX = ((ucColonne * 6) + 4);        //Calcul de la position en X.
 8000654:	797b      	ldrb	r3, [r7, #5]
 8000656:	461a      	mov	r2, r3
 8000658:	0052      	lsls	r2, r2, #1
 800065a:	4413      	add	r3, r2
 800065c:	005b      	lsls	r3, r3, #1
 800065e:	b2db      	uxtb	r3, r3
 8000660:	3304      	adds	r3, #4
 8000662:	737b      	strb	r3, [r7, #13]
  }
  if (ucFont == 7)                      //Si on utilise le font de 3 pixels.
 8000664:	793b      	ldrb	r3, [r7, #4]
 8000666:	2b07      	cmp	r3, #7
 8000668:	d102      	bne.n	8000670 <vPutCharGLcd+0x54>
  {
    ucX = (ucColonne * 8);              //Calcul de la position en X.
 800066a:	797b      	ldrb	r3, [r7, #5]
 800066c:	00db      	lsls	r3, r3, #3
 800066e:	737b      	strb	r3, [r7, #13]
  }                                      
  //Choix du cote de l'ecran    
  if (ucX >= 64) 
 8000670:	7b7b      	ldrb	r3, [r7, #13]
 8000672:	2b3f      	cmp	r3, #63	@ 0x3f
 8000674:	d905      	bls.n	8000682 <vPutCharGLcd+0x66>
  { 
    ucAdresse = ADRDATARIGHTW;
 8000676:	2309      	movs	r3, #9
 8000678:	73fb      	strb	r3, [r7, #15]
    ucX = ucX - 64;
 800067a:	7b7b      	ldrb	r3, [r7, #13]
 800067c:	3b40      	subs	r3, #64	@ 0x40
 800067e:	737b      	strb	r3, [r7, #13]
 8000680:	e001      	b.n	8000686 <vPutCharGLcd+0x6a>
  }  
  else
    ucAdresse = ADRDATALEFTW;     
 8000682:	230a      	movs	r3, #10
 8000684:	73fb      	strb	r3, [r7, #15]
//Position de l'adresse Y.
  ucData = 0x40 | ucX;  
 8000686:	7b7b      	ldrb	r3, [r7, #13]
 8000688:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800068c:	72fb      	strb	r3, [r7, #11]
//  LCDDI = 0;    
  vOutputGLcd((ucAdresse & 0x07), ucData);
 800068e:	7bfb      	ldrb	r3, [r7, #15]
 8000690:	f003 0307 	and.w	r3, r3, #7
 8000694:	b2db      	uxtb	r3, r3
 8000696:	7afa      	ldrb	r2, [r7, #11]
 8000698:	4611      	mov	r1, r2
 800069a:	4618      	mov	r0, r3
 800069c:	f7ff ff2a 	bl	80004f4 <vOutputGLcd>
//Position de la page. 
  ucData = 0xB8 | ucLigne;
 80006a0:	79bb      	ldrb	r3, [r7, #6]
 80006a2:	f063 0347 	orn	r3, r3, #71	@ 0x47
 80006a6:	72fb      	strb	r3, [r7, #11]
  vOutputGLcd((ucAdresse & 0x07), ucData); 
 80006a8:	7bfb      	ldrb	r3, [r7, #15]
 80006aa:	f003 0307 	and.w	r3, r3, #7
 80006ae:	b2db      	uxtb	r3, r3
 80006b0:	7afa      	ldrb	r2, [r7, #11]
 80006b2:	4611      	mov	r1, r2
 80006b4:	4618      	mov	r0, r3
 80006b6:	f7ff ff1d 	bl	80004f4 <vOutputGLcd>
//  LCDDI = 1;     
  if (ucFont == 3)                      //Si on utilise le font de 3 pixels.
 80006ba:	793b      	ldrb	r3, [r7, #4]
 80006bc:	2b03      	cmp	r3, #3
 80006be:	d121      	bne.n	8000704 <vPutCharGLcd+0xe8>
  {
    for (i = 0; i <= 2; i++)
 80006c0:	2300      	movs	r3, #0
 80006c2:	73bb      	strb	r3, [r7, #14]
 80006c4:	e01a      	b.n	80006fc <vPutCharGLcd+0xe0>
    {    
      ucData = ucFontSystem3x6[iChar][i];
 80006c6:	f997 200c 	ldrsb.w	r2, [r7, #12]
 80006ca:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80006ce:	4834      	ldr	r0, [pc, #208]	@ (80007a0 <vPutCharGLcd+0x184>)
 80006d0:	4613      	mov	r3, r2
 80006d2:	005b      	lsls	r3, r3, #1
 80006d4:	4413      	add	r3, r2
 80006d6:	4403      	add	r3, r0
 80006d8:	440b      	add	r3, r1
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	72fb      	strb	r3, [r7, #11]
      vOutputGLcd((ucAdresse | 0x08), ucData);  
 80006de:	7bfb      	ldrb	r3, [r7, #15]
 80006e0:	f043 0308 	orr.w	r3, r3, #8
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	7afa      	ldrb	r2, [r7, #11]
 80006e8:	4611      	mov	r1, r2
 80006ea:	4618      	mov	r0, r3
 80006ec:	f7ff ff02 	bl	80004f4 <vOutputGLcd>
    for (i = 0; i <= 2; i++)
 80006f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	3301      	adds	r3, #1
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	73bb      	strb	r3, [r7, #14]
 80006fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000700:	2b02      	cmp	r3, #2
 8000702:	dde0      	ble.n	80006c6 <vPutCharGLcd+0xaa>
    }
  }
  if (ucFont == 5)                      //Si on utilise le font de 5 pixels.
 8000704:	793b      	ldrb	r3, [r7, #4]
 8000706:	2b05      	cmp	r3, #5
 8000708:	d121      	bne.n	800074e <vPutCharGLcd+0x132>
  { 
    for (i = 0; i <= 4; i++)
 800070a:	2300      	movs	r3, #0
 800070c:	73bb      	strb	r3, [r7, #14]
 800070e:	e01a      	b.n	8000746 <vPutCharGLcd+0x12a>
    {    
      ucData = ucFontSystem5x8[iChar][i];
 8000710:	f997 200c 	ldrsb.w	r2, [r7, #12]
 8000714:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8000718:	4822      	ldr	r0, [pc, #136]	@ (80007a4 <vPutCharGLcd+0x188>)
 800071a:	4613      	mov	r3, r2
 800071c:	009b      	lsls	r3, r3, #2
 800071e:	4413      	add	r3, r2
 8000720:	4403      	add	r3, r0
 8000722:	440b      	add	r3, r1
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	72fb      	strb	r3, [r7, #11]
      vOutputGLcd((ucAdresse | 0x08), ucData);  
 8000728:	7bfb      	ldrb	r3, [r7, #15]
 800072a:	f043 0308 	orr.w	r3, r3, #8
 800072e:	b2db      	uxtb	r3, r3
 8000730:	7afa      	ldrb	r2, [r7, #11]
 8000732:	4611      	mov	r1, r2
 8000734:	4618      	mov	r0, r3
 8000736:	f7ff fedd 	bl	80004f4 <vOutputGLcd>
    for (i = 0; i <= 4; i++)
 800073a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800073e:	b2db      	uxtb	r3, r3
 8000740:	3301      	adds	r3, #1
 8000742:	b2db      	uxtb	r3, r3
 8000744:	73bb      	strb	r3, [r7, #14]
 8000746:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800074a:	2b04      	cmp	r3, #4
 800074c:	dde0      	ble.n	8000710 <vPutCharGLcd+0xf4>
    } 
  }
  if (ucFont == 7)                      //Si on utilise le font de 7 pixels.
 800074e:	793b      	ldrb	r3, [r7, #4]
 8000750:	2b07      	cmp	r3, #7
 8000752:	d121      	bne.n	8000798 <vPutCharGLcd+0x17c>
  {
    for (i = 0; i <= 6; i++)
 8000754:	2300      	movs	r3, #0
 8000756:	73bb      	strb	r3, [r7, #14]
 8000758:	e01a      	b.n	8000790 <vPutCharGLcd+0x174>
    {    
      ucData = ucFontSystem7x8[iChar][i];
 800075a:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800075e:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8000762:	4811      	ldr	r0, [pc, #68]	@ (80007a8 <vPutCharGLcd+0x18c>)
 8000764:	4613      	mov	r3, r2
 8000766:	00db      	lsls	r3, r3, #3
 8000768:	1a9b      	subs	r3, r3, r2
 800076a:	4403      	add	r3, r0
 800076c:	440b      	add	r3, r1
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	72fb      	strb	r3, [r7, #11]
      vOutputGLcd((ucAdresse | 0x08), ucData);  
 8000772:	7bfb      	ldrb	r3, [r7, #15]
 8000774:	f043 0308 	orr.w	r3, r3, #8
 8000778:	b2db      	uxtb	r3, r3
 800077a:	7afa      	ldrb	r2, [r7, #11]
 800077c:	4611      	mov	r1, r2
 800077e:	4618      	mov	r0, r3
 8000780:	f7ff feb8 	bl	80004f4 <vOutputGLcd>
    for (i = 0; i <= 6; i++)
 8000784:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000788:	b2db      	uxtb	r3, r3
 800078a:	3301      	adds	r3, #1
 800078c:	b2db      	uxtb	r3, r3
 800078e:	73bb      	strb	r3, [r7, #14]
 8000790:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000794:	2b06      	cmp	r3, #6
 8000796:	dde0      	ble.n	800075a <vPutCharGLcd+0x13e>
    }
  }
}
 8000798:	bf00      	nop
 800079a:	3714      	adds	r7, #20
 800079c:	46bd      	mov	sp, r7
 800079e:	bd90      	pop	{r4, r7, pc}
 80007a0:	20000000 	.word	0x20000000
 80007a4:	200000c4 	.word	0x200000c4
 80007a8:	200002ac 	.word	0x200002ac

080007ac <vPutStringGLcd>:
//    Equate : Aucun	
//    #Define : Aucun
//                                    
//******************************************************************************
void vPutStringGLcd(uint8_t ucTab[], int8_t iLigneLcd, uint8_t ucFont)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b084      	sub	sp, #16
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	460b      	mov	r3, r1
 80007b6:	70fb      	strb	r3, [r7, #3]
 80007b8:	4613      	mov	r3, r2
 80007ba:	70bb      	strb	r3, [r7, #2]
  int i; 
  {
     if (ucFont == 3)
 80007bc:	78bb      	ldrb	r3, [r7, #2]
 80007be:	2b03      	cmp	r3, #3
 80007c0:	d112      	bne.n	80007e8 <vPutStringGLcd+0x3c>
     {
        for (i = 0; i <= 31; i++)
 80007c2:	2300      	movs	r3, #0
 80007c4:	60fb      	str	r3, [r7, #12]
 80007c6:	e00c      	b.n	80007e2 <vPutStringGLcd+0x36>
        {
          vPutCharGLcd(ucTab[i], iLigneLcd, i, 3);
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	687a      	ldr	r2, [r7, #4]
 80007cc:	4413      	add	r3, r2
 80007ce:	7818      	ldrb	r0, [r3, #0]
 80007d0:	78f9      	ldrb	r1, [r7, #3]
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	b2da      	uxtb	r2, r3
 80007d6:	2303      	movs	r3, #3
 80007d8:	f7ff ff20 	bl	800061c <vPutCharGLcd>
        for (i = 0; i <= 31; i++)
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	3301      	adds	r3, #1
 80007e0:	60fb      	str	r3, [r7, #12]
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	2b1f      	cmp	r3, #31
 80007e6:	ddef      	ble.n	80007c8 <vPutStringGLcd+0x1c>
        }
     }
     if (ucFont == 5)
 80007e8:	78bb      	ldrb	r3, [r7, #2]
 80007ea:	2b05      	cmp	r3, #5
 80007ec:	d112      	bne.n	8000814 <vPutStringGLcd+0x68>
     {
        for (i = 0; i <= 19; i++)
 80007ee:	2300      	movs	r3, #0
 80007f0:	60fb      	str	r3, [r7, #12]
 80007f2:	e00c      	b.n	800080e <vPutStringGLcd+0x62>
        {
          vPutCharGLcd(ucTab[i], iLigneLcd, i, 5);
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	687a      	ldr	r2, [r7, #4]
 80007f8:	4413      	add	r3, r2
 80007fa:	7818      	ldrb	r0, [r3, #0]
 80007fc:	78f9      	ldrb	r1, [r7, #3]
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	b2da      	uxtb	r2, r3
 8000802:	2305      	movs	r3, #5
 8000804:	f7ff ff0a 	bl	800061c <vPutCharGLcd>
        for (i = 0; i <= 19; i++)
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	3301      	adds	r3, #1
 800080c:	60fb      	str	r3, [r7, #12]
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	2b13      	cmp	r3, #19
 8000812:	ddef      	ble.n	80007f4 <vPutStringGLcd+0x48>
        }
     } 
     if (ucFont == 7)
 8000814:	78bb      	ldrb	r3, [r7, #2]
 8000816:	2b07      	cmp	r3, #7
 8000818:	d112      	bne.n	8000840 <vPutStringGLcd+0x94>
     {
        for (i = 0; i <= 15; i++)
 800081a:	2300      	movs	r3, #0
 800081c:	60fb      	str	r3, [r7, #12]
 800081e:	e00c      	b.n	800083a <vPutStringGLcd+0x8e>
        {
          vPutCharGLcd(ucTab[i], iLigneLcd, i, 7);
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	687a      	ldr	r2, [r7, #4]
 8000824:	4413      	add	r3, r2
 8000826:	7818      	ldrb	r0, [r3, #0]
 8000828:	78f9      	ldrb	r1, [r7, #3]
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	b2da      	uxtb	r2, r3
 800082e:	2307      	movs	r3, #7
 8000830:	f7ff fef4 	bl	800061c <vPutCharGLcd>
        for (i = 0; i <= 15; i++)
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	3301      	adds	r3, #1
 8000838:	60fb      	str	r3, [r7, #12]
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	2b0f      	cmp	r3, #15
 800083e:	ddef      	ble.n	8000820 <vPutStringGLcd+0x74>
        }
     }
  }
}  
 8000840:	bf00      	nop
 8000842:	3710      	adds	r7, #16
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <vData_IN>:
//    Equate : Aucun	
//    #Define : Aucun	
// 						
//******************************************************************************
void vData_IN (void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin|D4_Pin|D5_Pin|D6_Pin|D7_Pin;
 800084e:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8000852:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000854:	2300      	movs	r3, #0
 8000856:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000858:	2300      	movs	r3, #0
 800085a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800085c:	1d3b      	adds	r3, r7, #4
 800085e:	4619      	mov	r1, r3
 8000860:	4803      	ldr	r0, [pc, #12]	@ (8000870 <vData_IN+0x28>)
 8000862:	f004 ffd9 	bl	8005818 <HAL_GPIO_Init>
}
 8000866:	bf00      	nop
 8000868:	3718      	adds	r7, #24
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	40021000 	.word	0x40021000

08000874 <vData_OUT>:
//    Equate : Aucun	
//    #Define : Aucun	
// 						
//******************************************************************************
void vData_OUT (void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b086      	sub	sp, #24
 8000878:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin|D4_Pin|D5_Pin|D6_Pin|D7_Pin;
 800087a:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 800087e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000880:	2301      	movs	r3, #1
 8000882:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000884:	2300      	movs	r3, #0
 8000886:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8000888:	2300      	movs	r3, #0
 800088a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800088c:	1d3b      	adds	r3, r7, #4
 800088e:	4619      	mov	r1, r3
 8000890:	4803      	ldr	r0, [pc, #12]	@ (80008a0 <vData_OUT+0x2c>)
 8000892:	f004 ffc1 	bl	8005818 <HAL_GPIO_Init>
}
 8000896:	bf00      	nop
 8000898:	3718      	adds	r7, #24
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	40021000 	.word	0x40021000

080008a4 <ucReadIO>:
//    Equate : Aucun	
//    #Define : Aucun	
// 	
//******************************************************************************
uint8_t ucReadIO (uint8_t CSx, uint8_t Level, uint8_t ucAdresse)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b084      	sub	sp, #16
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	4603      	mov	r3, r0
 80008ac:	71fb      	strb	r3, [r7, #7]
 80008ae:	460b      	mov	r3, r1
 80008b0:	71bb      	strb	r3, [r7, #6]
 80008b2:	4613      	mov	r3, r2
 80008b4:	717b      	strb	r3, [r7, #5]
   uint8_t ucData;                               //Variable associée à la structure.  
 }unData;  
                                                 //Nom de l'union.
 uint8_t ucLireDataIO;
  
 vData_IN ();                                    //Le port de Data est en 
 80008b6:	f7ff ffc7 	bl	8000848 <vData_IN>
                                                 //entrée. 
 //Affectation des lignes d'adresse.
 if ((ucAdresse & 0x01) != 0)
 80008ba:	797b      	ldrb	r3, [r7, #5]
 80008bc:	f003 0301 	and.w	r3, r3, #1
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d006      	beq.n	80008d2 <ucReadIO+0x2e>
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_SET);
 80008c4:	2201      	movs	r2, #1
 80008c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008ca:	48bc      	ldr	r0, [pc, #752]	@ (8000bbc <ucReadIO+0x318>)
 80008cc:	f005 f958 	bl	8005b80 <HAL_GPIO_WritePin>
 80008d0:	e005      	b.n	80008de <ucReadIO+0x3a>
 else
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_RESET);
 80008d2:	2200      	movs	r2, #0
 80008d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008d8:	48b8      	ldr	r0, [pc, #736]	@ (8000bbc <ucReadIO+0x318>)
 80008da:	f005 f951 	bl	8005b80 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x02) != 0)
 80008de:	797b      	ldrb	r3, [r7, #5]
 80008e0:	f003 0302 	and.w	r3, r3, #2
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d006      	beq.n	80008f6 <ucReadIO+0x52>
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_SET);
 80008e8:	2201      	movs	r2, #1
 80008ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008ee:	48b3      	ldr	r0, [pc, #716]	@ (8000bbc <ucReadIO+0x318>)
 80008f0:	f005 f946 	bl	8005b80 <HAL_GPIO_WritePin>
 80008f4:	e005      	b.n	8000902 <ucReadIO+0x5e>
 else
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_RESET);
 80008f6:	2200      	movs	r2, #0
 80008f8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008fc:	48af      	ldr	r0, [pc, #700]	@ (8000bbc <ucReadIO+0x318>)
 80008fe:	f005 f93f 	bl	8005b80 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x04) != 0)
 8000902:	797b      	ldrb	r3, [r7, #5]
 8000904:	f003 0304 	and.w	r3, r3, #4
 8000908:	2b00      	cmp	r3, #0
 800090a:	d006      	beq.n	800091a <ucReadIO+0x76>
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_SET);
 800090c:	2201      	movs	r2, #1
 800090e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000912:	48aa      	ldr	r0, [pc, #680]	@ (8000bbc <ucReadIO+0x318>)
 8000914:	f005 f934 	bl	8005b80 <HAL_GPIO_WritePin>
 8000918:	e005      	b.n	8000926 <ucReadIO+0x82>
 else
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_RESET);
 800091a:	2200      	movs	r2, #0
 800091c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000920:	48a6      	ldr	r0, [pc, #664]	@ (8000bbc <ucReadIO+0x318>)
 8000922:	f005 f92d 	bl	8005b80 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x08) != 0)
 8000926:	797b      	ldrb	r3, [r7, #5]
 8000928:	f003 0308 	and.w	r3, r3, #8
 800092c:	2b00      	cmp	r3, #0
 800092e:	d006      	beq.n	800093e <ucReadIO+0x9a>
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_SET);
 8000930:	2201      	movs	r2, #1
 8000932:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000936:	48a1      	ldr	r0, [pc, #644]	@ (8000bbc <ucReadIO+0x318>)
 8000938:	f005 f922 	bl	8005b80 <HAL_GPIO_WritePin>
 800093c:	e005      	b.n	800094a <ucReadIO+0xa6>
 else
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_RESET);
 800093e:	2200      	movs	r2, #0
 8000940:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000944:	489d      	ldr	r0, [pc, #628]	@ (8000bbc <ucReadIO+0x318>)
 8000946:	f005 f91b 	bl	8005b80 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x10) != 0)
 800094a:	797b      	ldrb	r3, [r7, #5]
 800094c:	f003 0310 	and.w	r3, r3, #16
 8000950:	2b00      	cmp	r3, #0
 8000952:	d005      	beq.n	8000960 <ucReadIO+0xbc>
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_SET);
 8000954:	2201      	movs	r2, #1
 8000956:	2102      	movs	r1, #2
 8000958:	4899      	ldr	r0, [pc, #612]	@ (8000bc0 <ucReadIO+0x31c>)
 800095a:	f005 f911 	bl	8005b80 <HAL_GPIO_WritePin>
 800095e:	e004      	b.n	800096a <ucReadIO+0xc6>
 else
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_RESET);
 8000960:	2200      	movs	r2, #0
 8000962:	2102      	movs	r1, #2
 8000964:	4896      	ldr	r0, [pc, #600]	@ (8000bc0 <ucReadIO+0x31c>)
 8000966:	f005 f90b 	bl	8005b80 <HAL_GPIO_WritePin>

//Choix du CS. 
  switch (CSx)                                 
 800096a:	79fb      	ldrb	r3, [r7, #7]
 800096c:	2b03      	cmp	r3, #3
 800096e:	d84f      	bhi.n	8000a10 <ucReadIO+0x16c>
 8000970:	a201      	add	r2, pc, #4	@ (adr r2, 8000978 <ucReadIO+0xd4>)
 8000972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000976:	bf00      	nop
 8000978:	08000989 	.word	0x08000989
 800097c:	080009ab 	.word	0x080009ab
 8000980:	080009cd 	.word	0x080009cd
 8000984:	080009ef 	.word	0x080009ef
 {
 case 0 :
   if (Level == 0)
 8000988:	79bb      	ldrb	r3, [r7, #6]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d106      	bne.n	800099c <ucReadIO+0xf8>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET);
 800098e:	2200      	movs	r2, #0
 8000990:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000994:	488a      	ldr	r0, [pc, #552]	@ (8000bc0 <ucReadIO+0x31c>)
 8000996:	f005 f8f3 	bl	8005b80 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 break;
 800099a:	e03a      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 800099c:	2201      	movs	r2, #1
 800099e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009a2:	4887      	ldr	r0, [pc, #540]	@ (8000bc0 <ucReadIO+0x31c>)
 80009a4:	f005 f8ec 	bl	8005b80 <HAL_GPIO_WritePin>
 break;
 80009a8:	e033      	b.n	8000a12 <ucReadIO+0x16e>
  
 case 1 :
   if (Level == 0)
 80009aa:	79bb      	ldrb	r3, [r7, #6]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d106      	bne.n	80009be <ucReadIO+0x11a>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET);
 80009b0:	2200      	movs	r2, #0
 80009b2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009b6:	4882      	ldr	r0, [pc, #520]	@ (8000bc0 <ucReadIO+0x31c>)
 80009b8:	f005 f8e2 	bl	8005b80 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 break;
 80009bc:	e029      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 80009be:	2201      	movs	r2, #1
 80009c0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009c4:	487e      	ldr	r0, [pc, #504]	@ (8000bc0 <ucReadIO+0x31c>)
 80009c6:	f005 f8db 	bl	8005b80 <HAL_GPIO_WritePin>
 break;
 80009ca:	e022      	b.n	8000a12 <ucReadIO+0x16e>
 
 case 2 :
   if (Level == 0)
 80009cc:	79bb      	ldrb	r3, [r7, #6]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d106      	bne.n	80009e0 <ucReadIO+0x13c>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET);
 80009d2:	2200      	movs	r2, #0
 80009d4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009d8:	4879      	ldr	r0, [pc, #484]	@ (8000bc0 <ucReadIO+0x31c>)
 80009da:	f005 f8d1 	bl	8005b80 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 break;
 80009de:	e018      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 80009e0:	2201      	movs	r2, #1
 80009e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009e6:	4876      	ldr	r0, [pc, #472]	@ (8000bc0 <ucReadIO+0x31c>)
 80009e8:	f005 f8ca 	bl	8005b80 <HAL_GPIO_WritePin>
 break;
 80009ec:	e011      	b.n	8000a12 <ucReadIO+0x16e>
 
 case 3 :
   if (Level == 0)
 80009ee:	79bb      	ldrb	r3, [r7, #6]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d106      	bne.n	8000a02 <ucReadIO+0x15e>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET);
 80009f4:	2200      	movs	r2, #0
 80009f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009fa:	4871      	ldr	r0, [pc, #452]	@ (8000bc0 <ucReadIO+0x31c>)
 80009fc:	f005 f8c0 	bl	8005b80 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 break;
 8000a00:	e007      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 8000a02:	2201      	movs	r2, #1
 8000a04:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a08:	486d      	ldr	r0, [pc, #436]	@ (8000bc0 <ucReadIO+0x31c>)
 8000a0a:	f005 f8b9 	bl	8005b80 <HAL_GPIO_WritePin>
 break;
 8000a0e:	e000      	b.n	8000a12 <ucReadIO+0x16e>
 
 default :
 break;   
 8000a10:	bf00      	nop
 }
 
 HAL_GPIO_WritePin(GPIOB, RD_Pin, GPIO_PIN_RESET);   //Activer le RD.
 8000a12:	2200      	movs	r2, #0
 8000a14:	2101      	movs	r1, #1
 8000a16:	486a      	ldr	r0, [pc, #424]	@ (8000bc0 <ucReadIO+0x31c>)
 8000a18:	f005 f8b2 	bl	8005b80 <HAL_GPIO_WritePin>
 unData.DataBit.D0 = HAL_GPIO_ReadPin(GPIOE, D0_Pin); //Lire D0.
 8000a1c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a20:	4868      	ldr	r0, [pc, #416]	@ (8000bc4 <ucReadIO+0x320>)
 8000a22:	f005 f895 	bl	8005b50 <HAL_GPIO_ReadPin>
 8000a26:	4603      	mov	r3, r0
 8000a28:	01db      	lsls	r3, r3, #7
 8000a2a:	b25b      	sxtb	r3, r3
 8000a2c:	11db      	asrs	r3, r3, #7
 8000a2e:	b25a      	sxtb	r2, r3
 8000a30:	7a3b      	ldrb	r3, [r7, #8]
 8000a32:	f362 0300 	bfi	r3, r2, #0, #1
 8000a36:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D1 = HAL_GPIO_ReadPin(GPIOE, D1_Pin); //Lire D1.
 8000a38:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a3c:	4861      	ldr	r0, [pc, #388]	@ (8000bc4 <ucReadIO+0x320>)
 8000a3e:	f005 f887 	bl	8005b50 <HAL_GPIO_ReadPin>
 8000a42:	4603      	mov	r3, r0
 8000a44:	01db      	lsls	r3, r3, #7
 8000a46:	b25b      	sxtb	r3, r3
 8000a48:	11db      	asrs	r3, r3, #7
 8000a4a:	b25a      	sxtb	r2, r3
 8000a4c:	7a3b      	ldrb	r3, [r7, #8]
 8000a4e:	f362 0341 	bfi	r3, r2, #1, #1
 8000a52:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D2 = HAL_GPIO_ReadPin(GPIOE, D2_Pin); //Lire D2.
 8000a54:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a58:	485a      	ldr	r0, [pc, #360]	@ (8000bc4 <ucReadIO+0x320>)
 8000a5a:	f005 f879 	bl	8005b50 <HAL_GPIO_ReadPin>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	01db      	lsls	r3, r3, #7
 8000a62:	b25b      	sxtb	r3, r3
 8000a64:	11db      	asrs	r3, r3, #7
 8000a66:	b25a      	sxtb	r2, r3
 8000a68:	7a3b      	ldrb	r3, [r7, #8]
 8000a6a:	f362 0382 	bfi	r3, r2, #2, #1
 8000a6e:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D3 = HAL_GPIO_ReadPin(GPIOE, D3_Pin); //Lire D3.
 8000a70:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a74:	4853      	ldr	r0, [pc, #332]	@ (8000bc4 <ucReadIO+0x320>)
 8000a76:	f005 f86b 	bl	8005b50 <HAL_GPIO_ReadPin>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	01db      	lsls	r3, r3, #7
 8000a7e:	b25b      	sxtb	r3, r3
 8000a80:	11db      	asrs	r3, r3, #7
 8000a82:	b25a      	sxtb	r2, r3
 8000a84:	7a3b      	ldrb	r3, [r7, #8]
 8000a86:	f362 03c3 	bfi	r3, r2, #3, #1
 8000a8a:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D4 = HAL_GPIO_ReadPin(GPIOE, D4_Pin); //Lire D4.
 8000a8c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a90:	484c      	ldr	r0, [pc, #304]	@ (8000bc4 <ucReadIO+0x320>)
 8000a92:	f005 f85d 	bl	8005b50 <HAL_GPIO_ReadPin>
 8000a96:	4603      	mov	r3, r0
 8000a98:	01db      	lsls	r3, r3, #7
 8000a9a:	b25b      	sxtb	r3, r3
 8000a9c:	11db      	asrs	r3, r3, #7
 8000a9e:	b25a      	sxtb	r2, r3
 8000aa0:	7a3b      	ldrb	r3, [r7, #8]
 8000aa2:	f362 1304 	bfi	r3, r2, #4, #1
 8000aa6:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D5 = HAL_GPIO_ReadPin(GPIOE, D5_Pin); //Lire D5.
 8000aa8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aac:	4845      	ldr	r0, [pc, #276]	@ (8000bc4 <ucReadIO+0x320>)
 8000aae:	f005 f84f 	bl	8005b50 <HAL_GPIO_ReadPin>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	01db      	lsls	r3, r3, #7
 8000ab6:	b25b      	sxtb	r3, r3
 8000ab8:	11db      	asrs	r3, r3, #7
 8000aba:	b25a      	sxtb	r2, r3
 8000abc:	7a3b      	ldrb	r3, [r7, #8]
 8000abe:	f362 1345 	bfi	r3, r2, #5, #1
 8000ac2:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D6 = HAL_GPIO_ReadPin(GPIOE, D6_Pin); //Lire D6.
 8000ac4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ac8:	483e      	ldr	r0, [pc, #248]	@ (8000bc4 <ucReadIO+0x320>)
 8000aca:	f005 f841 	bl	8005b50 <HAL_GPIO_ReadPin>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	01db      	lsls	r3, r3, #7
 8000ad2:	b25b      	sxtb	r3, r3
 8000ad4:	11db      	asrs	r3, r3, #7
 8000ad6:	b25a      	sxtb	r2, r3
 8000ad8:	7a3b      	ldrb	r3, [r7, #8]
 8000ada:	f362 1386 	bfi	r3, r2, #6, #1
 8000ade:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D7 = HAL_GPIO_ReadPin(GPIOE, D7_Pin); //Lire D7.
 8000ae0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ae4:	4837      	ldr	r0, [pc, #220]	@ (8000bc4 <ucReadIO+0x320>)
 8000ae6:	f005 f833 	bl	8005b50 <HAL_GPIO_ReadPin>
 8000aea:	4603      	mov	r3, r0
 8000aec:	01db      	lsls	r3, r3, #7
 8000aee:	b25b      	sxtb	r3, r3
 8000af0:	11db      	asrs	r3, r3, #7
 8000af2:	b25a      	sxtb	r2, r3
 8000af4:	7a3b      	ldrb	r3, [r7, #8]
 8000af6:	f362 13c7 	bfi	r3, r2, #7, #1
 8000afa:	723b      	strb	r3, [r7, #8]
 HAL_GPIO_WritePin(GPIOB, RD_Pin, GPIO_PIN_SET);     //Désactiver le RD.
 8000afc:	2201      	movs	r2, #1
 8000afe:	2101      	movs	r1, #1
 8000b00:	482f      	ldr	r0, [pc, #188]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b02:	f005 f83d 	bl	8005b80 <HAL_GPIO_WritePin>
 
 //Remettre le CS inactif.
 switch (CSx)
 8000b06:	79fb      	ldrb	r3, [r7, #7]
 8000b08:	2b03      	cmp	r3, #3
 8000b0a:	d84f      	bhi.n	8000bac <ucReadIO+0x308>
 8000b0c:	a201      	add	r2, pc, #4	@ (adr r2, 8000b14 <ucReadIO+0x270>)
 8000b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b12:	bf00      	nop
 8000b14:	08000b25 	.word	0x08000b25
 8000b18:	08000b47 	.word	0x08000b47
 8000b1c:	08000b69 	.word	0x08000b69
 8000b20:	08000b8b 	.word	0x08000b8b
 {
 case 0 :
   if (Level == 0)
 8000b24:	79bb      	ldrb	r3, [r7, #6]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d106      	bne.n	8000b38 <ucReadIO+0x294>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET);
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b30:	4823      	ldr	r0, [pc, #140]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b32:	f005 f825 	bl	8005b80 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 break;
 8000b36:	e03a      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 8000b38:	2200      	movs	r2, #0
 8000b3a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b3e:	4820      	ldr	r0, [pc, #128]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b40:	f005 f81e 	bl	8005b80 <HAL_GPIO_WritePin>
 break;
 8000b44:	e033      	b.n	8000bae <ucReadIO+0x30a>
  
 case 1 :
   if (Level == 0)
 8000b46:	79bb      	ldrb	r3, [r7, #6]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d106      	bne.n	8000b5a <ucReadIO+0x2b6>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET);
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b52:	481b      	ldr	r0, [pc, #108]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b54:	f005 f814 	bl	8005b80 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 break;
 8000b58:	e029      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b60:	4817      	ldr	r0, [pc, #92]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b62:	f005 f80d 	bl	8005b80 <HAL_GPIO_WritePin>
 break;
 8000b66:	e022      	b.n	8000bae <ucReadIO+0x30a>
 
 case 2 :
   if (Level == 0)
 8000b68:	79bb      	ldrb	r3, [r7, #6]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d106      	bne.n	8000b7c <ucReadIO+0x2d8>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET);
 8000b6e:	2201      	movs	r2, #1
 8000b70:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b74:	4812      	ldr	r0, [pc, #72]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b76:	f005 f803 	bl	8005b80 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 break;
 8000b7a:	e018      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b82:	480f      	ldr	r0, [pc, #60]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b84:	f004 fffc 	bl	8005b80 <HAL_GPIO_WritePin>
 break;
 8000b88:	e011      	b.n	8000bae <ucReadIO+0x30a>
 
 case 3 :
   if (Level == 0)
 8000b8a:	79bb      	ldrb	r3, [r7, #6]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d106      	bne.n	8000b9e <ucReadIO+0x2fa>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET);
 8000b90:	2201      	movs	r2, #1
 8000b92:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b96:	480a      	ldr	r0, [pc, #40]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b98:	f004 fff2 	bl	8005b80 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 break;
 8000b9c:	e007      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ba4:	4806      	ldr	r0, [pc, #24]	@ (8000bc0 <ucReadIO+0x31c>)
 8000ba6:	f004 ffeb 	bl	8005b80 <HAL_GPIO_WritePin>
 break;
 8000baa:	e000      	b.n	8000bae <ucReadIO+0x30a>
  
 default :
 break;   
 8000bac:	bf00      	nop
 }
 ucLireDataIO = unData.ucData;
 8000bae:	7a3b      	ldrb	r3, [r7, #8]
 8000bb0:	73fb      	strb	r3, [r7, #15]
 return (ucLireDataIO);
 8000bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	3710      	adds	r7, #16
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	40020c00 	.word	0x40020c00
 8000bc0:	40020400 	.word	0x40020400
 8000bc4:	40021000 	.word	0x40021000

08000bc8 <vWriteIO>:
//    Equate : Aucun	
//    #Define : Aucun	
// 						
//******************************************************************************
void vWriteIO(uint8_t ucEcrireDataIO, uint8_t CSx, uint8_t Level, uint8_t ucAdresse)
{
 8000bc8:	b590      	push	{r4, r7, lr}
 8000bca:	b085      	sub	sp, #20
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	4604      	mov	r4, r0
 8000bd0:	4608      	mov	r0, r1
 8000bd2:	4611      	mov	r1, r2
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	4623      	mov	r3, r4
 8000bd8:	71fb      	strb	r3, [r7, #7]
 8000bda:	4603      	mov	r3, r0
 8000bdc:	71bb      	strb	r3, [r7, #6]
 8000bde:	460b      	mov	r3, r1
 8000be0:	717b      	strb	r3, [r7, #5]
 8000be2:	4613      	mov	r3, r2
 8000be4:	713b      	strb	r3, [r7, #4]
     int D7 : 1; 
   } DataBit;                                    //Nom du champ de bits.
   uint8_t ucData;                               //Variable associée à la structure.  
 }unData;                                        //Nom de l'union.
                                                 
 vData_OUT ();                                   //Le port de Data est en 
 8000be6:	f7ff fe45 	bl	8000874 <vData_OUT>
                                                 //sortie. 
 unData.ucData = ucEcrireDataIO;                 //La donnée dans l'union.
 8000bea:	79fb      	ldrb	r3, [r7, #7]
 8000bec:	733b      	strb	r3, [r7, #12]
 
 //Écrire la donnée dur le bus de données.
 if (unData.DataBit.D0 == 0)
 8000bee:	7b3b      	ldrb	r3, [r7, #12]
 8000bf0:	f003 0301 	and.w	r3, r3, #1
 8000bf4:	b2db      	uxtb	r3, r3
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d106      	bne.n	8000c08 <vWriteIO+0x40>
   HAL_GPIO_WritePin(GPIOE, D0_Pin, GPIO_PIN_RESET);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c00:	48b5      	ldr	r0, [pc, #724]	@ (8000ed8 <vWriteIO+0x310>)
 8000c02:	f004 ffbd 	bl	8005b80 <HAL_GPIO_WritePin>
 8000c06:	e005      	b.n	8000c14 <vWriteIO+0x4c>
 else
   HAL_GPIO_WritePin(GPIOE, D0_Pin, GPIO_PIN_SET);
 8000c08:	2201      	movs	r2, #1
 8000c0a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c0e:	48b2      	ldr	r0, [pc, #712]	@ (8000ed8 <vWriteIO+0x310>)
 8000c10:	f004 ffb6 	bl	8005b80 <HAL_GPIO_WritePin>
 if (unData.DataBit.D1 == 0)
 8000c14:	7b3b      	ldrb	r3, [r7, #12]
 8000c16:	f003 0302 	and.w	r3, r3, #2
 8000c1a:	b2db      	uxtb	r3, r3
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d106      	bne.n	8000c2e <vWriteIO+0x66>
   HAL_GPIO_WritePin(GPIOE, D1_Pin, GPIO_PIN_RESET);
 8000c20:	2200      	movs	r2, #0
 8000c22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c26:	48ac      	ldr	r0, [pc, #688]	@ (8000ed8 <vWriteIO+0x310>)
 8000c28:	f004 ffaa 	bl	8005b80 <HAL_GPIO_WritePin>
 8000c2c:	e005      	b.n	8000c3a <vWriteIO+0x72>
 else
   HAL_GPIO_WritePin(GPIOE, D1_Pin, GPIO_PIN_SET);
 8000c2e:	2201      	movs	r2, #1
 8000c30:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c34:	48a8      	ldr	r0, [pc, #672]	@ (8000ed8 <vWriteIO+0x310>)
 8000c36:	f004 ffa3 	bl	8005b80 <HAL_GPIO_WritePin>
 if (unData.DataBit.D2 == 0)
 8000c3a:	7b3b      	ldrb	r3, [r7, #12]
 8000c3c:	f003 0304 	and.w	r3, r3, #4
 8000c40:	b2db      	uxtb	r3, r3
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d106      	bne.n	8000c54 <vWriteIO+0x8c>
   HAL_GPIO_WritePin(GPIOE, D2_Pin, GPIO_PIN_RESET);
 8000c46:	2200      	movs	r2, #0
 8000c48:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c4c:	48a2      	ldr	r0, [pc, #648]	@ (8000ed8 <vWriteIO+0x310>)
 8000c4e:	f004 ff97 	bl	8005b80 <HAL_GPIO_WritePin>
 8000c52:	e005      	b.n	8000c60 <vWriteIO+0x98>
 else
   HAL_GPIO_WritePin(GPIOE, D2_Pin, GPIO_PIN_SET);
 8000c54:	2201      	movs	r2, #1
 8000c56:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c5a:	489f      	ldr	r0, [pc, #636]	@ (8000ed8 <vWriteIO+0x310>)
 8000c5c:	f004 ff90 	bl	8005b80 <HAL_GPIO_WritePin>
 if (unData.DataBit.D3 == 0)
 8000c60:	7b3b      	ldrb	r3, [r7, #12]
 8000c62:	f003 0308 	and.w	r3, r3, #8
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d106      	bne.n	8000c7a <vWriteIO+0xb2>
   HAL_GPIO_WritePin(GPIOE, D3_Pin, GPIO_PIN_RESET);
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c72:	4899      	ldr	r0, [pc, #612]	@ (8000ed8 <vWriteIO+0x310>)
 8000c74:	f004 ff84 	bl	8005b80 <HAL_GPIO_WritePin>
 8000c78:	e005      	b.n	8000c86 <vWriteIO+0xbe>
 else
   HAL_GPIO_WritePin(GPIOE, D3_Pin, GPIO_PIN_SET);
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c80:	4895      	ldr	r0, [pc, #596]	@ (8000ed8 <vWriteIO+0x310>)
 8000c82:	f004 ff7d 	bl	8005b80 <HAL_GPIO_WritePin>
 if (unData.DataBit.D4 == 0)
 8000c86:	7b3b      	ldrb	r3, [r7, #12]
 8000c88:	f003 0310 	and.w	r3, r3, #16
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d106      	bne.n	8000ca0 <vWriteIO+0xd8>
   HAL_GPIO_WritePin(GPIOE, D4_Pin, GPIO_PIN_RESET);
 8000c92:	2200      	movs	r2, #0
 8000c94:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c98:	488f      	ldr	r0, [pc, #572]	@ (8000ed8 <vWriteIO+0x310>)
 8000c9a:	f004 ff71 	bl	8005b80 <HAL_GPIO_WritePin>
 8000c9e:	e005      	b.n	8000cac <vWriteIO+0xe4>
 else
   HAL_GPIO_WritePin(GPIOE, D4_Pin, GPIO_PIN_SET);
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ca6:	488c      	ldr	r0, [pc, #560]	@ (8000ed8 <vWriteIO+0x310>)
 8000ca8:	f004 ff6a 	bl	8005b80 <HAL_GPIO_WritePin>
 if (unData.DataBit.D5 == 0)
 8000cac:	7b3b      	ldrb	r3, [r7, #12]
 8000cae:	f003 0320 	and.w	r3, r3, #32
 8000cb2:	b2db      	uxtb	r3, r3
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d106      	bne.n	8000cc6 <vWriteIO+0xfe>
   HAL_GPIO_WritePin(GPIOE, D5_Pin, GPIO_PIN_RESET);
 8000cb8:	2200      	movs	r2, #0
 8000cba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cbe:	4886      	ldr	r0, [pc, #536]	@ (8000ed8 <vWriteIO+0x310>)
 8000cc0:	f004 ff5e 	bl	8005b80 <HAL_GPIO_WritePin>
 8000cc4:	e005      	b.n	8000cd2 <vWriteIO+0x10a>
 else
   HAL_GPIO_WritePin(GPIOE, D5_Pin, GPIO_PIN_SET);
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ccc:	4882      	ldr	r0, [pc, #520]	@ (8000ed8 <vWriteIO+0x310>)
 8000cce:	f004 ff57 	bl	8005b80 <HAL_GPIO_WritePin>
 if (unData.DataBit.D6 == 0)
 8000cd2:	7b3b      	ldrb	r3, [r7, #12]
 8000cd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d106      	bne.n	8000cec <vWriteIO+0x124>
   HAL_GPIO_WritePin(GPIOE, D6_Pin, GPIO_PIN_RESET);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ce4:	487c      	ldr	r0, [pc, #496]	@ (8000ed8 <vWriteIO+0x310>)
 8000ce6:	f004 ff4b 	bl	8005b80 <HAL_GPIO_WritePin>
 8000cea:	e005      	b.n	8000cf8 <vWriteIO+0x130>
 else
   HAL_GPIO_WritePin(GPIOE, D6_Pin, GPIO_PIN_SET);
 8000cec:	2201      	movs	r2, #1
 8000cee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000cf2:	4879      	ldr	r0, [pc, #484]	@ (8000ed8 <vWriteIO+0x310>)
 8000cf4:	f004 ff44 	bl	8005b80 <HAL_GPIO_WritePin>
 if (unData.DataBit.D7 == 0)
 8000cf8:	7b3b      	ldrb	r3, [r7, #12]
 8000cfa:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d106      	bne.n	8000d12 <vWriteIO+0x14a>
   HAL_GPIO_WritePin(GPIOE, D7_Pin, GPIO_PIN_RESET);
 8000d04:	2200      	movs	r2, #0
 8000d06:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d0a:	4873      	ldr	r0, [pc, #460]	@ (8000ed8 <vWriteIO+0x310>)
 8000d0c:	f004 ff38 	bl	8005b80 <HAL_GPIO_WritePin>
 8000d10:	e005      	b.n	8000d1e <vWriteIO+0x156>
 else
   HAL_GPIO_WritePin(GPIOE, D7_Pin, GPIO_PIN_SET); 
 8000d12:	2201      	movs	r2, #1
 8000d14:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d18:	486f      	ldr	r0, [pc, #444]	@ (8000ed8 <vWriteIO+0x310>)
 8000d1a:	f004 ff31 	bl	8005b80 <HAL_GPIO_WritePin>
 

 //Affectation des lignes d'adresse.
 if ((ucAdresse & 0x01) != 0)
 8000d1e:	793b      	ldrb	r3, [r7, #4]
 8000d20:	f003 0301 	and.w	r3, r3, #1
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d006      	beq.n	8000d36 <vWriteIO+0x16e>
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_SET);
 8000d28:	2201      	movs	r2, #1
 8000d2a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d2e:	486b      	ldr	r0, [pc, #428]	@ (8000edc <vWriteIO+0x314>)
 8000d30:	f004 ff26 	bl	8005b80 <HAL_GPIO_WritePin>
 8000d34:	e005      	b.n	8000d42 <vWriteIO+0x17a>
 else
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_RESET);
 8000d36:	2200      	movs	r2, #0
 8000d38:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d3c:	4867      	ldr	r0, [pc, #412]	@ (8000edc <vWriteIO+0x314>)
 8000d3e:	f004 ff1f 	bl	8005b80 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x02) != 0)
 8000d42:	793b      	ldrb	r3, [r7, #4]
 8000d44:	f003 0302 	and.w	r3, r3, #2
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d006      	beq.n	8000d5a <vWriteIO+0x192>
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_SET);
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d52:	4862      	ldr	r0, [pc, #392]	@ (8000edc <vWriteIO+0x314>)
 8000d54:	f004 ff14 	bl	8005b80 <HAL_GPIO_WritePin>
 8000d58:	e005      	b.n	8000d66 <vWriteIO+0x19e>
 else
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_RESET);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d60:	485e      	ldr	r0, [pc, #376]	@ (8000edc <vWriteIO+0x314>)
 8000d62:	f004 ff0d 	bl	8005b80 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x04) != 0)
 8000d66:	793b      	ldrb	r3, [r7, #4]
 8000d68:	f003 0304 	and.w	r3, r3, #4
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d006      	beq.n	8000d7e <vWriteIO+0x1b6>
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_SET);
 8000d70:	2201      	movs	r2, #1
 8000d72:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d76:	4859      	ldr	r0, [pc, #356]	@ (8000edc <vWriteIO+0x314>)
 8000d78:	f004 ff02 	bl	8005b80 <HAL_GPIO_WritePin>
 8000d7c:	e005      	b.n	8000d8a <vWriteIO+0x1c2>
 else
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_RESET);
 8000d7e:	2200      	movs	r2, #0
 8000d80:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d84:	4855      	ldr	r0, [pc, #340]	@ (8000edc <vWriteIO+0x314>)
 8000d86:	f004 fefb 	bl	8005b80 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x08) != 0)
 8000d8a:	793b      	ldrb	r3, [r7, #4]
 8000d8c:	f003 0308 	and.w	r3, r3, #8
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d006      	beq.n	8000da2 <vWriteIO+0x1da>
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_SET);
 8000d94:	2201      	movs	r2, #1
 8000d96:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d9a:	4850      	ldr	r0, [pc, #320]	@ (8000edc <vWriteIO+0x314>)
 8000d9c:	f004 fef0 	bl	8005b80 <HAL_GPIO_WritePin>
 8000da0:	e005      	b.n	8000dae <vWriteIO+0x1e6>
 else
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_RESET);
 8000da2:	2200      	movs	r2, #0
 8000da4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000da8:	484c      	ldr	r0, [pc, #304]	@ (8000edc <vWriteIO+0x314>)
 8000daa:	f004 fee9 	bl	8005b80 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x10) != 0)
 8000dae:	793b      	ldrb	r3, [r7, #4]
 8000db0:	f003 0310 	and.w	r3, r3, #16
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d005      	beq.n	8000dc4 <vWriteIO+0x1fc>
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_SET);
 8000db8:	2201      	movs	r2, #1
 8000dba:	2102      	movs	r1, #2
 8000dbc:	4848      	ldr	r0, [pc, #288]	@ (8000ee0 <vWriteIO+0x318>)
 8000dbe:	f004 fedf 	bl	8005b80 <HAL_GPIO_WritePin>
 8000dc2:	e004      	b.n	8000dce <vWriteIO+0x206>
 else
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_RESET);
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	2102      	movs	r1, #2
 8000dc8:	4845      	ldr	r0, [pc, #276]	@ (8000ee0 <vWriteIO+0x318>)
 8000dca:	f004 fed9 	bl	8005b80 <HAL_GPIO_WritePin>
 
//Choix du CS.  
 switch (CSx)                                   
 8000dce:	79bb      	ldrb	r3, [r7, #6]
 8000dd0:	2b03      	cmp	r3, #3
 8000dd2:	d84f      	bhi.n	8000e74 <vWriteIO+0x2ac>
 8000dd4:	a201      	add	r2, pc, #4	@ (adr r2, 8000ddc <vWriteIO+0x214>)
 8000dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dda:	bf00      	nop
 8000ddc:	08000ded 	.word	0x08000ded
 8000de0:	08000e0f 	.word	0x08000e0f
 8000de4:	08000e31 	.word	0x08000e31
 8000de8:	08000e53 	.word	0x08000e53
 {
 case 0 :
   if (Level == 0)
 8000dec:	797b      	ldrb	r3, [r7, #5]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d106      	bne.n	8000e00 <vWriteIO+0x238>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET);
 8000df2:	2200      	movs	r2, #0
 8000df4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000df8:	4839      	ldr	r0, [pc, #228]	@ (8000ee0 <vWriteIO+0x318>)
 8000dfa:	f004 fec1 	bl	8005b80 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 break;
 8000dfe:	e03a      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 8000e00:	2201      	movs	r2, #1
 8000e02:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e06:	4836      	ldr	r0, [pc, #216]	@ (8000ee0 <vWriteIO+0x318>)
 8000e08:	f004 feba 	bl	8005b80 <HAL_GPIO_WritePin>
 break;
 8000e0c:	e033      	b.n	8000e76 <vWriteIO+0x2ae>
  
 case 1 :
   if (Level == 0)
 8000e0e:	797b      	ldrb	r3, [r7, #5]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d106      	bne.n	8000e22 <vWriteIO+0x25a>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET);
 8000e14:	2200      	movs	r2, #0
 8000e16:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e1a:	4831      	ldr	r0, [pc, #196]	@ (8000ee0 <vWriteIO+0x318>)
 8000e1c:	f004 feb0 	bl	8005b80 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 break;
 8000e20:	e029      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 8000e22:	2201      	movs	r2, #1
 8000e24:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e28:	482d      	ldr	r0, [pc, #180]	@ (8000ee0 <vWriteIO+0x318>)
 8000e2a:	f004 fea9 	bl	8005b80 <HAL_GPIO_WritePin>
 break;
 8000e2e:	e022      	b.n	8000e76 <vWriteIO+0x2ae>
 
 case 2 :
   if (Level == 0)
 8000e30:	797b      	ldrb	r3, [r7, #5]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d106      	bne.n	8000e44 <vWriteIO+0x27c>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET);
 8000e36:	2200      	movs	r2, #0
 8000e38:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e3c:	4828      	ldr	r0, [pc, #160]	@ (8000ee0 <vWriteIO+0x318>)
 8000e3e:	f004 fe9f 	bl	8005b80 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 break;
 8000e42:	e018      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 8000e44:	2201      	movs	r2, #1
 8000e46:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e4a:	4825      	ldr	r0, [pc, #148]	@ (8000ee0 <vWriteIO+0x318>)
 8000e4c:	f004 fe98 	bl	8005b80 <HAL_GPIO_WritePin>
 break;
 8000e50:	e011      	b.n	8000e76 <vWriteIO+0x2ae>
 
 case 3 :
   if (Level == 0)
 8000e52:	797b      	ldrb	r3, [r7, #5]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d106      	bne.n	8000e66 <vWriteIO+0x29e>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e5e:	4820      	ldr	r0, [pc, #128]	@ (8000ee0 <vWriteIO+0x318>)
 8000e60:	f004 fe8e 	bl	8005b80 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 break;
 8000e64:	e007      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 8000e66:	2201      	movs	r2, #1
 8000e68:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e6c:	481c      	ldr	r0, [pc, #112]	@ (8000ee0 <vWriteIO+0x318>)
 8000e6e:	f004 fe87 	bl	8005b80 <HAL_GPIO_WritePin>
 break;
 8000e72:	e000      	b.n	8000e76 <vWriteIO+0x2ae>
  
 default :
 break;   
 8000e74:	bf00      	nop
 }
 
 //Remettre le CS inactif.
 switch (CSx)
 8000e76:	79bb      	ldrb	r3, [r7, #6]
 8000e78:	2b03      	cmp	r3, #3
 8000e7a:	d855      	bhi.n	8000f28 <vWriteIO+0x360>
 8000e7c:	a201      	add	r2, pc, #4	@ (adr r2, 8000e84 <vWriteIO+0x2bc>)
 8000e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e82:	bf00      	nop
 8000e84:	08000e95 	.word	0x08000e95
 8000e88:	08000eb7 	.word	0x08000eb7
 8000e8c:	08000ee5 	.word	0x08000ee5
 8000e90:	08000f07 	.word	0x08000f07
 {
 case 0 :
   if (Level == 0)
 8000e94:	797b      	ldrb	r3, [r7, #5]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d106      	bne.n	8000ea8 <vWriteIO+0x2e0>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET);
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ea0:	480f      	ldr	r0, [pc, #60]	@ (8000ee0 <vWriteIO+0x318>)
 8000ea2:	f004 fe6d 	bl	8005b80 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 break;
 8000ea6:	e040      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000eae:	480c      	ldr	r0, [pc, #48]	@ (8000ee0 <vWriteIO+0x318>)
 8000eb0:	f004 fe66 	bl	8005b80 <HAL_GPIO_WritePin>
 break;
 8000eb4:	e039      	b.n	8000f2a <vWriteIO+0x362>
  
 case 1 :
   if (Level == 0)
 8000eb6:	797b      	ldrb	r3, [r7, #5]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d106      	bne.n	8000eca <vWriteIO+0x302>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET);
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ec2:	4807      	ldr	r0, [pc, #28]	@ (8000ee0 <vWriteIO+0x318>)
 8000ec4:	f004 fe5c 	bl	8005b80 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 break;
 8000ec8:	e02f      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 8000eca:	2200      	movs	r2, #0
 8000ecc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ed0:	4803      	ldr	r0, [pc, #12]	@ (8000ee0 <vWriteIO+0x318>)
 8000ed2:	f004 fe55 	bl	8005b80 <HAL_GPIO_WritePin>
 break;
 8000ed6:	e028      	b.n	8000f2a <vWriteIO+0x362>
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	40020c00 	.word	0x40020c00
 8000ee0:	40020400 	.word	0x40020400
 
 case 2 :
   if (Level == 0)
 8000ee4:	797b      	ldrb	r3, [r7, #5]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d106      	bne.n	8000ef8 <vWriteIO+0x330>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET);
 8000eea:	2201      	movs	r2, #1
 8000eec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ef0:	4810      	ldr	r0, [pc, #64]	@ (8000f34 <vWriteIO+0x36c>)
 8000ef2:	f004 fe45 	bl	8005b80 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 break;
 8000ef6:	e018      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 8000ef8:	2200      	movs	r2, #0
 8000efa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000efe:	480d      	ldr	r0, [pc, #52]	@ (8000f34 <vWriteIO+0x36c>)
 8000f00:	f004 fe3e 	bl	8005b80 <HAL_GPIO_WritePin>
 break;
 8000f04:	e011      	b.n	8000f2a <vWriteIO+0x362>
 
 case 3 :
   if (Level == 0)
 8000f06:	797b      	ldrb	r3, [r7, #5]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d106      	bne.n	8000f1a <vWriteIO+0x352>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET);
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f12:	4808      	ldr	r0, [pc, #32]	@ (8000f34 <vWriteIO+0x36c>)
 8000f14:	f004 fe34 	bl	8005b80 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 break;
 8000f18:	e007      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f20:	4804      	ldr	r0, [pc, #16]	@ (8000f34 <vWriteIO+0x36c>)
 8000f22:	f004 fe2d 	bl	8005b80 <HAL_GPIO_WritePin>
 break;
 8000f26:	e000      	b.n	8000f2a <vWriteIO+0x362>
  
 default :
 break;   
 8000f28:	bf00      	nop
 }
}
 8000f2a:	bf00      	nop
 8000f2c:	3714      	adds	r7, #20
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd90      	pop	{r4, r7, pc}
 8000f32:	bf00      	nop
 8000f34:	40020400 	.word	0x40020400

08000f38 <Main_Init>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Main_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
	piloteTimers_initialise();
 8000f3c:	f001 f858 	bl	8001ff0 <piloteTimers_initialise>
	serviceBaseDeTemps_initialise();
 8000f40:	f003 fbae 	bl	80046a0 <serviceBaseDeTemps_initialise>

	interfacePCF8574_init();
 8000f44:	f000 fe42 	bl	8001bcc <interfacePCF8574_init>
	interfaceMoteur_Init();
 8000f48:	f000 fdbc 	bl	8001ac4 <interfaceMoteur_Init>
	interfaceADC_Init();
 8000f4c:	f000 fc3e 	bl	80017cc <interfaceADC_Init>
	processusEntreeAnalogique_Init();
 8000f50:	f003 f890 	bl	8004074 <processusEntreeAnalogique_Init>
	interface_BoutonBleuInit();
 8000f54:	f000 fc94 	bl	8001880 <interface_BoutonBleuInit>
	processusEntreesNum_Init();
 8000f58:	f003 f8c4 	bl	80040e4 <processusEntreesNum_Init>
	processusSortiesNum_Init();
 8000f5c:	f003 f8e0 	bl	8004120 <processusSortiesNum_Init>
	processusAffichageInit();
 8000f60:	f003 fb1e 	bl	80045a0 <processusAffichageInit>
	processusCentreDeTri_Init();
 8000f64:	f002 ffde 	bl	8003f24 <processusCentreDeTri_Init>
	piloteCAN1_initialise();
 8000f68:	f000 fea2 	bl	8001cb0 <piloteCAN1_initialise>
	serviceCan637_initialise();
 8000f6c:	f003 fc58 	bl	8004820 <serviceCan637_initialise>
	serviceLEDsInit();
 8000f70:	f003 fd64 	bl	8004a3c <serviceLEDsInit>
	serviceTriac_initialise();
 8000f74:	f003 fd70 	bl	8004a58 <serviceTriac_initialise>
	processusTriac_initialise();
 8000f78:	f001 f86c 	bl	8002054 <processusTriac_initialise>
}
 8000f7c:	bf00      	nop
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <doNothing>:

void doNothing(void){}
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
 8000f84:	bf00      	nop
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr

08000f8e <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f8e:	b580      	push	{r7, lr}
 8000f90:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f92:	f003 fe2b 	bl	8004bec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f96:	f000 f815 	bl	8000fc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f9a:	f000 f951 	bl	8001240 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f9e:	f000 f8b1 	bl	8001104 <MX_I2C1_Init>
  MX_USB_HOST_Init();
 8000fa2:	f00c fa33 	bl	800d40c <MX_USB_HOST_Init>
  MX_CAN1_Init();
 8000fa6:	f000 f877 	bl	8001098 <MX_CAN1_Init>
  MX_TIM14_Init();
 8000faa:	f000 f925 	bl	80011f8 <MX_TIM14_Init>
  MX_TIM2_Init();
 8000fae:	f000 f8d7 	bl	8001160 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  Main_Init();
 8000fb2:	f7ff ffc1 	bl	8000f38 <Main_Init>

  piloteTimer14_permetLesInterruptions();
 8000fb6:	f001 f807 	bl	8001fc8 <piloteTimer14_permetLesInterruptions>
  piloteTimer2_permetLesInterruptions();
 8000fba:	f001 f80f 	bl	8001fdc <piloteTimer2_permetLesInterruptions>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000fbe:	f00c fa4b 	bl	800d458 <MX_USB_HOST_Process>
 8000fc2:	e7fc      	b.n	8000fbe <main+0x30>

08000fc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b094      	sub	sp, #80	@ 0x50
 8000fc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fca:	f107 0320 	add.w	r3, r7, #32
 8000fce:	2230      	movs	r2, #48	@ 0x30
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f00c fdd0 	bl	800db78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fd8:	f107 030c 	add.w	r3, r7, #12
 8000fdc:	2200      	movs	r2, #0
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	605a      	str	r2, [r3, #4]
 8000fe2:	609a      	str	r2, [r3, #8]
 8000fe4:	60da      	str	r2, [r3, #12]
 8000fe6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fe8:	2300      	movs	r3, #0
 8000fea:	60bb      	str	r3, [r7, #8]
 8000fec:	4b28      	ldr	r3, [pc, #160]	@ (8001090 <SystemClock_Config+0xcc>)
 8000fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff0:	4a27      	ldr	r2, [pc, #156]	@ (8001090 <SystemClock_Config+0xcc>)
 8000ff2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ff6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ff8:	4b25      	ldr	r3, [pc, #148]	@ (8001090 <SystemClock_Config+0xcc>)
 8000ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ffc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001000:	60bb      	str	r3, [r7, #8]
 8001002:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001004:	2300      	movs	r3, #0
 8001006:	607b      	str	r3, [r7, #4]
 8001008:	4b22      	ldr	r3, [pc, #136]	@ (8001094 <SystemClock_Config+0xd0>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a21      	ldr	r2, [pc, #132]	@ (8001094 <SystemClock_Config+0xd0>)
 800100e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001012:	6013      	str	r3, [r2, #0]
 8001014:	4b1f      	ldr	r3, [pc, #124]	@ (8001094 <SystemClock_Config+0xd0>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800101c:	607b      	str	r3, [r7, #4]
 800101e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001020:	2301      	movs	r3, #1
 8001022:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001024:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001028:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800102a:	2302      	movs	r3, #2
 800102c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800102e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001032:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001034:	2308      	movs	r3, #8
 8001036:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001038:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800103c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800103e:	2302      	movs	r3, #2
 8001040:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001042:	2307      	movs	r3, #7
 8001044:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001046:	f107 0320 	add.w	r3, r7, #32
 800104a:	4618      	mov	r0, r3
 800104c:	f007 fef0 	bl	8008e30 <HAL_RCC_OscConfig>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001056:	f000 fa0b 	bl	8001470 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800105a:	230f      	movs	r3, #15
 800105c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800105e:	2302      	movs	r3, #2
 8001060:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001062:	2300      	movs	r3, #0
 8001064:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001066:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800106a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800106c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001070:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001072:	f107 030c 	add.w	r3, r7, #12
 8001076:	2105      	movs	r1, #5
 8001078:	4618      	mov	r0, r3
 800107a:	f008 f951 	bl	8009320 <HAL_RCC_ClockConfig>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001084:	f000 f9f4 	bl	8001470 <Error_Handler>
  }
}
 8001088:	bf00      	nop
 800108a:	3750      	adds	r7, #80	@ 0x50
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	40023800 	.word	0x40023800
 8001094:	40007000 	.word	0x40007000

08001098 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800109c:	4b17      	ldr	r3, [pc, #92]	@ (80010fc <MX_CAN1_Init+0x64>)
 800109e:	4a18      	ldr	r2, [pc, #96]	@ (8001100 <MX_CAN1_Init+0x68>)
 80010a0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 21;
 80010a2:	4b16      	ldr	r3, [pc, #88]	@ (80010fc <MX_CAN1_Init+0x64>)
 80010a4:	2215      	movs	r2, #21
 80010a6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80010a8:	4b14      	ldr	r3, [pc, #80]	@ (80010fc <MX_CAN1_Init+0x64>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80010ae:	4b13      	ldr	r3, [pc, #76]	@ (80010fc <MX_CAN1_Init+0x64>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 80010b4:	4b11      	ldr	r3, [pc, #68]	@ (80010fc <MX_CAN1_Init+0x64>)
 80010b6:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 80010ba:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80010bc:	4b0f      	ldr	r3, [pc, #60]	@ (80010fc <MX_CAN1_Init+0x64>)
 80010be:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80010c2:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80010c4:	4b0d      	ldr	r3, [pc, #52]	@ (80010fc <MX_CAN1_Init+0x64>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80010ca:	4b0c      	ldr	r3, [pc, #48]	@ (80010fc <MX_CAN1_Init+0x64>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80010d0:	4b0a      	ldr	r3, [pc, #40]	@ (80010fc <MX_CAN1_Init+0x64>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80010d6:	4b09      	ldr	r3, [pc, #36]	@ (80010fc <MX_CAN1_Init+0x64>)
 80010d8:	2200      	movs	r2, #0
 80010da:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80010dc:	4b07      	ldr	r3, [pc, #28]	@ (80010fc <MX_CAN1_Init+0x64>)
 80010de:	2200      	movs	r2, #0
 80010e0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80010e2:	4b06      	ldr	r3, [pc, #24]	@ (80010fc <MX_CAN1_Init+0x64>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80010e8:	4804      	ldr	r0, [pc, #16]	@ (80010fc <MX_CAN1_Init+0x64>)
 80010ea:	f003 fe15 	bl	8004d18 <HAL_CAN_Init>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80010f4:	f000 f9bc 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80010f8:	bf00      	nop
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	200006cc 	.word	0x200006cc
 8001100:	40006400 	.word	0x40006400

08001104 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001108:	4b12      	ldr	r3, [pc, #72]	@ (8001154 <MX_I2C1_Init+0x50>)
 800110a:	4a13      	ldr	r2, [pc, #76]	@ (8001158 <MX_I2C1_Init+0x54>)
 800110c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800110e:	4b11      	ldr	r3, [pc, #68]	@ (8001154 <MX_I2C1_Init+0x50>)
 8001110:	4a12      	ldr	r2, [pc, #72]	@ (800115c <MX_I2C1_Init+0x58>)
 8001112:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001114:	4b0f      	ldr	r3, [pc, #60]	@ (8001154 <MX_I2C1_Init+0x50>)
 8001116:	2200      	movs	r2, #0
 8001118:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800111a:	4b0e      	ldr	r3, [pc, #56]	@ (8001154 <MX_I2C1_Init+0x50>)
 800111c:	2200      	movs	r2, #0
 800111e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001120:	4b0c      	ldr	r3, [pc, #48]	@ (8001154 <MX_I2C1_Init+0x50>)
 8001122:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001126:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001128:	4b0a      	ldr	r3, [pc, #40]	@ (8001154 <MX_I2C1_Init+0x50>)
 800112a:	2200      	movs	r2, #0
 800112c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800112e:	4b09      	ldr	r3, [pc, #36]	@ (8001154 <MX_I2C1_Init+0x50>)
 8001130:	2200      	movs	r2, #0
 8001132:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001134:	4b07      	ldr	r3, [pc, #28]	@ (8001154 <MX_I2C1_Init+0x50>)
 8001136:	2200      	movs	r2, #0
 8001138:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800113a:	4b06      	ldr	r3, [pc, #24]	@ (8001154 <MX_I2C1_Init+0x50>)
 800113c:	2200      	movs	r2, #0
 800113e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001140:	4804      	ldr	r0, [pc, #16]	@ (8001154 <MX_I2C1_Init+0x50>)
 8001142:	f006 fe7b 	bl	8007e3c <HAL_I2C_Init>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800114c:	f000 f990 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001150:	bf00      	nop
 8001152:	bd80      	pop	{r7, pc}
 8001154:	200006f4 	.word	0x200006f4
 8001158:	40005400 	.word	0x40005400
 800115c:	000186a0 	.word	0x000186a0

08001160 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b086      	sub	sp, #24
 8001164:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001166:	f107 0308 	add.w	r3, r7, #8
 800116a:	2200      	movs	r2, #0
 800116c:	601a      	str	r2, [r3, #0]
 800116e:	605a      	str	r2, [r3, #4]
 8001170:	609a      	str	r2, [r3, #8]
 8001172:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001174:	463b      	mov	r3, r7
 8001176:	2200      	movs	r2, #0
 8001178:	601a      	str	r2, [r3, #0]
 800117a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800117c:	4b1d      	ldr	r3, [pc, #116]	@ (80011f4 <MX_TIM2_Init+0x94>)
 800117e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001182:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001184:	4b1b      	ldr	r3, [pc, #108]	@ (80011f4 <MX_TIM2_Init+0x94>)
 8001186:	2200      	movs	r2, #0
 8001188:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800118a:	4b1a      	ldr	r3, [pc, #104]	@ (80011f4 <MX_TIM2_Init+0x94>)
 800118c:	2200      	movs	r2, #0
 800118e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 16799;
 8001190:	4b18      	ldr	r3, [pc, #96]	@ (80011f4 <MX_TIM2_Init+0x94>)
 8001192:	f244 129f 	movw	r2, #16799	@ 0x419f
 8001196:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001198:	4b16      	ldr	r3, [pc, #88]	@ (80011f4 <MX_TIM2_Init+0x94>)
 800119a:	2200      	movs	r2, #0
 800119c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800119e:	4b15      	ldr	r3, [pc, #84]	@ (80011f4 <MX_TIM2_Init+0x94>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011a4:	4813      	ldr	r0, [pc, #76]	@ (80011f4 <MX_TIM2_Init+0x94>)
 80011a6:	f008 fac7 	bl	8009738 <HAL_TIM_Base_Init>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80011b0:	f000 f95e 	bl	8001470 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011b8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011ba:	f107 0308 	add.w	r3, r7, #8
 80011be:	4619      	mov	r1, r3
 80011c0:	480c      	ldr	r0, [pc, #48]	@ (80011f4 <MX_TIM2_Init+0x94>)
 80011c2:	f008 fc69 	bl	8009a98 <HAL_TIM_ConfigClockSource>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80011cc:	f000 f950 	bl	8001470 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011d0:	2300      	movs	r3, #0
 80011d2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011d4:	2300      	movs	r3, #0
 80011d6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011d8:	463b      	mov	r3, r7
 80011da:	4619      	mov	r1, r3
 80011dc:	4805      	ldr	r0, [pc, #20]	@ (80011f4 <MX_TIM2_Init+0x94>)
 80011de:	f008 fe8b 	bl	8009ef8 <HAL_TIMEx_MasterConfigSynchronization>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80011e8:	f000 f942 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011ec:	bf00      	nop
 80011ee:	3718      	adds	r7, #24
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	20000748 	.word	0x20000748

080011f8 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80011fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001238 <MX_TIM14_Init+0x40>)
 80011fe:	4a0f      	ldr	r2, [pc, #60]	@ (800123c <MX_TIM14_Init+0x44>)
 8001200:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 2;
 8001202:	4b0d      	ldr	r3, [pc, #52]	@ (8001238 <MX_TIM14_Init+0x40>)
 8001204:	2202      	movs	r2, #2
 8001206:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001208:	4b0b      	ldr	r3, [pc, #44]	@ (8001238 <MX_TIM14_Init+0x40>)
 800120a:	2200      	movs	r2, #0
 800120c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 55999;
 800120e:	4b0a      	ldr	r3, [pc, #40]	@ (8001238 <MX_TIM14_Init+0x40>)
 8001210:	f64d 22bf 	movw	r2, #55999	@ 0xdabf
 8001214:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001216:	4b08      	ldr	r3, [pc, #32]	@ (8001238 <MX_TIM14_Init+0x40>)
 8001218:	2200      	movs	r2, #0
 800121a:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800121c:	4b06      	ldr	r3, [pc, #24]	@ (8001238 <MX_TIM14_Init+0x40>)
 800121e:	2200      	movs	r2, #0
 8001220:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001222:	4805      	ldr	r0, [pc, #20]	@ (8001238 <MX_TIM14_Init+0x40>)
 8001224:	f008 fa88 	bl	8009738 <HAL_TIM_Base_Init>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 800122e:	f000 f91f 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8001232:	bf00      	nop
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	20000790 	.word	0x20000790
 800123c:	40002000 	.word	0x40002000

08001240 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b08c      	sub	sp, #48	@ 0x30
 8001244:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001246:	f107 031c 	add.w	r3, r7, #28
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	605a      	str	r2, [r3, #4]
 8001250:	609a      	str	r2, [r3, #8]
 8001252:	60da      	str	r2, [r3, #12]
 8001254:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	61bb      	str	r3, [r7, #24]
 800125a:	4b7f      	ldr	r3, [pc, #508]	@ (8001458 <MX_GPIO_Init+0x218>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125e:	4a7e      	ldr	r2, [pc, #504]	@ (8001458 <MX_GPIO_Init+0x218>)
 8001260:	f043 0310 	orr.w	r3, r3, #16
 8001264:	6313      	str	r3, [r2, #48]	@ 0x30
 8001266:	4b7c      	ldr	r3, [pc, #496]	@ (8001458 <MX_GPIO_Init+0x218>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126a:	f003 0310 	and.w	r3, r3, #16
 800126e:	61bb      	str	r3, [r7, #24]
 8001270:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	617b      	str	r3, [r7, #20]
 8001276:	4b78      	ldr	r3, [pc, #480]	@ (8001458 <MX_GPIO_Init+0x218>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127a:	4a77      	ldr	r2, [pc, #476]	@ (8001458 <MX_GPIO_Init+0x218>)
 800127c:	f043 0304 	orr.w	r3, r3, #4
 8001280:	6313      	str	r3, [r2, #48]	@ 0x30
 8001282:	4b75      	ldr	r3, [pc, #468]	@ (8001458 <MX_GPIO_Init+0x218>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001286:	f003 0304 	and.w	r3, r3, #4
 800128a:	617b      	str	r3, [r7, #20]
 800128c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	613b      	str	r3, [r7, #16]
 8001292:	4b71      	ldr	r3, [pc, #452]	@ (8001458 <MX_GPIO_Init+0x218>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001296:	4a70      	ldr	r2, [pc, #448]	@ (8001458 <MX_GPIO_Init+0x218>)
 8001298:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800129c:	6313      	str	r3, [r2, #48]	@ 0x30
 800129e:	4b6e      	ldr	r3, [pc, #440]	@ (8001458 <MX_GPIO_Init+0x218>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012a6:	613b      	str	r3, [r7, #16]
 80012a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012aa:	2300      	movs	r3, #0
 80012ac:	60fb      	str	r3, [r7, #12]
 80012ae:	4b6a      	ldr	r3, [pc, #424]	@ (8001458 <MX_GPIO_Init+0x218>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b2:	4a69      	ldr	r2, [pc, #420]	@ (8001458 <MX_GPIO_Init+0x218>)
 80012b4:	f043 0301 	orr.w	r3, r3, #1
 80012b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ba:	4b67      	ldr	r3, [pc, #412]	@ (8001458 <MX_GPIO_Init+0x218>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012be:	f003 0301 	and.w	r3, r3, #1
 80012c2:	60fb      	str	r3, [r7, #12]
 80012c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c6:	2300      	movs	r3, #0
 80012c8:	60bb      	str	r3, [r7, #8]
 80012ca:	4b63      	ldr	r3, [pc, #396]	@ (8001458 <MX_GPIO_Init+0x218>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ce:	4a62      	ldr	r2, [pc, #392]	@ (8001458 <MX_GPIO_Init+0x218>)
 80012d0:	f043 0302 	orr.w	r3, r3, #2
 80012d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012d6:	4b60      	ldr	r3, [pc, #384]	@ (8001458 <MX_GPIO_Init+0x218>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012da:	f003 0302 	and.w	r3, r3, #2
 80012de:	60bb      	str	r3, [r7, #8]
 80012e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012e2:	2300      	movs	r3, #0
 80012e4:	607b      	str	r3, [r7, #4]
 80012e6:	4b5c      	ldr	r3, [pc, #368]	@ (8001458 <MX_GPIO_Init+0x218>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ea:	4a5b      	ldr	r2, [pc, #364]	@ (8001458 <MX_GPIO_Init+0x218>)
 80012ec:	f043 0308 	orr.w	r3, r3, #8
 80012f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012f2:	4b59      	ldr	r3, [pc, #356]	@ (8001458 <MX_GPIO_Init+0x218>)
 80012f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f6:	f003 0308 	and.w	r3, r3, #8
 80012fa:	607b      	str	r3, [r7, #4]
 80012fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, TRIAC_CTRL_Pin|D0_Pin|D1_Pin|D2_Pin
 80012fe:	2200      	movs	r2, #0
 8001300:	f64f 7141 	movw	r1, #65345	@ 0xff41
 8001304:	4855      	ldr	r0, [pc, #340]	@ (800145c <MX_GPIO_Init+0x21c>)
 8001306:	f004 fc3b 	bl	8005b80 <HAL_GPIO_WritePin>
                          |D3_Pin|D4_Pin|D5_Pin|D6_Pin
                          |D7_Pin|PHASE_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800130a:	2201      	movs	r2, #1
 800130c:	2101      	movs	r1, #1
 800130e:	4854      	ldr	r0, [pc, #336]	@ (8001460 <MX_GPIO_Init+0x220>)
 8001310:	f004 fc36 	bl	8005b80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PHASE_4_Pin|PHASE_2_Pin|PHASE_3_Pin|LED_J_Pin
 8001314:	2200      	movs	r2, #0
 8001316:	f248 11e0 	movw	r1, #33248	@ 0x81e0
 800131a:	4852      	ldr	r0, [pc, #328]	@ (8001464 <MX_GPIO_Init+0x224>)
 800131c:	f004 fc30 	bl	8005b80 <HAL_GPIO_WritePin>
                          |LED_R_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RD_Pin|A4_Pin|CS0_Pin|CS1_Pin
 8001320:	2200      	movs	r2, #0
 8001322:	f647 0103 	movw	r1, #30723	@ 0x7803
 8001326:	4850      	ldr	r0, [pc, #320]	@ (8001468 <MX_GPIO_Init+0x228>)
 8001328:	f004 fc2a 	bl	8005b80 <HAL_GPIO_WritePin>
                          |CS2_Pin|CS3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, A0_Pin|A1_Pin|A2_Pin|A3_Pin
 800132c:	2200      	movs	r2, #0
 800132e:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 8001332:	484e      	ldr	r0, [pc, #312]	@ (800146c <MX_GPIO_Init+0x22c>)
 8001334:	f004 fc24 	bl	8005b80 <HAL_GPIO_WritePin>
                          |LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_V_GPIO_Port, LED_V_Pin, GPIO_PIN_RESET);
 8001338:	2200      	movs	r2, #0
 800133a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800133e:	4848      	ldr	r0, [pc, #288]	@ (8001460 <MX_GPIO_Init+0x220>)
 8001340:	f004 fc1e 	bl	8005b80 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : TRIAC_CTRL_Pin D0_Pin D1_Pin D2_Pin
                           D3_Pin D4_Pin D5_Pin D6_Pin
                           D7_Pin PHASE_1_Pin */
  GPIO_InitStruct.Pin = TRIAC_CTRL_Pin|D0_Pin|D1_Pin|D2_Pin
 8001344:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8001348:	61fb      	str	r3, [r7, #28]
                          |D3_Pin|D4_Pin|D5_Pin|D6_Pin
                          |D7_Pin|PHASE_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800134a:	2301      	movs	r3, #1
 800134c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134e:	2300      	movs	r3, #0
 8001350:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001352:	2300      	movs	r3, #0
 8001354:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001356:	f107 031c 	add.w	r3, r7, #28
 800135a:	4619      	mov	r1, r3
 800135c:	483f      	ldr	r0, [pc, #252]	@ (800145c <MX_GPIO_Init+0x21c>)
 800135e:	f004 fa5b 	bl	8005818 <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIAC_EXTI_Pin */
  GPIO_InitStruct.Pin = TRIAC_EXTI_Pin;
 8001362:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001366:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001368:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800136c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136e:	2300      	movs	r3, #0
 8001370:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(TRIAC_EXTI_GPIO_Port, &GPIO_InitStruct);
 8001372:	f107 031c 	add.w	r3, r7, #28
 8001376:	4619      	mov	r1, r3
 8001378:	4839      	ldr	r0, [pc, #228]	@ (8001460 <MX_GPIO_Init+0x220>)
 800137a:	f004 fa4d 	bl	8005818 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin LED_V_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|LED_V_Pin;
 800137e:	f240 2301 	movw	r3, #513	@ 0x201
 8001382:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001384:	2301      	movs	r3, #1
 8001386:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001388:	2300      	movs	r3, #0
 800138a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800138c:	2300      	movs	r3, #0
 800138e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001390:	f107 031c 	add.w	r3, r7, #28
 8001394:	4619      	mov	r1, r3
 8001396:	4832      	ldr	r0, [pc, #200]	@ (8001460 <MX_GPIO_Init+0x220>)
 8001398:	f004 fa3e 	bl	8005818 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_BLEU_Pin */
  GPIO_InitStruct.Pin = BTN_BLEU_Pin;
 800139c:	2301      	movs	r3, #1
 800139e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013a0:	2300      	movs	r3, #0
 80013a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a4:	2300      	movs	r3, #0
 80013a6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BTN_BLEU_GPIO_Port, &GPIO_InitStruct);
 80013a8:	f107 031c 	add.w	r3, r7, #28
 80013ac:	4619      	mov	r1, r3
 80013ae:	482d      	ldr	r0, [pc, #180]	@ (8001464 <MX_GPIO_Init+0x224>)
 80013b0:	f004 fa32 	bl	8005818 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHASE_4_Pin PHASE_2_Pin PHASE_3_Pin LED_J_Pin
                           LED_R_Pin */
  GPIO_InitStruct.Pin = PHASE_4_Pin|PHASE_2_Pin|PHASE_3_Pin|LED_J_Pin
 80013b4:	f248 13e0 	movw	r3, #33248	@ 0x81e0
 80013b8:	61fb      	str	r3, [r7, #28]
                          |LED_R_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ba:	2301      	movs	r3, #1
 80013bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013be:	2300      	movs	r3, #0
 80013c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c2:	2300      	movs	r3, #0
 80013c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c6:	f107 031c 	add.w	r3, r7, #28
 80013ca:	4619      	mov	r1, r3
 80013cc:	4825      	ldr	r0, [pc, #148]	@ (8001464 <MX_GPIO_Init+0x224>)
 80013ce:	f004 fa23 	bl	8005818 <HAL_GPIO_Init>

  /*Configure GPIO pins : RD_Pin A4_Pin CS0_Pin CS1_Pin
                           CS2_Pin CS3_Pin */
  GPIO_InitStruct.Pin = RD_Pin|A4_Pin|CS0_Pin|CS1_Pin
 80013d2:	f647 0303 	movw	r3, #30723	@ 0x7803
 80013d6:	61fb      	str	r3, [r7, #28]
                          |CS2_Pin|CS3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d8:	2301      	movs	r3, #1
 80013da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013dc:	2300      	movs	r3, #0
 80013de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e0:	2300      	movs	r3, #0
 80013e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e4:	f107 031c 	add.w	r3, r7, #28
 80013e8:	4619      	mov	r1, r3
 80013ea:	481f      	ldr	r0, [pc, #124]	@ (8001468 <MX_GPIO_Init+0x228>)
 80013ec:	f004 fa14 	bl	8005818 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80013f0:	2304      	movs	r3, #4
 80013f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013f4:	2300      	movs	r3, #0
 80013f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f8:	2300      	movs	r3, #0
 80013fa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80013fc:	f107 031c 	add.w	r3, r7, #28
 8001400:	4619      	mov	r1, r3
 8001402:	4819      	ldr	r0, [pc, #100]	@ (8001468 <MX_GPIO_Init+0x228>)
 8001404:	f004 fa08 	bl	8005818 <HAL_GPIO_Init>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001408:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 800140c:	61fb      	str	r3, [r7, #28]
                          |LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800140e:	2301      	movs	r3, #1
 8001410:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001412:	2300      	movs	r3, #0
 8001414:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001416:	2300      	movs	r3, #0
 8001418:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800141a:	f107 031c 	add.w	r3, r7, #28
 800141e:	4619      	mov	r1, r3
 8001420:	4812      	ldr	r0, [pc, #72]	@ (800146c <MX_GPIO_Init+0x22c>)
 8001422:	f004 f9f9 	bl	8005818 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001426:	2320      	movs	r3, #32
 8001428:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800142a:	2300      	movs	r3, #0
 800142c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142e:	2300      	movs	r3, #0
 8001430:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001432:	f107 031c 	add.w	r3, r7, #28
 8001436:	4619      	mov	r1, r3
 8001438:	480c      	ldr	r0, [pc, #48]	@ (800146c <MX_GPIO_Init+0x22c>)
 800143a:	f004 f9ed 	bl	8005818 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800143e:	2200      	movs	r2, #0
 8001440:	2100      	movs	r1, #0
 8001442:	2028      	movs	r0, #40	@ 0x28
 8001444:	f004 f9b1 	bl	80057aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001448:	2028      	movs	r0, #40	@ 0x28
 800144a:	f004 f9ca 	bl	80057e2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800144e:	bf00      	nop
 8001450:	3730      	adds	r7, #48	@ 0x30
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	40023800 	.word	0x40023800
 800145c:	40021000 	.word	0x40021000
 8001460:	40020800 	.word	0x40020800
 8001464:	40020000 	.word	0x40020000
 8001468:	40020400 	.word	0x40020400
 800146c:	40020c00 	.word	0x40020c00

08001470 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001474:	b672      	cpsid	i
}
 8001476:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001478:	bf00      	nop
 800147a:	e7fd      	b.n	8001478 <Error_Handler+0x8>

0800147c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001482:	2300      	movs	r3, #0
 8001484:	607b      	str	r3, [r7, #4]
 8001486:	4b10      	ldr	r3, [pc, #64]	@ (80014c8 <HAL_MspInit+0x4c>)
 8001488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800148a:	4a0f      	ldr	r2, [pc, #60]	@ (80014c8 <HAL_MspInit+0x4c>)
 800148c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001490:	6453      	str	r3, [r2, #68]	@ 0x44
 8001492:	4b0d      	ldr	r3, [pc, #52]	@ (80014c8 <HAL_MspInit+0x4c>)
 8001494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001496:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800149a:	607b      	str	r3, [r7, #4]
 800149c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	603b      	str	r3, [r7, #0]
 80014a2:	4b09      	ldr	r3, [pc, #36]	@ (80014c8 <HAL_MspInit+0x4c>)
 80014a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a6:	4a08      	ldr	r2, [pc, #32]	@ (80014c8 <HAL_MspInit+0x4c>)
 80014a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ae:	4b06      	ldr	r3, [pc, #24]	@ (80014c8 <HAL_MspInit+0x4c>)
 80014b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014b6:	603b      	str	r3, [r7, #0]
 80014b8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80014ba:	2007      	movs	r0, #7
 80014bc:	f004 f96a 	bl	8005794 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014c0:	bf00      	nop
 80014c2:	3708      	adds	r7, #8
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	40023800 	.word	0x40023800

080014cc <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b08a      	sub	sp, #40	@ 0x28
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d4:	f107 0314 	add.w	r3, r7, #20
 80014d8:	2200      	movs	r2, #0
 80014da:	601a      	str	r2, [r3, #0]
 80014dc:	605a      	str	r2, [r3, #4]
 80014de:	609a      	str	r2, [r3, #8]
 80014e0:	60da      	str	r2, [r3, #12]
 80014e2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a19      	ldr	r2, [pc, #100]	@ (8001550 <HAL_CAN_MspInit+0x84>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d12b      	bne.n	8001546 <HAL_CAN_MspInit+0x7a>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80014ee:	2300      	movs	r3, #0
 80014f0:	613b      	str	r3, [r7, #16]
 80014f2:	4b18      	ldr	r3, [pc, #96]	@ (8001554 <HAL_CAN_MspInit+0x88>)
 80014f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f6:	4a17      	ldr	r2, [pc, #92]	@ (8001554 <HAL_CAN_MspInit+0x88>)
 80014f8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80014fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80014fe:	4b15      	ldr	r3, [pc, #84]	@ (8001554 <HAL_CAN_MspInit+0x88>)
 8001500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001502:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001506:	613b      	str	r3, [r7, #16]
 8001508:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800150a:	2300      	movs	r3, #0
 800150c:	60fb      	str	r3, [r7, #12]
 800150e:	4b11      	ldr	r3, [pc, #68]	@ (8001554 <HAL_CAN_MspInit+0x88>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001512:	4a10      	ldr	r2, [pc, #64]	@ (8001554 <HAL_CAN_MspInit+0x88>)
 8001514:	f043 0308 	orr.w	r3, r3, #8
 8001518:	6313      	str	r3, [r2, #48]	@ 0x30
 800151a:	4b0e      	ldr	r3, [pc, #56]	@ (8001554 <HAL_CAN_MspInit+0x88>)
 800151c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151e:	f003 0308 	and.w	r3, r3, #8
 8001522:	60fb      	str	r3, [r7, #12]
 8001524:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001526:	2303      	movs	r3, #3
 8001528:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152a:	2302      	movs	r3, #2
 800152c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152e:	2300      	movs	r3, #0
 8001530:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001532:	2303      	movs	r3, #3
 8001534:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001536:	2309      	movs	r3, #9
 8001538:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800153a:	f107 0314 	add.w	r3, r7, #20
 800153e:	4619      	mov	r1, r3
 8001540:	4805      	ldr	r0, [pc, #20]	@ (8001558 <HAL_CAN_MspInit+0x8c>)
 8001542:	f004 f969 	bl	8005818 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001546:	bf00      	nop
 8001548:	3728      	adds	r7, #40	@ 0x28
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	40006400 	.word	0x40006400
 8001554:	40023800 	.word	0x40023800
 8001558:	40020c00 	.word	0x40020c00

0800155c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b08a      	sub	sp, #40	@ 0x28
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001564:	f107 0314 	add.w	r3, r7, #20
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]
 800156c:	605a      	str	r2, [r3, #4]
 800156e:	609a      	str	r2, [r3, #8]
 8001570:	60da      	str	r2, [r3, #12]
 8001572:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4a19      	ldr	r2, [pc, #100]	@ (80015e0 <HAL_I2C_MspInit+0x84>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d12c      	bne.n	80015d8 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800157e:	2300      	movs	r3, #0
 8001580:	613b      	str	r3, [r7, #16]
 8001582:	4b18      	ldr	r3, [pc, #96]	@ (80015e4 <HAL_I2C_MspInit+0x88>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001586:	4a17      	ldr	r2, [pc, #92]	@ (80015e4 <HAL_I2C_MspInit+0x88>)
 8001588:	f043 0302 	orr.w	r3, r3, #2
 800158c:	6313      	str	r3, [r2, #48]	@ 0x30
 800158e:	4b15      	ldr	r3, [pc, #84]	@ (80015e4 <HAL_I2C_MspInit+0x88>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001592:	f003 0302 	and.w	r3, r3, #2
 8001596:	613b      	str	r3, [r7, #16]
 8001598:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 800159a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800159e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015a0:	2312      	movs	r3, #18
 80015a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015a4:	2301      	movs	r3, #1
 80015a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a8:	2300      	movs	r3, #0
 80015aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015ac:	2304      	movs	r3, #4
 80015ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015b0:	f107 0314 	add.w	r3, r7, #20
 80015b4:	4619      	mov	r1, r3
 80015b6:	480c      	ldr	r0, [pc, #48]	@ (80015e8 <HAL_I2C_MspInit+0x8c>)
 80015b8:	f004 f92e 	bl	8005818 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015bc:	2300      	movs	r3, #0
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	4b08      	ldr	r3, [pc, #32]	@ (80015e4 <HAL_I2C_MspInit+0x88>)
 80015c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c4:	4a07      	ldr	r2, [pc, #28]	@ (80015e4 <HAL_I2C_MspInit+0x88>)
 80015c6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80015cc:	4b05      	ldr	r3, [pc, #20]	@ (80015e4 <HAL_I2C_MspInit+0x88>)
 80015ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015d4:	60fb      	str	r3, [r7, #12]
 80015d6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80015d8:	bf00      	nop
 80015da:	3728      	adds	r7, #40	@ 0x28
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	40005400 	.word	0x40005400
 80015e4:	40023800 	.word	0x40023800
 80015e8:	40020400 	.word	0x40020400

080015ec <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b084      	sub	sp, #16
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015fc:	d116      	bne.n	800162c <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015fe:	2300      	movs	r3, #0
 8001600:	60fb      	str	r3, [r7, #12]
 8001602:	4b1a      	ldr	r3, [pc, #104]	@ (800166c <HAL_TIM_Base_MspInit+0x80>)
 8001604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001606:	4a19      	ldr	r2, [pc, #100]	@ (800166c <HAL_TIM_Base_MspInit+0x80>)
 8001608:	f043 0301 	orr.w	r3, r3, #1
 800160c:	6413      	str	r3, [r2, #64]	@ 0x40
 800160e:	4b17      	ldr	r3, [pc, #92]	@ (800166c <HAL_TIM_Base_MspInit+0x80>)
 8001610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001612:	f003 0301 	and.w	r3, r3, #1
 8001616:	60fb      	str	r3, [r7, #12]
 8001618:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800161a:	2200      	movs	r2, #0
 800161c:	2100      	movs	r1, #0
 800161e:	201c      	movs	r0, #28
 8001620:	f004 f8c3 	bl	80057aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001624:	201c      	movs	r0, #28
 8001626:	f004 f8dc 	bl	80057e2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 800162a:	e01a      	b.n	8001662 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM14)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a0f      	ldr	r2, [pc, #60]	@ (8001670 <HAL_TIM_Base_MspInit+0x84>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d115      	bne.n	8001662 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001636:	2300      	movs	r3, #0
 8001638:	60bb      	str	r3, [r7, #8]
 800163a:	4b0c      	ldr	r3, [pc, #48]	@ (800166c <HAL_TIM_Base_MspInit+0x80>)
 800163c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800163e:	4a0b      	ldr	r2, [pc, #44]	@ (800166c <HAL_TIM_Base_MspInit+0x80>)
 8001640:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001644:	6413      	str	r3, [r2, #64]	@ 0x40
 8001646:	4b09      	ldr	r3, [pc, #36]	@ (800166c <HAL_TIM_Base_MspInit+0x80>)
 8001648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800164a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800164e:	60bb      	str	r3, [r7, #8]
 8001650:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8001652:	2200      	movs	r2, #0
 8001654:	2100      	movs	r1, #0
 8001656:	202d      	movs	r0, #45	@ 0x2d
 8001658:	f004 f8a7 	bl	80057aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800165c:	202d      	movs	r0, #45	@ 0x2d
 800165e:	f004 f8c0 	bl	80057e2 <HAL_NVIC_EnableIRQ>
}
 8001662:	bf00      	nop
 8001664:	3710      	adds	r7, #16
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40023800 	.word	0x40023800
 8001670:	40002000 	.word	0x40002000

08001674 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001678:	bf00      	nop
 800167a:	e7fd      	b.n	8001678 <NMI_Handler+0x4>

0800167c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001680:	bf00      	nop
 8001682:	e7fd      	b.n	8001680 <HardFault_Handler+0x4>

08001684 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001688:	bf00      	nop
 800168a:	e7fd      	b.n	8001688 <MemManage_Handler+0x4>

0800168c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001690:	bf00      	nop
 8001692:	e7fd      	b.n	8001690 <BusFault_Handler+0x4>

08001694 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001698:	bf00      	nop
 800169a:	e7fd      	b.n	8001698 <UsageFault_Handler+0x4>

0800169c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016a0:	bf00      	nop
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr

080016aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016aa:	b480      	push	{r7}
 80016ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016ae:	bf00      	nop
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr

080016b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016bc:	bf00      	nop
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr

080016c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016c6:	b580      	push	{r7, lr}
 80016c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016ca:	f003 fae1 	bl	8004c90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016ce:	bf00      	nop
 80016d0:	bd80      	pop	{r7, pc}
	...

080016d4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016d8:	4802      	ldr	r0, [pc, #8]	@ (80016e4 <TIM2_IRQHandler+0x10>)
 80016da:	f008 f8ed 	bl	80098b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	20000748 	.word	0x20000748

080016e8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TRIAC_EXTI_Pin);
 80016ec:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80016f0:	f004 fa7a 	bl	8005be8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80016f4:	bf00      	nop
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80016fc:	4802      	ldr	r0, [pc, #8]	@ (8001708 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 80016fe:	f008 f8db 	bl	80098b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	20000790 	.word	0x20000790

0800170c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001710:	4802      	ldr	r0, [pc, #8]	@ (800171c <OTG_FS_IRQHandler+0x10>)
 8001712:	f004 fd3f 	bl	8006194 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	20000cb0 	.word	0x20000cb0

08001720 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b086      	sub	sp, #24
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001728:	4a14      	ldr	r2, [pc, #80]	@ (800177c <_sbrk+0x5c>)
 800172a:	4b15      	ldr	r3, [pc, #84]	@ (8001780 <_sbrk+0x60>)
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001734:	4b13      	ldr	r3, [pc, #76]	@ (8001784 <_sbrk+0x64>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d102      	bne.n	8001742 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800173c:	4b11      	ldr	r3, [pc, #68]	@ (8001784 <_sbrk+0x64>)
 800173e:	4a12      	ldr	r2, [pc, #72]	@ (8001788 <_sbrk+0x68>)
 8001740:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001742:	4b10      	ldr	r3, [pc, #64]	@ (8001784 <_sbrk+0x64>)
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4413      	add	r3, r2
 800174a:	693a      	ldr	r2, [r7, #16]
 800174c:	429a      	cmp	r2, r3
 800174e:	d207      	bcs.n	8001760 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001750:	f00c fa2a 	bl	800dba8 <__errno>
 8001754:	4603      	mov	r3, r0
 8001756:	220c      	movs	r2, #12
 8001758:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800175a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800175e:	e009      	b.n	8001774 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001760:	4b08      	ldr	r3, [pc, #32]	@ (8001784 <_sbrk+0x64>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001766:	4b07      	ldr	r3, [pc, #28]	@ (8001784 <_sbrk+0x64>)
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	4413      	add	r3, r2
 800176e:	4a05      	ldr	r2, [pc, #20]	@ (8001784 <_sbrk+0x64>)
 8001770:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001772:	68fb      	ldr	r3, [r7, #12]
}
 8001774:	4618      	mov	r0, r3
 8001776:	3718      	adds	r7, #24
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	20020000 	.word	0x20020000
 8001780:	00000400 	.word	0x00000400
 8001784:	200007d8 	.word	0x200007d8
 8001788:	200011d8 	.word	0x200011d8

0800178c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001790:	4b06      	ldr	r3, [pc, #24]	@ (80017ac <SystemInit+0x20>)
 8001792:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001796:	4a05      	ldr	r2, [pc, #20]	@ (80017ac <SystemInit+0x20>)
 8001798:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800179c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017a0:	bf00      	nop
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop
 80017ac:	e000ed00 	.word	0xe000ed00

080017b0 <lectureADC>:
#include "serviceBaseTemps.h"
#include "pilote_I2C.h"
#include "interface_ADC.h"

void lectureADC(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
	interfaceADC.valeurADC = lectureI2C_10bits(ADDR_ANALOGUE1);
 80017b4:	209a      	movs	r0, #154	@ 0x9a
 80017b6:	f000 fadd 	bl	8001d74 <lectureI2C_10bits>
 80017ba:	4603      	mov	r3, r0
 80017bc:	461a      	mov	r2, r3
 80017be:	4b02      	ldr	r3, [pc, #8]	@ (80017c8 <lectureADC+0x18>)
 80017c0:	805a      	strh	r2, [r3, #2]
}
 80017c2:	bf00      	nop
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	200007dc 	.word	0x200007dc

080017cc <interfaceADC_Init>:
//variables publiques
INTERFACE_ADC interfaceADC;

//fonctions publiques
void interfaceADC_Init(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
	interfaceADC.information = INFORMATION_TRAITEE;
 80017d0:	4b03      	ldr	r3, [pc, #12]	@ (80017e0 <interfaceADC_Init+0x14>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	701a      	strb	r2, [r3, #0]
}
 80017d6:	bf00      	nop
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr
 80017e0:	200007dc 	.word	0x200007dc

080017e4 <interfaceBtnBleu_gere>:
uint16_t compteurAntiRebond;



void interfaceBtnBleu_gere(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
	compteurAvantLecture++;
 80017e8:	4b22      	ldr	r3, [pc, #136]	@ (8001874 <interfaceBtnBleu_gere+0x90>)
 80017ea:	881b      	ldrh	r3, [r3, #0]
 80017ec:	3301      	adds	r3, #1
 80017ee:	b29a      	uxth	r2, r3
 80017f0:	4b20      	ldr	r3, [pc, #128]	@ (8001874 <interfaceBtnBleu_gere+0x90>)
 80017f2:	801a      	strh	r2, [r3, #0]
	if(compteurAvantLecture < COMPTE_MAX_AVANT_LECTURE)
 80017f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001874 <interfaceBtnBleu_gere+0x90>)
 80017f6:	881b      	ldrh	r3, [r3, #0]
 80017f8:	2b09      	cmp	r3, #9
 80017fa:	d931      	bls.n	8001860 <interfaceBtnBleu_gere+0x7c>
	{
		return;
	}
	compteurAvantLecture = 0;
 80017fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001874 <interfaceBtnBleu_gere+0x90>)
 80017fe:	2200      	movs	r2, #0
 8001800:	801a      	strh	r2, [r3, #0]
	if(pilote_BoutonBleu_Lire() == BOUTON_APPUYE)
 8001802:	f000 f9f3 	bl	8001bec <pilote_BoutonBleu_Lire>
 8001806:	4603      	mov	r3, r0
 8001808:	2b01      	cmp	r3, #1
 800180a:	d114      	bne.n	8001836 <interfaceBtnBleu_gere+0x52>
	{
		if(compteurAntiRebond == NOMBRE_MIN_LECTURE_PAR_DECISION)
 800180c:	4b1a      	ldr	r3, [pc, #104]	@ (8001878 <interfaceBtnBleu_gere+0x94>)
 800180e:	881b      	ldrh	r3, [r3, #0]
 8001810:	2b02      	cmp	r3, #2
 8001812:	d027      	beq.n	8001864 <interfaceBtnBleu_gere+0x80>
		{
			return;
		}
		compteurAntiRebond++;
 8001814:	4b18      	ldr	r3, [pc, #96]	@ (8001878 <interfaceBtnBleu_gere+0x94>)
 8001816:	881b      	ldrh	r3, [r3, #0]
 8001818:	3301      	adds	r3, #1
 800181a:	b29a      	uxth	r2, r3
 800181c:	4b16      	ldr	r3, [pc, #88]	@ (8001878 <interfaceBtnBleu_gere+0x94>)
 800181e:	801a      	strh	r2, [r3, #0]
		if(compteurAntiRebond < NOMBRE_MIN_LECTURE_PAR_DECISION)
 8001820:	4b15      	ldr	r3, [pc, #84]	@ (8001878 <interfaceBtnBleu_gere+0x94>)
 8001822:	881b      	ldrh	r3, [r3, #0]
 8001824:	2b01      	cmp	r3, #1
 8001826:	d91f      	bls.n	8001868 <interfaceBtnBleu_gere+0x84>
		{
			return;
		}
		interfaceBtnBleu.etatBouton = BOUTON_APPUYE;
 8001828:	4b14      	ldr	r3, [pc, #80]	@ (800187c <interfaceBtnBleu_gere+0x98>)
 800182a:	2201      	movs	r2, #1
 800182c:	701a      	strb	r2, [r3, #0]
		interfaceBtnBleu.information = INFORMATION_DISPONIBLE;
 800182e:	4b13      	ldr	r3, [pc, #76]	@ (800187c <interfaceBtnBleu_gere+0x98>)
 8001830:	2201      	movs	r2, #1
 8001832:	705a      	strb	r2, [r3, #1]
		return;
 8001834:	e01d      	b.n	8001872 <interfaceBtnBleu_gere+0x8e>
	}
	if(compteurAntiRebond == 0)
 8001836:	4b10      	ldr	r3, [pc, #64]	@ (8001878 <interfaceBtnBleu_gere+0x94>)
 8001838:	881b      	ldrh	r3, [r3, #0]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d016      	beq.n	800186c <interfaceBtnBleu_gere+0x88>
	{
		return;
	}
	compteurAntiRebond--;
 800183e:	4b0e      	ldr	r3, [pc, #56]	@ (8001878 <interfaceBtnBleu_gere+0x94>)
 8001840:	881b      	ldrh	r3, [r3, #0]
 8001842:	3b01      	subs	r3, #1
 8001844:	b29a      	uxth	r2, r3
 8001846:	4b0c      	ldr	r3, [pc, #48]	@ (8001878 <interfaceBtnBleu_gere+0x94>)
 8001848:	801a      	strh	r2, [r3, #0]
	if(compteurAntiRebond > 0)
 800184a:	4b0b      	ldr	r3, [pc, #44]	@ (8001878 <interfaceBtnBleu_gere+0x94>)
 800184c:	881b      	ldrh	r3, [r3, #0]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d10e      	bne.n	8001870 <interfaceBtnBleu_gere+0x8c>
	{
		return;
	}
	interfaceBtnBleu.etatBouton = BOUTON_RELACHE;
 8001852:	4b0a      	ldr	r3, [pc, #40]	@ (800187c <interfaceBtnBleu_gere+0x98>)
 8001854:	2200      	movs	r2, #0
 8001856:	701a      	strb	r2, [r3, #0]
	interfaceBtnBleu.information = INFORMATION_DISPONIBLE;
 8001858:	4b08      	ldr	r3, [pc, #32]	@ (800187c <interfaceBtnBleu_gere+0x98>)
 800185a:	2201      	movs	r2, #1
 800185c:	705a      	strb	r2, [r3, #1]
 800185e:	e008      	b.n	8001872 <interfaceBtnBleu_gere+0x8e>
		return;
 8001860:	bf00      	nop
 8001862:	e006      	b.n	8001872 <interfaceBtnBleu_gere+0x8e>
			return;
 8001864:	bf00      	nop
 8001866:	e004      	b.n	8001872 <interfaceBtnBleu_gere+0x8e>
			return;
 8001868:	bf00      	nop
 800186a:	e002      	b.n	8001872 <interfaceBtnBleu_gere+0x8e>
		return;
 800186c:	bf00      	nop
 800186e:	e000      	b.n	8001872 <interfaceBtnBleu_gere+0x8e>
		return;
 8001870:	bf00      	nop
}
 8001872:	bd80      	pop	{r7, pc}
 8001874:	200007e0 	.word	0x200007e0
 8001878:	200007e2 	.word	0x200007e2
 800187c:	200007e4 	.word	0x200007e4

08001880 <interface_BoutonBleuInit>:
//Variables publiques
INTERFACE_BTN_BLEU interfaceBtnBleu;

//Fonctions publiques
void interface_BoutonBleuInit()
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
	interfaceBtnBleu.information = INFORMATION_TRAITEE;
 8001884:	4b09      	ldr	r3, [pc, #36]	@ (80018ac <interface_BoutonBleuInit+0x2c>)
 8001886:	2200      	movs	r2, #0
 8001888:	705a      	strb	r2, [r3, #1]
	interfaceBtnBleu.etatBouton = BOUTON_INCONNU;
 800188a:	4b08      	ldr	r3, [pc, #32]	@ (80018ac <interface_BoutonBleuInit+0x2c>)
 800188c:	2202      	movs	r2, #2
 800188e:	701a      	strb	r2, [r3, #0]
	compteurAvantLecture = 0;
 8001890:	4b07      	ldr	r3, [pc, #28]	@ (80018b0 <interface_BoutonBleuInit+0x30>)
 8001892:	2200      	movs	r2, #0
 8001894:	801a      	strh	r2, [r3, #0]
	compteurAntiRebond = 1;
 8001896:	4b07      	ldr	r3, [pc, #28]	@ (80018b4 <interface_BoutonBleuInit+0x34>)
 8001898:	2201      	movs	r2, #1
 800189a:	801a      	strh	r2, [r3, #0]

	serviceBaseDeTemps_execute[INTERFACE_BTN_BLEU_PHASE] =
 800189c:	4b06      	ldr	r3, [pc, #24]	@ (80018b8 <interface_BoutonBleuInit+0x38>)
 800189e:	4a07      	ldr	r2, [pc, #28]	@ (80018bc <interface_BoutonBleuInit+0x3c>)
 80018a0:	611a      	str	r2, [r3, #16]
			interfaceBtnBleu_gere;
}
 80018a2:	bf00      	nop
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	200007e4 	.word	0x200007e4
 80018b0:	200007e0 	.word	0x200007e0
 80018b4:	200007e2 	.word	0x200007e2
 80018b8:	20000884 	.word	0x20000884
 80018bc:	080017e5 	.word	0x080017e5

080018c0 <allumerLED>:
#include "pilote_LED_J.h"
#include "pilote_LED_V.h"
#include "pilote_LED_R.h"

void allumerLED(uint8_t led)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	4603      	mov	r3, r0
 80018c8:	71fb      	strb	r3, [r7, #7]
	switch(led)
 80018ca:	79fb      	ldrb	r3, [r7, #7]
 80018cc:	2b03      	cmp	r3, #3
 80018ce:	d009      	beq.n	80018e4 <allumerLED+0x24>
 80018d0:	2b03      	cmp	r3, #3
 80018d2:	dc0d      	bgt.n	80018f0 <allumerLED+0x30>
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d002      	beq.n	80018de <allumerLED+0x1e>
 80018d8:	2b02      	cmp	r3, #2
 80018da:	d006      	beq.n	80018ea <allumerLED+0x2a>
		break;
	case LED_VERT:
		LEDVset();
		break;
	}
}
 80018dc:	e008      	b.n	80018f0 <allumerLED+0x30>
		LEDRset();
 80018de:	f000 faaf 	bl	8001e40 <LEDRset>
		break;
 80018e2:	e005      	b.n	80018f0 <allumerLED+0x30>
		LEDJset();
 80018e4:	f000 fa88 	bl	8001df8 <LEDJset>
		break;
 80018e8:	e002      	b.n	80018f0 <allumerLED+0x30>
		LEDVset();
 80018ea:	f000 facd 	bl	8001e88 <LEDVset>
		break;
 80018ee:	bf00      	nop
}
 80018f0:	bf00      	nop
 80018f2:	3708      	adds	r7, #8
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <eteindreLED>:

void eteindreLED(uint8_t led)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	4603      	mov	r3, r0
 8001900:	71fb      	strb	r3, [r7, #7]
	switch(led)
 8001902:	79fb      	ldrb	r3, [r7, #7]
 8001904:	2b03      	cmp	r3, #3
 8001906:	d009      	beq.n	800191c <eteindreLED+0x24>
 8001908:	2b03      	cmp	r3, #3
 800190a:	dc0d      	bgt.n	8001928 <eteindreLED+0x30>
 800190c:	2b01      	cmp	r3, #1
 800190e:	d002      	beq.n	8001916 <eteindreLED+0x1e>
 8001910:	2b02      	cmp	r3, #2
 8001912:	d006      	beq.n	8001922 <eteindreLED+0x2a>
		break;
	case LED_VERT:
		LEDVreset();
		break;
	}
}
 8001914:	e008      	b.n	8001928 <eteindreLED+0x30>
		LEDRreset();
 8001916:	f000 fa9f 	bl	8001e58 <LEDRreset>
		break;
 800191a:	e005      	b.n	8001928 <eteindreLED+0x30>
		LEDJreset();
 800191c:	f000 fa78 	bl	8001e10 <LEDJreset>
		break;
 8001920:	e002      	b.n	8001928 <eteindreLED+0x30>
		LEDVreset();
 8001922:	f000 fabd 	bl	8001ea0 <LEDVreset>
		break;
 8001926:	bf00      	nop
}
 8001928:	bf00      	nop
 800192a:	3708      	adds	r7, #8
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}

08001930 <clignoterLED>:

void clignoterLED(uint8_t led)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	4603      	mov	r3, r0
 8001938:	71fb      	strb	r3, [r7, #7]
	static uint8_t compteurLED = 0;

	compteurLED++;
 800193a:	4b12      	ldr	r3, [pc, #72]	@ (8001984 <clignoterLED+0x54>)
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	3301      	adds	r3, #1
 8001940:	b2da      	uxtb	r2, r3
 8001942:	4b10      	ldr	r3, [pc, #64]	@ (8001984 <clignoterLED+0x54>)
 8001944:	701a      	strb	r2, [r3, #0]

	if (compteurLED >= 50)
 8001946:	4b0f      	ldr	r3, [pc, #60]	@ (8001984 <clignoterLED+0x54>)
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	2b31      	cmp	r3, #49	@ 0x31
 800194c:	d915      	bls.n	800197a <clignoterLED+0x4a>
	{
		compteurLED = 0;
 800194e:	4b0d      	ldr	r3, [pc, #52]	@ (8001984 <clignoterLED+0x54>)
 8001950:	2200      	movs	r2, #0
 8001952:	701a      	strb	r2, [r3, #0]

		switch(led)
 8001954:	79fb      	ldrb	r3, [r7, #7]
 8001956:	2b03      	cmp	r3, #3
 8001958:	d009      	beq.n	800196e <clignoterLED+0x3e>
 800195a:	2b03      	cmp	r3, #3
 800195c:	dc0d      	bgt.n	800197a <clignoterLED+0x4a>
 800195e:	2b01      	cmp	r3, #1
 8001960:	d002      	beq.n	8001968 <clignoterLED+0x38>
 8001962:	2b02      	cmp	r3, #2
 8001964:	d006      	beq.n	8001974 <clignoterLED+0x44>
		case LED_VERT:
			LEDVtoggle();
			break;
		}
	}
}
 8001966:	e008      	b.n	800197a <clignoterLED+0x4a>
			LEDRtoggle();
 8001968:	f000 fa82 	bl	8001e70 <LEDRtoggle>
			break;
 800196c:	e005      	b.n	800197a <clignoterLED+0x4a>
			LEDJtoggle();
 800196e:	f000 fa5b 	bl	8001e28 <LEDJtoggle>
			break;
 8001972:	e002      	b.n	800197a <clignoterLED+0x4a>
			LEDVtoggle();
 8001974:	f000 faa0 	bl	8001eb8 <LEDVtoggle>
			break;
 8001978:	bf00      	nop
}
 800197a:	bf00      	nop
 800197c:	3708      	adds	r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	200007e6 	.word	0x200007e6

08001988 <controleMoteur>:
		{0,0,0,1},
		{1,0,0,1}
};

void controleMoteur(uint8_t ph1, uint8_t ph2, uint8_t ph3, uint8_t ph4)
{
 8001988:	b590      	push	{r4, r7, lr}
 800198a:	b083      	sub	sp, #12
 800198c:	af00      	add	r7, sp, #0
 800198e:	4604      	mov	r4, r0
 8001990:	4608      	mov	r0, r1
 8001992:	4611      	mov	r1, r2
 8001994:	461a      	mov	r2, r3
 8001996:	4623      	mov	r3, r4
 8001998:	71fb      	strb	r3, [r7, #7]
 800199a:	4603      	mov	r3, r0
 800199c:	71bb      	strb	r3, [r7, #6]
 800199e:	460b      	mov	r3, r1
 80019a0:	717b      	strb	r3, [r7, #5]
 80019a2:	4613      	mov	r3, r2
 80019a4:	713b      	strb	r3, [r7, #4]
	ph1 == 1 ? moteurPH1_set() : moteurPH1_reset();
 80019a6:	79fb      	ldrb	r3, [r7, #7]
 80019a8:	2b01      	cmp	r3, #1
 80019aa:	d102      	bne.n	80019b2 <controleMoteur+0x2a>
 80019ac:	f000 fa90 	bl	8001ed0 <moteurPH1_set>
 80019b0:	e001      	b.n	80019b6 <controleMoteur+0x2e>
 80019b2:	f000 fa99 	bl	8001ee8 <moteurPH1_reset>
	ph2 == 1 ? moteurPH2_set() : moteurPH2_reset();
 80019b6:	79bb      	ldrb	r3, [r7, #6]
 80019b8:	2b01      	cmp	r3, #1
 80019ba:	d102      	bne.n	80019c2 <controleMoteur+0x3a>
 80019bc:	f000 faa0 	bl	8001f00 <moteurPH2_set>
 80019c0:	e001      	b.n	80019c6 <controleMoteur+0x3e>
 80019c2:	f000 faa9 	bl	8001f18 <moteurPH2_reset>
	ph3 == 1 ? moteurPH3_set() : moteurPH3_reset();
 80019c6:	797b      	ldrb	r3, [r7, #5]
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d102      	bne.n	80019d2 <controleMoteur+0x4a>
 80019cc:	f000 fab0 	bl	8001f30 <moteurPH3_set>
 80019d0:	e001      	b.n	80019d6 <controleMoteur+0x4e>
 80019d2:	f000 fab9 	bl	8001f48 <moteurPH3_reset>
	ph4 == 1 ? moteurPH4_set() : moteurPH4_reset();
 80019d6:	793b      	ldrb	r3, [r7, #4]
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d102      	bne.n	80019e2 <controleMoteur+0x5a>
 80019dc:	f000 fac0 	bl	8001f60 <moteurPH4_set>
}
 80019e0:	e001      	b.n	80019e6 <controleMoteur+0x5e>
	ph4 == 1 ? moteurPH4_set() : moteurPH4_reset();
 80019e2:	f000 fac9 	bl	8001f78 <moteurPH4_reset>
}
 80019e6:	bf00      	nop
 80019e8:	370c      	adds	r7, #12
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd90      	pop	{r4, r7, pc}
	...

080019f0 <gere_Moteur>:

void gere_Moteur(void)
{
 80019f0:	b598      	push	{r3, r4, r7, lr}
 80019f2:	af00      	add	r7, sp, #0
	static int8_t step_index = 0;

	if (interfaceMoteur.requete != REQUETE_ACTIVE)
 80019f4:	4b2f      	ldr	r3, [pc, #188]	@ (8001ab4 <gere_Moteur+0xc4>)
 80019f6:	789b      	ldrb	r3, [r3, #2]
 80019f8:	2b01      	cmp	r3, #1
 80019fa:	d158      	bne.n	8001aae <gere_Moteur+0xbe>
	{
		return;
	}

	compteurMoteur++;
 80019fc:	4b2e      	ldr	r3, [pc, #184]	@ (8001ab8 <gere_Moteur+0xc8>)
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	3301      	adds	r3, #1
 8001a02:	b2da      	uxtb	r2, r3
 8001a04:	4b2c      	ldr	r3, [pc, #176]	@ (8001ab8 <gere_Moteur+0xc8>)
 8001a06:	701a      	strb	r2, [r3, #0]

	if (compteurMoteur >= interfaceMoteur.vitesseMoteur)
 8001a08:	4b2a      	ldr	r3, [pc, #168]	@ (8001ab4 <gere_Moteur+0xc4>)
 8001a0a:	785a      	ldrb	r2, [r3, #1]
 8001a0c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ab8 <gere_Moteur+0xc8>)
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d84d      	bhi.n	8001ab0 <gere_Moteur+0xc0>
	{
		interfaceMoteur.nombre_steps--;
 8001a14:	4b27      	ldr	r3, [pc, #156]	@ (8001ab4 <gere_Moteur+0xc4>)
 8001a16:	889b      	ldrh	r3, [r3, #4]
 8001a18:	3b01      	subs	r3, #1
 8001a1a:	b29a      	uxth	r2, r3
 8001a1c:	4b25      	ldr	r3, [pc, #148]	@ (8001ab4 <gere_Moteur+0xc4>)
 8001a1e:	809a      	strh	r2, [r3, #4]

		if (interfaceMoteur.nombre_steps == 0)
 8001a20:	4b24      	ldr	r3, [pc, #144]	@ (8001ab4 <gere_Moteur+0xc4>)
 8001a22:	889b      	ldrh	r3, [r3, #4]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d103      	bne.n	8001a30 <gere_Moteur+0x40>
		{
			interfaceMoteur.requete = REQUETE_TRAITEE;
 8001a28:	4b22      	ldr	r3, [pc, #136]	@ (8001ab4 <gere_Moteur+0xc4>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	709a      	strb	r2, [r3, #2]
			return;
 8001a2e:	e03f      	b.n	8001ab0 <gere_Moteur+0xc0>
		}

		compteurMoteur = 0;
 8001a30:	4b21      	ldr	r3, [pc, #132]	@ (8001ab8 <gere_Moteur+0xc8>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	701a      	strb	r2, [r3, #0]

		step_index += interfaceMoteur.directionMoteur;
 8001a36:	4b1f      	ldr	r3, [pc, #124]	@ (8001ab4 <gere_Moteur+0xc4>)
 8001a38:	f993 3000 	ldrsb.w	r3, [r3]
 8001a3c:	b2da      	uxtb	r2, r3
 8001a3e:	4b1f      	ldr	r3, [pc, #124]	@ (8001abc <gere_Moteur+0xcc>)
 8001a40:	f993 3000 	ldrsb.w	r3, [r3]
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	4413      	add	r3, r2
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	b25a      	sxtb	r2, r3
 8001a4c:	4b1b      	ldr	r3, [pc, #108]	@ (8001abc <gere_Moteur+0xcc>)
 8001a4e:	701a      	strb	r2, [r3, #0]

		if(step_index > 7) { step_index = 0; }
 8001a50:	4b1a      	ldr	r3, [pc, #104]	@ (8001abc <gere_Moteur+0xcc>)
 8001a52:	f993 3000 	ldrsb.w	r3, [r3]
 8001a56:	2b07      	cmp	r3, #7
 8001a58:	dd02      	ble.n	8001a60 <gere_Moteur+0x70>
 8001a5a:	4b18      	ldr	r3, [pc, #96]	@ (8001abc <gere_Moteur+0xcc>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	701a      	strb	r2, [r3, #0]
		if(step_index < 0) { step_index = 7; }
 8001a60:	4b16      	ldr	r3, [pc, #88]	@ (8001abc <gere_Moteur+0xcc>)
 8001a62:	f993 3000 	ldrsb.w	r3, [r3]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	da02      	bge.n	8001a70 <gere_Moteur+0x80>
 8001a6a:	4b14      	ldr	r3, [pc, #80]	@ (8001abc <gere_Moteur+0xcc>)
 8001a6c:	2207      	movs	r2, #7
 8001a6e:	701a      	strb	r2, [r3, #0]

		controleMoteur(
 8001a70:	4b12      	ldr	r3, [pc, #72]	@ (8001abc <gere_Moteur+0xcc>)
 8001a72:	f993 3000 	ldrsb.w	r3, [r3]
 8001a76:	461a      	mov	r2, r3
 8001a78:	4b11      	ldr	r3, [pc, #68]	@ (8001ac0 <gere_Moteur+0xd0>)
 8001a7a:	f813 0022 	ldrb.w	r0, [r3, r2, lsl #2]
 8001a7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001abc <gere_Moteur+0xcc>)
 8001a80:	f993 3000 	ldrsb.w	r3, [r3]
 8001a84:	4a0e      	ldr	r2, [pc, #56]	@ (8001ac0 <gere_Moteur+0xd0>)
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	4413      	add	r3, r2
 8001a8a:	7859      	ldrb	r1, [r3, #1]
 8001a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8001abc <gere_Moteur+0xcc>)
 8001a8e:	f993 3000 	ldrsb.w	r3, [r3]
 8001a92:	4a0b      	ldr	r2, [pc, #44]	@ (8001ac0 <gere_Moteur+0xd0>)
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	4413      	add	r3, r2
 8001a98:	789a      	ldrb	r2, [r3, #2]
 8001a9a:	4b08      	ldr	r3, [pc, #32]	@ (8001abc <gere_Moteur+0xcc>)
 8001a9c:	f993 3000 	ldrsb.w	r3, [r3]
 8001aa0:	4c07      	ldr	r4, [pc, #28]	@ (8001ac0 <gere_Moteur+0xd0>)
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	4423      	add	r3, r4
 8001aa6:	78db      	ldrb	r3, [r3, #3]
 8001aa8:	f7ff ff6e 	bl	8001988 <controleMoteur>
 8001aac:	e000      	b.n	8001ab0 <gere_Moteur+0xc0>
		return;
 8001aae:	bf00      	nop
				sequence_halfstep[step_index][0],
				sequence_halfstep[step_index][1],
				sequence_halfstep[step_index][2],
				sequence_halfstep[step_index][3]);
	}
}
 8001ab0:	bd98      	pop	{r3, r4, r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	200007e8 	.word	0x200007e8
 8001ab8:	200007e7 	.word	0x200007e7
 8001abc:	200007ee 	.word	0x200007ee
 8001ac0:	20000558 	.word	0x20000558

08001ac4 <interfaceMoteur_Init>:

INTERFACE_MOTEUR interfaceMoteur;

void interfaceMoteur_Init(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
	moteurPH1_reset();
 8001ac8:	f000 fa0e 	bl	8001ee8 <moteurPH1_reset>
	moteurPH2_reset();
 8001acc:	f000 fa24 	bl	8001f18 <moteurPH2_reset>
	moteurPH3_reset();
 8001ad0:	f000 fa3a 	bl	8001f48 <moteurPH3_reset>
	moteurPH4_reset();
 8001ad4:	f000 fa50 	bl	8001f78 <moteurPH4_reset>


	interfaceMoteur.requete = REQUETE_ACTIVE;
 8001ad8:	4b0a      	ldr	r3, [pc, #40]	@ (8001b04 <interfaceMoteur_Init+0x40>)
 8001ada:	2201      	movs	r2, #1
 8001adc:	709a      	strb	r2, [r3, #2]
	interfaceMoteur.directionMoteur = MONTER;
 8001ade:	4b09      	ldr	r3, [pc, #36]	@ (8001b04 <interfaceMoteur_Init+0x40>)
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	701a      	strb	r2, [r3, #0]
	interfaceMoteur.vitesseMoteur = VITESSE_RAPIDE;
 8001ae4:	4b07      	ldr	r3, [pc, #28]	@ (8001b04 <interfaceMoteur_Init+0x40>)
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	705a      	strb	r2, [r3, #1]
	compteurMoteur = 0;
 8001aea:	4b07      	ldr	r3, [pc, #28]	@ (8001b08 <interfaceMoteur_Init+0x44>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	701a      	strb	r2, [r3, #0]
	interfaceMoteur.nombre_steps = STEPS_LONGUEUR_TOTALE;
 8001af0:	4b04      	ldr	r3, [pc, #16]	@ (8001b04 <interfaceMoteur_Init+0x40>)
 8001af2:	f240 42f6 	movw	r2, #1270	@ 0x4f6
 8001af6:	809a      	strh	r2, [r3, #4]
	serviceBaseDeTemps_execute[MOTEUR_PHASE] = gere_Moteur;
 8001af8:	4b04      	ldr	r3, [pc, #16]	@ (8001b0c <interfaceMoteur_Init+0x48>)
 8001afa:	4a05      	ldr	r2, [pc, #20]	@ (8001b10 <interfaceMoteur_Init+0x4c>)
 8001afc:	615a      	str	r2, [r3, #20]
}
 8001afe:	bf00      	nop
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	200007e8 	.word	0x200007e8
 8001b08:	200007e7 	.word	0x200007e7
 8001b0c:	20000884 	.word	0x20000884
 8001b10:	080019f1 	.word	0x080019f1

08001b14 <reverseByte>:
#include "interface_PCF8574.h"

uint8_t reverseByte(uint8_t x);

uint8_t reverseByte(uint8_t x)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b085      	sub	sp, #20
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	71fb      	strb	r3, [r7, #7]
    uint8_t r = 0;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 8; i++)
 8001b22:	2300      	movs	r3, #0
 8001b24:	60bb      	str	r3, [r7, #8]
 8001b26:	e012      	b.n	8001b4e <reverseByte+0x3a>
    {
        r <<= 1;
 8001b28:	7bfb      	ldrb	r3, [r7, #15]
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	73fb      	strb	r3, [r7, #15]
        r |= (x & 1);
 8001b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b32:	f003 0301 	and.w	r3, r3, #1
 8001b36:	b25a      	sxtb	r2, r3
 8001b38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	b25b      	sxtb	r3, r3
 8001b40:	73fb      	strb	r3, [r7, #15]
        x >>= 1;
 8001b42:	79fb      	ldrb	r3, [r7, #7]
 8001b44:	085b      	lsrs	r3, r3, #1
 8001b46:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++)
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	3301      	adds	r3, #1
 8001b4c:	60bb      	str	r3, [r7, #8]
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	2b07      	cmp	r3, #7
 8001b52:	dde9      	ble.n	8001b28 <reverseByte+0x14>
    }
    return r;
 8001b54:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3714      	adds	r7, #20
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
	...

08001b64 <lectureEntrees>:

void lectureEntrees(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
	interfacePCF8574.entreesCarte1 = lectureI2C(ADDR_ENTREE_CARTE1);
 8001b68:	2070      	movs	r0, #112	@ 0x70
 8001b6a:	f000 f8e7 	bl	8001d3c <lectureI2C>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	461a      	mov	r2, r3
 8001b72:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba4 <lectureEntrees+0x40>)
 8001b74:	709a      	strb	r2, [r3, #2]
	interfacePCF8574.entreesCarte2 = reverseByte(~lectureI2C(ADDR_ENTREE_CARTE2));
 8001b76:	2074      	movs	r0, #116	@ 0x74
 8001b78:	f000 f8e0 	bl	8001d3c <lectureI2C>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	43db      	mvns	r3, r3
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7ff ffc6 	bl	8001b14 <reverseByte>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	4b05      	ldr	r3, [pc, #20]	@ (8001ba4 <lectureEntrees+0x40>)
 8001b8e:	70da      	strb	r2, [r3, #3]
	interfacePCF8574.entreesCarte3 = ~lectureI2C(ADDR_ENTREE_CARTE3);
 8001b90:	2076      	movs	r0, #118	@ 0x76
 8001b92:	f000 f8d3 	bl	8001d3c <lectureI2C>
 8001b96:	4603      	mov	r3, r0
 8001b98:	43db      	mvns	r3, r3
 8001b9a:	b2da      	uxtb	r2, r3
 8001b9c:	4b01      	ldr	r3, [pc, #4]	@ (8001ba4 <lectureEntrees+0x40>)
 8001b9e:	711a      	strb	r2, [r3, #4]
}
 8001ba0:	bf00      	nop
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	200007f0 	.word	0x200007f0

08001ba8 <ecritureSorties>:

void ecritureSorties(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
	ecritureI2C(ADDR_SORTIE_CARTE1, interfacePCF8574.sortiesCarte1);
 8001bac:	4b06      	ldr	r3, [pc, #24]	@ (8001bc8 <ecritureSorties+0x20>)
 8001bae:	795b      	ldrb	r3, [r3, #5]
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	2078      	movs	r0, #120	@ 0x78
 8001bb4:	f000 f908 	bl	8001dc8 <ecritureI2C>
	ecritureI2C(ADDR_SORTIE_CARTE2, interfacePCF8574.sortiesCarte2);
 8001bb8:	4b03      	ldr	r3, [pc, #12]	@ (8001bc8 <ecritureSorties+0x20>)
 8001bba:	799b      	ldrb	r3, [r3, #6]
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	207a      	movs	r0, #122	@ 0x7a
 8001bc0:	f000 f902 	bl	8001dc8 <ecritureI2C>
}
 8001bc4:	bf00      	nop
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	200007f0 	.word	0x200007f0

08001bcc <interfacePCF8574_init>:
//variables publiques
INTERFACE_PCF8574 interfacePCF8574;

//fonctions publiques
void interfacePCF8574_init(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
	interfacePCF8574.information = INFORMATION_TRAITEE;
 8001bd0:	4b05      	ldr	r3, [pc, #20]	@ (8001be8 <interfacePCF8574_init+0x1c>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	701a      	strb	r2, [r3, #0]
	interfacePCF8574.requete = REQUETE_ACTIVE;
 8001bd6:	4b04      	ldr	r3, [pc, #16]	@ (8001be8 <interfacePCF8574_init+0x1c>)
 8001bd8:	2201      	movs	r2, #1
 8001bda:	705a      	strb	r2, [r3, #1]
}
 8001bdc:	bf00      	nop
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	200007f0 	.word	0x200007f0

08001bec <pilote_BoutonBleu_Lire>:
#include "main.h"
#include "pilote_BoutonBleu.h"

//Fonctions publiques
uint8_t pilote_BoutonBleu_Lire(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(BTN_BLEU_GPIO_Port, BTN_BLEU_Pin) == GPIO_PIN_SET)
 8001bf0:	2101      	movs	r1, #1
 8001bf2:	4805      	ldr	r0, [pc, #20]	@ (8001c08 <pilote_BoutonBleu_Lire+0x1c>)
 8001bf4:	f003 ffac 	bl	8005b50 <HAL_GPIO_ReadPin>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d101      	bne.n	8001c02 <pilote_BoutonBleu_Lire+0x16>
	{
		return BOUTON_APPUYE;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e000      	b.n	8001c04 <pilote_BoutonBleu_Lire+0x18>
	}
	else
	{
		return BOUTON_RELACHE;
 8001c02:	2300      	movs	r3, #0
	}
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40020000 	.word	0x40020000

08001c0c <piloteCAN1_messageDisponible>:
//Definitions de fonctions publiques:
// pas de definitions publiques

//Fonctions publiques:
unsigned int piloteCAN1_messageDisponible(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  return HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_FILTER_FIFO0);
 8001c10:	2100      	movs	r1, #0
 8001c12:	4803      	ldr	r0, [pc, #12]	@ (8001c20 <piloteCAN1_messageDisponible+0x14>)
 8001c14:	f003 fcc5 	bl	80055a2 <HAL_CAN_GetRxFifoFillLevel>
 8001c18:	4603      	mov	r3, r0
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	200006cc 	.word	0x200006cc

08001c24 <piloteCAN1_messageTransmis>:

unsigned int piloteCAN1_messageTransmis(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  return HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 8001c28:	4802      	ldr	r0, [pc, #8]	@ (8001c34 <piloteCAN1_messageTransmis+0x10>)
 8001c2a:	f003 fb63 	bl	80052f4 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001c2e:	4603      	mov	r3, r0
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	200006cc 	.word	0x200006cc

08001c38 <piloteCAN1_litUnMessageRecu>:

unsigned char piloteCAN1_litUnMessageRecu(unsigned char *DonneesRecues)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  if (HAL_CAN_GetRxMessage(&hcan1, CAN_FILTER_FIFO0,
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	4a07      	ldr	r2, [pc, #28]	@ (8001c60 <piloteCAN1_litUnMessageRecu+0x28>)
 8001c44:	2100      	movs	r1, #0
 8001c46:	4807      	ldr	r0, [pc, #28]	@ (8001c64 <piloteCAN1_litUnMessageRecu+0x2c>)
 8001c48:	f003 fb89 	bl	800535e <HAL_CAN_GetRxMessage>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <piloteCAN1_litUnMessageRecu+0x1e>
                           &piloteCAN1_reception, DonneesRecues) != HAL_OK)
  {
    return PILOTECAN1_PAS_DISPONIBLE;
 8001c52:	2300      	movs	r3, #0
 8001c54:	e000      	b.n	8001c58 <piloteCAN1_litUnMessageRecu+0x20>
  }
  return PILOTECAN1_DISPONIBLE;
 8001c56:	2301      	movs	r3, #1
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3708      	adds	r7, #8
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	200007f8 	.word	0x200007f8
 8001c64:	200006cc 	.word	0x200006cc

08001c68 <piloteCAN1_transmetDesDonnes>:

unsigned int piloteCAN1_transmetDesDonnes(unsigned int Identification11Bits,
                                          unsigned char *Donnees,
                                          unsigned char Nombre)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b084      	sub	sp, #16
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	60f8      	str	r0, [r7, #12]
 8001c70:	60b9      	str	r1, [r7, #8]
 8001c72:	4613      	mov	r3, r2
 8001c74:	71fb      	strb	r3, [r7, #7]
  piloteCAN1_transmission.StdId = Identification11Bits; // << 5;
 8001c76:	4a0b      	ldr	r2, [pc, #44]	@ (8001ca4 <piloteCAN1_transmetDesDonnes+0x3c>)
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	6013      	str	r3, [r2, #0]
  piloteCAN1_transmission.DLC = Nombre;
 8001c7c:	79fb      	ldrb	r3, [r7, #7]
 8001c7e:	4a09      	ldr	r2, [pc, #36]	@ (8001ca4 <piloteCAN1_transmetDesDonnes+0x3c>)
 8001c80:	6113      	str	r3, [r2, #16]
  if (HAL_CAN_AddTxMessage(&hcan1, &piloteCAN1_transmission,
 8001c82:	4b09      	ldr	r3, [pc, #36]	@ (8001ca8 <piloteCAN1_transmetDesDonnes+0x40>)
 8001c84:	68ba      	ldr	r2, [r7, #8]
 8001c86:	4907      	ldr	r1, [pc, #28]	@ (8001ca4 <piloteCAN1_transmetDesDonnes+0x3c>)
 8001c88:	4808      	ldr	r0, [pc, #32]	@ (8001cac <piloteCAN1_transmetDesDonnes+0x44>)
 8001c8a:	f003 fa63 	bl	8005154 <HAL_CAN_AddTxMessage>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <piloteCAN1_transmetDesDonnes+0x30>
                           Donnees, &piloteCAN1_CasierPostal) != HAL_OK)
  {
    return PILOTECAN1_PAS_TRANSMIS;
 8001c94:	2301      	movs	r3, #1
 8001c96:	e000      	b.n	8001c9a <piloteCAN1_transmetDesDonnes+0x32>
  }
  return PILOTECAN1_TRANSMIS;
 8001c98:	2300      	movs	r3, #0
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3710      	adds	r7, #16
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	20000814 	.word	0x20000814
 8001ca8:	20000854 	.word	0x20000854
 8001cac:	200006cc 	.word	0x200006cc

08001cb0 <piloteCAN1_initialise>:

unsigned int piloteCAN1_initialise(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  piloteCAN1_transmission.ExtId = 0;
 8001cb4:	4b1e      	ldr	r3, [pc, #120]	@ (8001d30 <piloteCAN1_initialise+0x80>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	605a      	str	r2, [r3, #4]
  piloteCAN1_transmission.IDE = CAN_ID_STD;
 8001cba:	4b1d      	ldr	r3, [pc, #116]	@ (8001d30 <piloteCAN1_initialise+0x80>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	609a      	str	r2, [r3, #8]
  piloteCAN1_transmission.RTR = CAN_RTR_DATA;
 8001cc0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d30 <piloteCAN1_initialise+0x80>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	60da      	str	r2, [r3, #12]
  piloteCAN1_transmission.TransmitGlobalTime = DISABLE;
 8001cc6:	4b1a      	ldr	r3, [pc, #104]	@ (8001d30 <piloteCAN1_initialise+0x80>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	751a      	strb	r2, [r3, #20]

  piloteCAN1_filtre.FilterIdHigh = PILOTECAN1_IDENTIFICATION_EN_RECEPTION ;// << 5;
 8001ccc:	4b19      	ldr	r3, [pc, #100]	@ (8001d34 <piloteCAN1_initialise+0x84>)
 8001cce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cd2:	601a      	str	r2, [r3, #0]
  piloteCAN1_filtre.FilterIdLow = 0x0;
 8001cd4:	4b17      	ldr	r3, [pc, #92]	@ (8001d34 <piloteCAN1_initialise+0x84>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	605a      	str	r2, [r3, #4]
  piloteCAN1_filtre.FilterMaskIdHigh = PILOTECAN1_MASQUE_11_BITS_EN_RECEPTION ;//<< 21;
 8001cda:	4b16      	ldr	r3, [pc, #88]	@ (8001d34 <piloteCAN1_initialise+0x84>)
 8001cdc:	f44f 427f 	mov.w	r2, #65280	@ 0xff00
 8001ce0:	609a      	str	r2, [r3, #8]
  piloteCAN1_filtre.FilterMaskIdLow = 0x0;
 8001ce2:	4b14      	ldr	r3, [pc, #80]	@ (8001d34 <piloteCAN1_initialise+0x84>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	60da      	str	r2, [r3, #12]
  piloteCAN1_filtre.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001ce8:	4b12      	ldr	r3, [pc, #72]	@ (8001d34 <piloteCAN1_initialise+0x84>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	611a      	str	r2, [r3, #16]
  piloteCAN1_filtre.FilterBank = 13;
 8001cee:	4b11      	ldr	r3, [pc, #68]	@ (8001d34 <piloteCAN1_initialise+0x84>)
 8001cf0:	220d      	movs	r2, #13
 8001cf2:	615a      	str	r2, [r3, #20]
  piloteCAN1_filtre.FilterMode = CAN_FILTERMODE_IDMASK;
 8001cf4:	4b0f      	ldr	r3, [pc, #60]	@ (8001d34 <piloteCAN1_initialise+0x84>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	619a      	str	r2, [r3, #24]
  piloteCAN1_filtre.FilterScale = CAN_FILTERSCALE_32BIT;
 8001cfa:	4b0e      	ldr	r3, [pc, #56]	@ (8001d34 <piloteCAN1_initialise+0x84>)
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	61da      	str	r2, [r3, #28]
  piloteCAN1_filtre.FilterActivation = ENABLE;
 8001d00:	4b0c      	ldr	r3, [pc, #48]	@ (8001d34 <piloteCAN1_initialise+0x84>)
 8001d02:	2201      	movs	r2, #1
 8001d04:	621a      	str	r2, [r3, #32]
  if (HAL_CAN_ConfigFilter(&hcan1, &piloteCAN1_filtre) != HAL_OK)
 8001d06:	490b      	ldr	r1, [pc, #44]	@ (8001d34 <piloteCAN1_initialise+0x84>)
 8001d08:	480b      	ldr	r0, [pc, #44]	@ (8001d38 <piloteCAN1_initialise+0x88>)
 8001d0a:	f003 f901 	bl	8004f10 <HAL_CAN_ConfigFilter>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <piloteCAN1_initialise+0x68>
  {
    return PILOTECAN1_ERREUR;
 8001d14:	2301      	movs	r3, #1
 8001d16:	e008      	b.n	8001d2a <piloteCAN1_initialise+0x7a>
//    return PILOTECAN1_ERREUR;
//  }
//#endif


  if (HAL_CAN_Start(&hcan1) != HAL_OK)
 8001d18:	4807      	ldr	r0, [pc, #28]	@ (8001d38 <piloteCAN1_initialise+0x88>)
 8001d1a:	f003 f9d7 	bl	80050cc <HAL_CAN_Start>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d001      	beq.n	8001d28 <piloteCAN1_initialise+0x78>
  {
    return PILOTECAN1_ERREUR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e000      	b.n	8001d2a <piloteCAN1_initialise+0x7a>
  }
  return PILOTECAN1_PAS_D_ERREUR;
 8001d28:	2300      	movs	r3, #0
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	20000814 	.word	0x20000814
 8001d34:	2000082c 	.word	0x2000082c
 8001d38:	200006cc 	.word	0x200006cc

08001d3c <lectureI2C>:

extern I2C_HandleTypeDef hi2c1;


uint8_t lectureI2C(uint8_t adresse)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b086      	sub	sp, #24
 8001d40:	af02      	add	r7, sp, #8
 8001d42:	4603      	mov	r3, r0
 8001d44:	71fb      	strb	r3, [r7, #7]
	uint8_t temp;

	if(HAL_I2C_Master_Receive(&hi2c1, adresse, &temp, 1, 1) == HAL_OK)
 8001d46:	79fb      	ldrb	r3, [r7, #7]
 8001d48:	b299      	uxth	r1, r3
 8001d4a:	f107 020f 	add.w	r2, r7, #15
 8001d4e:	2301      	movs	r3, #1
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	2301      	movs	r3, #1
 8001d54:	4806      	ldr	r0, [pc, #24]	@ (8001d70 <lectureI2C+0x34>)
 8001d56:	f006 fab3 	bl	80082c0 <HAL_I2C_Master_Receive>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d101      	bne.n	8001d64 <lectureI2C+0x28>
	{
		return temp;
 8001d60:	7bfb      	ldrb	r3, [r7, #15]
 8001d62:	e000      	b.n	8001d66 <lectureI2C+0x2a>
	}
	return 0;
 8001d64:	2300      	movs	r3, #0
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3710      	adds	r7, #16
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	200006f4 	.word	0x200006f4

08001d74 <lectureI2C_10bits>:

uint16_t lectureI2C_10bits(uint8_t adresse)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b086      	sub	sp, #24
 8001d78:	af02      	add	r7, sp, #8
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	71fb      	strb	r3, [r7, #7]
	uint8_t buffer[2];
	uint16_t temp;

	if(HAL_I2C_Master_Receive(&hi2c1, adresse, buffer, 2, 1) == HAL_OK)
 8001d7e:	79fb      	ldrb	r3, [r7, #7]
 8001d80:	b299      	uxth	r1, r3
 8001d82:	f107 020c 	add.w	r2, r7, #12
 8001d86:	2301      	movs	r3, #1
 8001d88:	9300      	str	r3, [sp, #0]
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	480d      	ldr	r0, [pc, #52]	@ (8001dc4 <lectureI2C_10bits+0x50>)
 8001d8e:	f006 fa97 	bl	80082c0 <HAL_I2C_Master_Receive>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d10f      	bne.n	8001db8 <lectureI2C_10bits+0x44>
	{
		// Byte 1: [0 0 0 0 D9 D8 D7 D6]
		// Byte 2: [D5 D4 D3 D2 D1 D0 X X]
		temp = ((buffer[0] & 0x0F) << 6) | (buffer[1] >> 2);
 8001d98:	7b3b      	ldrb	r3, [r7, #12]
 8001d9a:	b21b      	sxth	r3, r3
 8001d9c:	019b      	lsls	r3, r3, #6
 8001d9e:	b21b      	sxth	r3, r3
 8001da0:	f403 7370 	and.w	r3, r3, #960	@ 0x3c0
 8001da4:	b21a      	sxth	r2, r3
 8001da6:	7b7b      	ldrb	r3, [r7, #13]
 8001da8:	089b      	lsrs	r3, r3, #2
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	b21b      	sxth	r3, r3
 8001dae:	4313      	orrs	r3, r2
 8001db0:	b21b      	sxth	r3, r3
 8001db2:	81fb      	strh	r3, [r7, #14]
		return temp;
 8001db4:	89fb      	ldrh	r3, [r7, #14]
 8001db6:	e000      	b.n	8001dba <lectureI2C_10bits+0x46>
	}
	return 0;
 8001db8:	2300      	movs	r3, #0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3710      	adds	r7, #16
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	200006f4 	.word	0x200006f4

08001dc8 <ecritureI2C>:

void ecritureI2C(uint8_t adresse, uint8_t data)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af02      	add	r7, sp, #8
 8001dce:	4603      	mov	r3, r0
 8001dd0:	460a      	mov	r2, r1
 8001dd2:	71fb      	strb	r3, [r7, #7]
 8001dd4:	4613      	mov	r3, r2
 8001dd6:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adresse, &data, 1, 1);
 8001dd8:	79fb      	ldrb	r3, [r7, #7]
 8001dda:	b299      	uxth	r1, r3
 8001ddc:	1dba      	adds	r2, r7, #6
 8001dde:	2301      	movs	r3, #1
 8001de0:	9300      	str	r3, [sp, #0]
 8001de2:	2301      	movs	r3, #1
 8001de4:	4803      	ldr	r0, [pc, #12]	@ (8001df4 <ecritureI2C+0x2c>)
 8001de6:	f006 f96d 	bl	80080c4 <HAL_I2C_Master_Transmit>
}
 8001dea:	bf00      	nop
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	200006f4 	.word	0x200006f4

08001df8 <LEDJset>:
#include "main.h"
#include "pilote_LED_J.h"


void LEDJset(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_J_GPIO_Port, LED_J_Pin, GPIO_PIN_SET);
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e02:	4802      	ldr	r0, [pc, #8]	@ (8001e0c <LEDJset+0x14>)
 8001e04:	f003 febc 	bl	8005b80 <HAL_GPIO_WritePin>
}
 8001e08:	bf00      	nop
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	40020000 	.word	0x40020000

08001e10 <LEDJreset>:

void LEDJreset(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_J_GPIO_Port, LED_J_Pin, GPIO_PIN_RESET);
 8001e14:	2200      	movs	r2, #0
 8001e16:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e1a:	4802      	ldr	r0, [pc, #8]	@ (8001e24 <LEDJreset+0x14>)
 8001e1c:	f003 feb0 	bl	8005b80 <HAL_GPIO_WritePin>
}
 8001e20:	bf00      	nop
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	40020000 	.word	0x40020000

08001e28 <LEDJtoggle>:

void LEDJtoggle(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_J_GPIO_Port, LED_J_Pin);
 8001e2c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e30:	4802      	ldr	r0, [pc, #8]	@ (8001e3c <LEDJtoggle+0x14>)
 8001e32:	f003 febe 	bl	8005bb2 <HAL_GPIO_TogglePin>
}
 8001e36:	bf00      	nop
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	40020000 	.word	0x40020000

08001e40 <LEDRset>:
#include "main.h"
#include "pilote_LED_R.h"


void LEDRset(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_SET);
 8001e44:	2201      	movs	r2, #1
 8001e46:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001e4a:	4802      	ldr	r0, [pc, #8]	@ (8001e54 <LEDRset+0x14>)
 8001e4c:	f003 fe98 	bl	8005b80 <HAL_GPIO_WritePin>
}
 8001e50:	bf00      	nop
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	40020000 	.word	0x40020000

08001e58 <LEDRreset>:

void LEDRreset(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001e62:	4802      	ldr	r0, [pc, #8]	@ (8001e6c <LEDRreset+0x14>)
 8001e64:	f003 fe8c 	bl	8005b80 <HAL_GPIO_WritePin>
}
 8001e68:	bf00      	nop
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	40020000 	.word	0x40020000

08001e70 <LEDRtoggle>:

void LEDRtoggle(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
 8001e74:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001e78:	4802      	ldr	r0, [pc, #8]	@ (8001e84 <LEDRtoggle+0x14>)
 8001e7a:	f003 fe9a 	bl	8005bb2 <HAL_GPIO_TogglePin>
}
 8001e7e:	bf00      	nop
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	40020000 	.word	0x40020000

08001e88 <LEDVset>:
#include "main.h"
#include "pilote_LED_V.h"


void LEDVset(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_V_GPIO_Port, LED_V_Pin, GPIO_PIN_SET);
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e92:	4802      	ldr	r0, [pc, #8]	@ (8001e9c <LEDVset+0x14>)
 8001e94:	f003 fe74 	bl	8005b80 <HAL_GPIO_WritePin>
}
 8001e98:	bf00      	nop
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	40020800 	.word	0x40020800

08001ea0 <LEDVreset>:

void LEDVreset(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_V_GPIO_Port, LED_V_Pin, GPIO_PIN_RESET);
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001eaa:	4802      	ldr	r0, [pc, #8]	@ (8001eb4 <LEDVreset+0x14>)
 8001eac:	f003 fe68 	bl	8005b80 <HAL_GPIO_WritePin>
}
 8001eb0:	bf00      	nop
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	40020800 	.word	0x40020800

08001eb8 <LEDVtoggle>:

void LEDVtoggle(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_V_GPIO_Port, LED_V_Pin);
 8001ebc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ec0:	4802      	ldr	r0, [pc, #8]	@ (8001ecc <LEDVtoggle+0x14>)
 8001ec2:	f003 fe76 	bl	8005bb2 <HAL_GPIO_TogglePin>
}
 8001ec6:	bf00      	nop
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	40020800 	.word	0x40020800

08001ed0 <moteurPH1_set>:
 */
#include "main.h"
#include "pilote_MoteurPH1.h"

void moteurPH1_set(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_1_GPIO_Port, PHASE_1_Pin, GPIO_PIN_SET);
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	4802      	ldr	r0, [pc, #8]	@ (8001ee4 <moteurPH1_set+0x14>)
 8001eda:	f003 fe51 	bl	8005b80 <HAL_GPIO_WritePin>
}
 8001ede:	bf00      	nop
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	40021000 	.word	0x40021000

08001ee8 <moteurPH1_reset>:

void moteurPH1_reset(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_1_GPIO_Port, PHASE_1_Pin, GPIO_PIN_RESET);
 8001eec:	2200      	movs	r2, #0
 8001eee:	2101      	movs	r1, #1
 8001ef0:	4802      	ldr	r0, [pc, #8]	@ (8001efc <moteurPH1_reset+0x14>)
 8001ef2:	f003 fe45 	bl	8005b80 <HAL_GPIO_WritePin>
}
 8001ef6:	bf00      	nop
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	40021000 	.word	0x40021000

08001f00 <moteurPH2_set>:
 */
#include "main.h"
#include "pilote_MoteurPH2.h"

void moteurPH2_set(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_2_GPIO_Port, PHASE_2_Pin, GPIO_PIN_SET);
 8001f04:	2201      	movs	r2, #1
 8001f06:	2140      	movs	r1, #64	@ 0x40
 8001f08:	4802      	ldr	r0, [pc, #8]	@ (8001f14 <moteurPH2_set+0x14>)
 8001f0a:	f003 fe39 	bl	8005b80 <HAL_GPIO_WritePin>
}
 8001f0e:	bf00      	nop
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	40020000 	.word	0x40020000

08001f18 <moteurPH2_reset>:

void moteurPH2_reset(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_2_GPIO_Port, PHASE_2_Pin, GPIO_PIN_RESET);
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	2140      	movs	r1, #64	@ 0x40
 8001f20:	4802      	ldr	r0, [pc, #8]	@ (8001f2c <moteurPH2_reset+0x14>)
 8001f22:	f003 fe2d 	bl	8005b80 <HAL_GPIO_WritePin>
}
 8001f26:	bf00      	nop
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	40020000 	.word	0x40020000

08001f30 <moteurPH3_set>:
 */
#include "main.h"
#include "pilote_MoteurPH3.h"

void moteurPH3_set(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_3_GPIO_Port, PHASE_3_Pin, GPIO_PIN_SET);
 8001f34:	2201      	movs	r2, #1
 8001f36:	2180      	movs	r1, #128	@ 0x80
 8001f38:	4802      	ldr	r0, [pc, #8]	@ (8001f44 <moteurPH3_set+0x14>)
 8001f3a:	f003 fe21 	bl	8005b80 <HAL_GPIO_WritePin>
}
 8001f3e:	bf00      	nop
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	40020000 	.word	0x40020000

08001f48 <moteurPH3_reset>:

void moteurPH3_reset(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_3_GPIO_Port, PHASE_3_Pin, GPIO_PIN_RESET);
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	2180      	movs	r1, #128	@ 0x80
 8001f50:	4802      	ldr	r0, [pc, #8]	@ (8001f5c <moteurPH3_reset+0x14>)
 8001f52:	f003 fe15 	bl	8005b80 <HAL_GPIO_WritePin>
}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	40020000 	.word	0x40020000

08001f60 <moteurPH4_set>:
 */
#include "main.h"
#include "pilote_MoteurPH4.h"

void moteurPH4_set(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_4_GPIO_Port, PHASE_4_Pin, GPIO_PIN_SET);
 8001f64:	2201      	movs	r2, #1
 8001f66:	2120      	movs	r1, #32
 8001f68:	4802      	ldr	r0, [pc, #8]	@ (8001f74 <moteurPH4_set+0x14>)
 8001f6a:	f003 fe09 	bl	8005b80 <HAL_GPIO_WritePin>
}
 8001f6e:	bf00      	nop
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	40020000 	.word	0x40020000

08001f78 <moteurPH4_reset>:

void moteurPH4_reset(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_4_GPIO_Port, PHASE_4_Pin, GPIO_PIN_RESET);
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	2120      	movs	r1, #32
 8001f80:	4802      	ldr	r0, [pc, #8]	@ (8001f8c <moteurPH4_reset+0x14>)
 8001f82:	f003 fdfd 	bl	8005b80 <HAL_GPIO_WritePin>
}
 8001f86:	bf00      	nop
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	40020000 	.word	0x40020000

08001f90 <HAL_TIM_PeriodElapsedCallback>:
//Definitions de variables publiques:
void (*piloteTimer14_execute)(void);

//Definitions de fonctions publiques:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  if(htim == &htim14)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4a08      	ldr	r2, [pc, #32]	@ (8001fbc <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d102      	bne.n	8001fa6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
	  piloteTimer14_execute();
 8001fa0:	4b07      	ldr	r3, [pc, #28]	@ (8001fc0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4798      	blx	r3
  }
  if(htim == &htim2)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a06      	ldr	r2, [pc, #24]	@ (8001fc4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d101      	bne.n	8001fb2 <HAL_TIM_PeriodElapsedCallback+0x22>
  {
	  serviceTriac_ITTimer7();
 8001fae:	f002 fdb5 	bl	8004b1c <serviceTriac_ITTimer7>
	  //Timer pour detection passage par zero
	  //mettre compteur a 0 lors de passage a zero pour compter 100us
  }
}
 8001fb2:	bf00      	nop
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	20000790 	.word	0x20000790
 8001fc0:	20000858 	.word	0x20000858
 8001fc4:	20000748 	.word	0x20000748

08001fc8 <piloteTimer14_permetLesInterruptions>:

void piloteTimer14_permetLesInterruptions(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  HAL_TIM_Base_Start_IT(&htim14);
 8001fcc:	4802      	ldr	r0, [pc, #8]	@ (8001fd8 <piloteTimer14_permetLesInterruptions+0x10>)
 8001fce:	f007 fc03 	bl	80097d8 <HAL_TIM_Base_Start_IT>
}
 8001fd2:	bf00      	nop
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	20000790 	.word	0x20000790

08001fdc <piloteTimer2_permetLesInterruptions>:
{
	HAL_TIM_Base_Stop_IT(&htim14);
}

void piloteTimer2_permetLesInterruptions(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  HAL_TIM_Base_Start_IT(&htim2);
 8001fe0:	4802      	ldr	r0, [pc, #8]	@ (8001fec <piloteTimer2_permetLesInterruptions+0x10>)
 8001fe2:	f007 fbf9 	bl	80097d8 <HAL_TIM_Base_Start_IT>
}
 8001fe6:	bf00      	nop
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	20000748 	.word	0x20000748

08001ff0 <piloteTimers_initialise>:

void piloteTimers_initialise(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  piloteTimer14_execute = doNothing;
 8001ff4:	4b03      	ldr	r3, [pc, #12]	@ (8002004 <piloteTimers_initialise+0x14>)
 8001ff6:	4a04      	ldr	r2, [pc, #16]	@ (8002008 <piloteTimers_initialise+0x18>)
 8001ff8:	601a      	str	r2, [r3, #0]
}
 8001ffa:	bf00      	nop
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr
 8002004:	20000858 	.word	0x20000858
 8002008:	08000f81 	.word	0x08000f81

0800200c <HAL_GPIO_EXTI_Callback>:
#include "pilote_Timers.h"



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	4603      	mov	r3, r0
 8002014:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == TRIAC_EXTI_Pin)
	{

	}
}
 8002016:	bf00      	nop
 8002018:	370c      	adds	r7, #12
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
	...

08002024 <piloteTriac_setCTRL>:


void piloteTriac_setCTRL(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TRIAC_CTRL_GPIO_Port, TRIAC_CTRL_Pin, GPIO_PIN_SET);
 8002028:	2201      	movs	r2, #1
 800202a:	2140      	movs	r1, #64	@ 0x40
 800202c:	4802      	ldr	r0, [pc, #8]	@ (8002038 <piloteTriac_setCTRL+0x14>)
 800202e:	f003 fda7 	bl	8005b80 <HAL_GPIO_WritePin>
}
 8002032:	bf00      	nop
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	40021000 	.word	0x40021000

0800203c <piloteTriac_resetCTRL>:

void piloteTriac_resetCTRL(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TRIAC_CTRL_GPIO_Port, TRIAC_CTRL_Pin, GPIO_PIN_RESET);
 8002040:	2200      	movs	r2, #0
 8002042:	2140      	movs	r1, #64	@ 0x40
 8002044:	4802      	ldr	r0, [pc, #8]	@ (8002050 <piloteTriac_resetCTRL+0x14>)
 8002046:	f003 fd9b 	bl	8005b80 <HAL_GPIO_WritePin>
}
 800204a:	bf00      	nop
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	40021000 	.word	0x40021000

08002054 <processusTriac_initialise>:

/**
 * @brief  Initialisation du processus triac
 */
void processusTriac_initialise(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
    processusTriac_niveau = 0;
 8002058:	4b09      	ldr	r3, [pc, #36]	@ (8002080 <processusTriac_initialise+0x2c>)
 800205a:	2200      	movs	r2, #0
 800205c:	701a      	strb	r2, [r3, #0]
    processusTriac_montee = 1;
 800205e:	4b09      	ldr	r3, [pc, #36]	@ (8002084 <processusTriac_initialise+0x30>)
 8002060:	2201      	movs	r2, #1
 8002062:	701a      	strb	r2, [r3, #0]
    processusTriac_actif = 0;
 8002064:	4b08      	ldr	r3, [pc, #32]	@ (8002088 <processusTriac_initialise+0x34>)
 8002066:	2200      	movs	r2, #0
 8002068:	701a      	strb	r2, [r3, #0]
    
    serviceTriac_fixeNiveau(0);
 800206a:	2000      	movs	r0, #0
 800206c:	f002 fd20 	bl	8004ab0 <serviceTriac_fixeNiveau>
    processusTriac_demarre();
 8002070:	f000 f810 	bl	8002094 <processusTriac_demarre>
    serviceBaseDeTemps_execute[TRIAC_PHASE] = processusTriac_gere;
 8002074:	4b05      	ldr	r3, [pc, #20]	@ (800208c <processusTriac_initialise+0x38>)
 8002076:	4a06      	ldr	r2, [pc, #24]	@ (8002090 <processusTriac_initialise+0x3c>)
 8002078:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800207a:	bf00      	nop
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	2000085c 	.word	0x2000085c
 8002084:	20000578 	.word	0x20000578
 8002088:	2000085d 	.word	0x2000085d
 800208c:	20000884 	.word	0x20000884
 8002090:	080020ad 	.word	0x080020ad

08002094 <processusTriac_demarre>:

/**
 * @brief  Dï¿½marre le processus
 */
void processusTriac_demarre(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0
    processusTriac_actif = 1;
 8002098:	4b03      	ldr	r3, [pc, #12]	@ (80020a8 <processusTriac_demarre+0x14>)
 800209a:	2201      	movs	r2, #1
 800209c:	701a      	strb	r2, [r3, #0]
    serviceTriac_active();
 800209e:	f002 fcfb 	bl	8004a98 <serviceTriac_active>
}
 80020a2:	bf00      	nop
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	2000085d 	.word	0x2000085d

080020ac <processusTriac_gere>:
/**
 * @brief  Gestion du processus - Appelï¿½ pï¿½riodiquement par serviceBaseDeTemps
 *         Incrï¿½mente/dï¿½crï¿½mente progressivement le niveau (montï¿½e/descente)
 */
void processusTriac_gere(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
    static unsigned int compteurMs = 0;
    
    if (!processusTriac_actif)
 80020b0:	4b24      	ldr	r3, [pc, #144]	@ (8002144 <processusTriac_gere+0x98>)
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d041      	beq.n	800213c <processusTriac_gere+0x90>
        return;
    }
    
    // Timer6Up ï¿½ 2000Hz = appelï¿½ toutes les 0.5ms
    // Compteur pour atteindre le dï¿½lai souhaitï¿½
    if (++compteurMs < (PROCESSUSTRIAC_DELAI_MS_PAR_ETAPE * 2))
 80020b8:	4b23      	ldr	r3, [pc, #140]	@ (8002148 <processusTriac_gere+0x9c>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	3301      	adds	r3, #1
 80020be:	4a22      	ldr	r2, [pc, #136]	@ (8002148 <processusTriac_gere+0x9c>)
 80020c0:	6013      	str	r3, [r2, #0]
 80020c2:	4b21      	ldr	r3, [pc, #132]	@ (8002148 <processusTriac_gere+0x9c>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	2b4f      	cmp	r3, #79	@ 0x4f
 80020c8:	d93a      	bls.n	8002140 <processusTriac_gere+0x94>
    {
        return;
    }
    compteurMs = 0;
 80020ca:	4b1f      	ldr	r3, [pc, #124]	@ (8002148 <processusTriac_gere+0x9c>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
    
    // Montï¿½e ou descente
    if (processusTriac_montee)
 80020d0:	4b1e      	ldr	r3, [pc, #120]	@ (800214c <processusTriac_gere+0xa0>)
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d015      	beq.n	8002104 <processusTriac_gere+0x58>
    {
        // Phase de montï¿½e
        if (processusTriac_niveau < PROCESSUSTRIAC_NIVEAU_MAX)
 80020d8:	4b1d      	ldr	r3, [pc, #116]	@ (8002150 <processusTriac_gere+0xa4>)
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	2b5d      	cmp	r3, #93	@ 0x5d
 80020de:	d80d      	bhi.n	80020fc <processusTriac_gere+0x50>
        {
            processusTriac_niveau += PROCESSUSTRIAC_INCREMENT;
 80020e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002150 <processusTriac_gere+0xa4>)
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	3301      	adds	r3, #1
 80020e6:	b2da      	uxtb	r2, r3
 80020e8:	4b19      	ldr	r3, [pc, #100]	@ (8002150 <processusTriac_gere+0xa4>)
 80020ea:	701a      	strb	r2, [r3, #0]
            if (processusTriac_niveau > PROCESSUSTRIAC_NIVEAU_MAX)
 80020ec:	4b18      	ldr	r3, [pc, #96]	@ (8002150 <processusTriac_gere+0xa4>)
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	2b5e      	cmp	r3, #94	@ 0x5e
 80020f2:	d91d      	bls.n	8002130 <processusTriac_gere+0x84>
            {
                processusTriac_niveau = PROCESSUSTRIAC_NIVEAU_MAX;
 80020f4:	4b16      	ldr	r3, [pc, #88]	@ (8002150 <processusTriac_gere+0xa4>)
 80020f6:	225e      	movs	r2, #94	@ 0x5e
 80020f8:	701a      	strb	r2, [r3, #0]
 80020fa:	e019      	b.n	8002130 <processusTriac_gere+0x84>
            }
        }
        else
        {
            // Atteint le max, passer en descente
            processusTriac_montee = 0;
 80020fc:	4b13      	ldr	r3, [pc, #76]	@ (800214c <processusTriac_gere+0xa0>)
 80020fe:	2200      	movs	r2, #0
 8002100:	701a      	strb	r2, [r3, #0]
 8002102:	e015      	b.n	8002130 <processusTriac_gere+0x84>
        }
    }
    else
    {
        // Phase de descente
        if (processusTriac_niveau > 0)
 8002104:	4b12      	ldr	r3, [pc, #72]	@ (8002150 <processusTriac_gere+0xa4>)
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d00e      	beq.n	800212a <processusTriac_gere+0x7e>
        {
            if (processusTriac_niveau >= PROCESSUSTRIAC_INCREMENT)
 800210c:	4b10      	ldr	r3, [pc, #64]	@ (8002150 <processusTriac_gere+0xa4>)
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d006      	beq.n	8002122 <processusTriac_gere+0x76>
            {
                processusTriac_niveau -= PROCESSUSTRIAC_INCREMENT;
 8002114:	4b0e      	ldr	r3, [pc, #56]	@ (8002150 <processusTriac_gere+0xa4>)
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	3b01      	subs	r3, #1
 800211a:	b2da      	uxtb	r2, r3
 800211c:	4b0c      	ldr	r3, [pc, #48]	@ (8002150 <processusTriac_gere+0xa4>)
 800211e:	701a      	strb	r2, [r3, #0]
 8002120:	e006      	b.n	8002130 <processusTriac_gere+0x84>
            }
            else
            {
                processusTriac_niveau = 0;
 8002122:	4b0b      	ldr	r3, [pc, #44]	@ (8002150 <processusTriac_gere+0xa4>)
 8002124:	2200      	movs	r2, #0
 8002126:	701a      	strb	r2, [r3, #0]
 8002128:	e002      	b.n	8002130 <processusTriac_gere+0x84>
            }
        }
        else
        {
            // Atteint le min, repasser en montï¿½e
            processusTriac_montee = 1;
 800212a:	4b08      	ldr	r3, [pc, #32]	@ (800214c <processusTriac_gere+0xa0>)
 800212c:	2201      	movs	r2, #1
 800212e:	701a      	strb	r2, [r3, #0]
        }
    }
    
    // Appliquer le nouveau niveau
    serviceTriac_fixeNiveau(processusTriac_niveau);
 8002130:	4b07      	ldr	r3, [pc, #28]	@ (8002150 <processusTriac_gere+0xa4>)
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	4618      	mov	r0, r3
 8002136:	f002 fcbb 	bl	8004ab0 <serviceTriac_fixeNiveau>
 800213a:	e002      	b.n	8002142 <processusTriac_gere+0x96>
        return;
 800213c:	bf00      	nop
 800213e:	e000      	b.n	8002142 <processusTriac_gere+0x96>
        return;
 8002140:	bf00      	nop
}
 8002142:	bd80      	pop	{r7, pc}
 8002144:	2000085d 	.word	0x2000085d
 8002148:	20000860 	.word	0x20000860
 800214c:	20000578 	.word	0x20000578
 8002150:	2000085c 	.word	0x2000085c

08002154 <processusCentreTransmettreArret>:
uint8_t processusCentreReceptionArret(void);
uint8_t processusCentreReceptionErreur(void);
uint8_t processusCentreReceptionPosition(void);

void processusCentreTransmettreArret(void)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
	serviceCan637.idATransmettre = CAN_ID_ARRET;
 800215a:	4b0f      	ldr	r3, [pc, #60]	@ (8002198 <processusCentreTransmettreArret+0x44>)
 800215c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002160:	615a      	str	r2, [r3, #20]
	for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8002162:	2300      	movs	r3, #0
 8002164:	71fb      	strb	r3, [r7, #7]
 8002166:	e007      	b.n	8002178 <processusCentreTransmettreArret+0x24>
	{
	  serviceCan637.octetsATransmettre[i] = '0';
 8002168:	79fb      	ldrb	r3, [r7, #7]
 800216a:	4a0b      	ldr	r2, [pc, #44]	@ (8002198 <processusCentreTransmettreArret+0x44>)
 800216c:	4413      	add	r3, r2
 800216e:	2230      	movs	r2, #48	@ 0x30
 8002170:	731a      	strb	r2, [r3, #12]
	for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8002172:	79fb      	ldrb	r3, [r7, #7]
 8002174:	3301      	adds	r3, #1
 8002176:	71fb      	strb	r3, [r7, #7]
 8002178:	79fb      	ldrb	r3, [r7, #7]
 800217a:	2b07      	cmp	r3, #7
 800217c:	d9f4      	bls.n	8002168 <processusCentreTransmettreArret+0x14>
	}
	serviceCan637.nombreATransmettre = SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM;
 800217e:	4b06      	ldr	r3, [pc, #24]	@ (8002198 <processusCentreTransmettreArret+0x44>)
 8002180:	2208      	movs	r2, #8
 8002182:	72da      	strb	r2, [r3, #11]
	serviceCan637.requete = REQUETE_ACTIVE;
 8002184:	4b04      	ldr	r3, [pc, #16]	@ (8002198 <processusCentreTransmettreArret+0x44>)
 8002186:	2201      	movs	r2, #1
 8002188:	729a      	strb	r2, [r3, #10]
}
 800218a:	bf00      	nop
 800218c:	370c      	adds	r7, #12
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr
 8002196:	bf00      	nop
 8002198:	200008ac 	.word	0x200008ac

0800219c <processusCentreTransmettreDepart>:

void processusCentreTransmettreDepart(void)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
	serviceCan637.idATransmettre = CAN_ID_DEPART;
 80021a2:	4b0f      	ldr	r3, [pc, #60]	@ (80021e0 <processusCentreTransmettreDepart+0x44>)
 80021a4:	f240 1201 	movw	r2, #257	@ 0x101
 80021a8:	615a      	str	r2, [r3, #20]
	for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 80021aa:	2300      	movs	r3, #0
 80021ac:	71fb      	strb	r3, [r7, #7]
 80021ae:	e007      	b.n	80021c0 <processusCentreTransmettreDepart+0x24>
	{
	  serviceCan637.octetsATransmettre[i] = '1';
 80021b0:	79fb      	ldrb	r3, [r7, #7]
 80021b2:	4a0b      	ldr	r2, [pc, #44]	@ (80021e0 <processusCentreTransmettreDepart+0x44>)
 80021b4:	4413      	add	r3, r2
 80021b6:	2231      	movs	r2, #49	@ 0x31
 80021b8:	731a      	strb	r2, [r3, #12]
	for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 80021ba:	79fb      	ldrb	r3, [r7, #7]
 80021bc:	3301      	adds	r3, #1
 80021be:	71fb      	strb	r3, [r7, #7]
 80021c0:	79fb      	ldrb	r3, [r7, #7]
 80021c2:	2b07      	cmp	r3, #7
 80021c4:	d9f4      	bls.n	80021b0 <processusCentreTransmettreDepart+0x14>
	}
	serviceCan637.nombreATransmettre = SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM;
 80021c6:	4b06      	ldr	r3, [pc, #24]	@ (80021e0 <processusCentreTransmettreDepart+0x44>)
 80021c8:	2208      	movs	r2, #8
 80021ca:	72da      	strb	r2, [r3, #11]
	serviceCan637.requete = REQUETE_ACTIVE;
 80021cc:	4b04      	ldr	r3, [pc, #16]	@ (80021e0 <processusCentreTransmettreDepart+0x44>)
 80021ce:	2201      	movs	r2, #1
 80021d0:	729a      	strb	r2, [r3, #10]
}
 80021d2:	bf00      	nop
 80021d4:	370c      	adds	r7, #12
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	200008ac 	.word	0x200008ac

080021e4 <processusCentreTransmettreCouleur>:

void processusCentreTransmettreCouleur(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b083      	sub	sp, #12
 80021e8:	af00      	add	r7, sp, #0
	serviceCan637.idATransmettre = CAN_ID_COULEUR;
 80021ea:	4b24      	ldr	r3, [pc, #144]	@ (800227c <processusCentreTransmettreCouleur+0x98>)
 80021ec:	f240 1203 	movw	r2, #259	@ 0x103
 80021f0:	615a      	str	r2, [r3, #20]
	switch(centreDeTri.couleurBloc)
 80021f2:	4b23      	ldr	r3, [pc, #140]	@ (8002280 <processusCentreTransmettreCouleur+0x9c>)
 80021f4:	78db      	ldrb	r3, [r3, #3]
 80021f6:	2b03      	cmp	r3, #3
 80021f8:	d024      	beq.n	8002244 <processusCentreTransmettreCouleur+0x60>
 80021fa:	2b03      	cmp	r3, #3
 80021fc:	dc31      	bgt.n	8002262 <processusCentreTransmettreCouleur+0x7e>
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d002      	beq.n	8002208 <processusCentreTransmettreCouleur+0x24>
 8002202:	2b02      	cmp	r3, #2
 8002204:	d00f      	beq.n	8002226 <processusCentreTransmettreCouleur+0x42>
 8002206:	e02c      	b.n	8002262 <processusCentreTransmettreCouleur+0x7e>
	{
	case BLOC_NOIR:
		for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8002208:	2300      	movs	r3, #0
 800220a:	71fb      	strb	r3, [r7, #7]
 800220c:	e007      	b.n	800221e <processusCentreTransmettreCouleur+0x3a>
		{
		  serviceCan637.octetsATransmettre[i] = 'N';
 800220e:	79fb      	ldrb	r3, [r7, #7]
 8002210:	4a1a      	ldr	r2, [pc, #104]	@ (800227c <processusCentreTransmettreCouleur+0x98>)
 8002212:	4413      	add	r3, r2
 8002214:	224e      	movs	r2, #78	@ 0x4e
 8002216:	731a      	strb	r2, [r3, #12]
		for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8002218:	79fb      	ldrb	r3, [r7, #7]
 800221a:	3301      	adds	r3, #1
 800221c:	71fb      	strb	r3, [r7, #7]
 800221e:	79fb      	ldrb	r3, [r7, #7]
 8002220:	2b07      	cmp	r3, #7
 8002222:	d9f4      	bls.n	800220e <processusCentreTransmettreCouleur+0x2a>
		}
		break;
 8002224:	e01d      	b.n	8002262 <processusCentreTransmettreCouleur+0x7e>
	case BLOC_ORANGE:
		for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8002226:	2300      	movs	r3, #0
 8002228:	71bb      	strb	r3, [r7, #6]
 800222a:	e007      	b.n	800223c <processusCentreTransmettreCouleur+0x58>
		{
		  serviceCan637.octetsATransmettre[i] = 'O';
 800222c:	79bb      	ldrb	r3, [r7, #6]
 800222e:	4a13      	ldr	r2, [pc, #76]	@ (800227c <processusCentreTransmettreCouleur+0x98>)
 8002230:	4413      	add	r3, r2
 8002232:	224f      	movs	r2, #79	@ 0x4f
 8002234:	731a      	strb	r2, [r3, #12]
		for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8002236:	79bb      	ldrb	r3, [r7, #6]
 8002238:	3301      	adds	r3, #1
 800223a:	71bb      	strb	r3, [r7, #6]
 800223c:	79bb      	ldrb	r3, [r7, #6]
 800223e:	2b07      	cmp	r3, #7
 8002240:	d9f4      	bls.n	800222c <processusCentreTransmettreCouleur+0x48>
		}
		break;
 8002242:	e00e      	b.n	8002262 <processusCentreTransmettreCouleur+0x7e>
	case BLOC_METAL:
		for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8002244:	2300      	movs	r3, #0
 8002246:	717b      	strb	r3, [r7, #5]
 8002248:	e007      	b.n	800225a <processusCentreTransmettreCouleur+0x76>
		{
		  serviceCan637.octetsATransmettre[i] = 'M';
 800224a:	797b      	ldrb	r3, [r7, #5]
 800224c:	4a0b      	ldr	r2, [pc, #44]	@ (800227c <processusCentreTransmettreCouleur+0x98>)
 800224e:	4413      	add	r3, r2
 8002250:	224d      	movs	r2, #77	@ 0x4d
 8002252:	731a      	strb	r2, [r3, #12]
		for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8002254:	797b      	ldrb	r3, [r7, #5]
 8002256:	3301      	adds	r3, #1
 8002258:	717b      	strb	r3, [r7, #5]
 800225a:	797b      	ldrb	r3, [r7, #5]
 800225c:	2b07      	cmp	r3, #7
 800225e:	d9f4      	bls.n	800224a <processusCentreTransmettreCouleur+0x66>
		}
		break;
 8002260:	bf00      	nop
	}
	serviceCan637.nombreATransmettre = SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM;
 8002262:	4b06      	ldr	r3, [pc, #24]	@ (800227c <processusCentreTransmettreCouleur+0x98>)
 8002264:	2208      	movs	r2, #8
 8002266:	72da      	strb	r2, [r3, #11]
	serviceCan637.requete = REQUETE_ACTIVE;
 8002268:	4b04      	ldr	r3, [pc, #16]	@ (800227c <processusCentreTransmettreCouleur+0x98>)
 800226a:	2201      	movs	r2, #1
 800226c:	729a      	strb	r2, [r3, #10]
}
 800226e:	bf00      	nop
 8002270:	370c      	adds	r7, #12
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop
 800227c:	200008ac 	.word	0x200008ac
 8002280:	20000868 	.word	0x20000868

08002284 <processusCentreTransmettreEtat>:

void processusCentreTransmettreEtat(void)
{
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
	serviceCan637.idATransmettre = CAN_ID_ETAT;
 800228a:	4b23      	ldr	r3, [pc, #140]	@ (8002318 <processusCentreTransmettreEtat+0x94>)
 800228c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002290:	615a      	str	r2, [r3, #20]

	if (centreDeTri.couleurBloc != BLOC_NOIR)
 8002292:	4b22      	ldr	r3, [pc, #136]	@ (800231c <processusCentreTransmettreEtat+0x98>)
 8002294:	78db      	ldrb	r3, [r3, #3]
 8002296:	2b01      	cmp	r3, #1
 8002298:	d024      	beq.n	80022e4 <processusCentreTransmettreEtat+0x60>
	{
		switch(centreDeTri.mode)
 800229a:	4b20      	ldr	r3, [pc, #128]	@ (800231c <processusCentreTransmettreEtat+0x98>)
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d002      	beq.n	80022a8 <processusCentreTransmettreEtat+0x24>
 80022a2:	2b03      	cmp	r3, #3
 80022a4:	d00f      	beq.n	80022c6 <processusCentreTransmettreEtat+0x42>
 80022a6:	e02b      	b.n	8002300 <processusCentreTransmettreEtat+0x7c>
		{
		case ATTENTE:
			for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 80022a8:	2300      	movs	r3, #0
 80022aa:	71fb      	strb	r3, [r7, #7]
 80022ac:	e007      	b.n	80022be <processusCentreTransmettreEtat+0x3a>
			{
			  serviceCan637.octetsATransmettre[i] = 'F';
 80022ae:	79fb      	ldrb	r3, [r7, #7]
 80022b0:	4a19      	ldr	r2, [pc, #100]	@ (8002318 <processusCentreTransmettreEtat+0x94>)
 80022b2:	4413      	add	r3, r2
 80022b4:	2246      	movs	r2, #70	@ 0x46
 80022b6:	731a      	strb	r2, [r3, #12]
			for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 80022b8:	79fb      	ldrb	r3, [r7, #7]
 80022ba:	3301      	adds	r3, #1
 80022bc:	71fb      	strb	r3, [r7, #7]
 80022be:	79fb      	ldrb	r3, [r7, #7]
 80022c0:	2b07      	cmp	r3, #7
 80022c2:	d9f4      	bls.n	80022ae <processusCentreTransmettreEtat+0x2a>
			}
			break;
 80022c4:	e01c      	b.n	8002300 <processusCentreTransmettreEtat+0x7c>
		case OPERATION:
			for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 80022c6:	2300      	movs	r3, #0
 80022c8:	71bb      	strb	r3, [r7, #6]
 80022ca:	e007      	b.n	80022dc <processusCentreTransmettreEtat+0x58>
			{
			  serviceCan637.octetsATransmettre[i] = 'E';
 80022cc:	79bb      	ldrb	r3, [r7, #6]
 80022ce:	4a12      	ldr	r2, [pc, #72]	@ (8002318 <processusCentreTransmettreEtat+0x94>)
 80022d0:	4413      	add	r3, r2
 80022d2:	2245      	movs	r2, #69	@ 0x45
 80022d4:	731a      	strb	r2, [r3, #12]
			for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 80022d6:	79bb      	ldrb	r3, [r7, #6]
 80022d8:	3301      	adds	r3, #1
 80022da:	71bb      	strb	r3, [r7, #6]
 80022dc:	79bb      	ldrb	r3, [r7, #6]
 80022de:	2b07      	cmp	r3, #7
 80022e0:	d9f4      	bls.n	80022cc <processusCentreTransmettreEtat+0x48>
			}
			break;
 80022e2:	e00d      	b.n	8002300 <processusCentreTransmettreEtat+0x7c>
		}
	}
	else
	{
		for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 80022e4:	2300      	movs	r3, #0
 80022e6:	717b      	strb	r3, [r7, #5]
 80022e8:	e007      	b.n	80022fa <processusCentreTransmettreEtat+0x76>
		{
		  serviceCan637.octetsATransmettre[i] = 'R';
 80022ea:	797b      	ldrb	r3, [r7, #5]
 80022ec:	4a0a      	ldr	r2, [pc, #40]	@ (8002318 <processusCentreTransmettreEtat+0x94>)
 80022ee:	4413      	add	r3, r2
 80022f0:	2252      	movs	r2, #82	@ 0x52
 80022f2:	731a      	strb	r2, [r3, #12]
		for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 80022f4:	797b      	ldrb	r3, [r7, #5]
 80022f6:	3301      	adds	r3, #1
 80022f8:	717b      	strb	r3, [r7, #5]
 80022fa:	797b      	ldrb	r3, [r7, #5]
 80022fc:	2b07      	cmp	r3, #7
 80022fe:	d9f4      	bls.n	80022ea <processusCentreTransmettreEtat+0x66>
		}
	}
	serviceCan637.nombreATransmettre = SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM;
 8002300:	4b05      	ldr	r3, [pc, #20]	@ (8002318 <processusCentreTransmettreEtat+0x94>)
 8002302:	2208      	movs	r2, #8
 8002304:	72da      	strb	r2, [r3, #11]
	serviceCan637.requete = REQUETE_ACTIVE;
 8002306:	4b04      	ldr	r3, [pc, #16]	@ (8002318 <processusCentreTransmettreEtat+0x94>)
 8002308:	2201      	movs	r2, #1
 800230a:	729a      	strb	r2, [r3, #10]
}
 800230c:	bf00      	nop
 800230e:	370c      	adds	r7, #12
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr
 8002318:	200008ac 	.word	0x200008ac
 800231c:	20000868 	.word	0x20000868

08002320 <processusCentreTransmettreErreur>:

void processusCentreTransmettreErreur(void)
{
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
	serviceCan637.idATransmettre = CAN_ID_ERREUR;
 8002326:	4b12      	ldr	r3, [pc, #72]	@ (8002370 <processusCentreTransmettreErreur+0x50>)
 8002328:	f44f 7283 	mov.w	r2, #262	@ 0x106
 800232c:	615a      	str	r2, [r3, #20]
	for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i += 2)
 800232e:	2300      	movs	r3, #0
 8002330:	71fb      	strb	r3, [r7, #7]
 8002332:	e00d      	b.n	8002350 <processusCentreTransmettreErreur+0x30>
	{
	  serviceCan637.octetsATransmettre[i] = 'E';
 8002334:	79fb      	ldrb	r3, [r7, #7]
 8002336:	4a0e      	ldr	r2, [pc, #56]	@ (8002370 <processusCentreTransmettreErreur+0x50>)
 8002338:	4413      	add	r3, r2
 800233a:	2245      	movs	r2, #69	@ 0x45
 800233c:	731a      	strb	r2, [r3, #12]
	  serviceCan637.octetsATransmettre[i + 1] = 'R';
 800233e:	79fb      	ldrb	r3, [r7, #7]
 8002340:	3301      	adds	r3, #1
 8002342:	4a0b      	ldr	r2, [pc, #44]	@ (8002370 <processusCentreTransmettreErreur+0x50>)
 8002344:	4413      	add	r3, r2
 8002346:	2252      	movs	r2, #82	@ 0x52
 8002348:	731a      	strb	r2, [r3, #12]
	for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i += 2)
 800234a:	79fb      	ldrb	r3, [r7, #7]
 800234c:	3302      	adds	r3, #2
 800234e:	71fb      	strb	r3, [r7, #7]
 8002350:	79fb      	ldrb	r3, [r7, #7]
 8002352:	2b07      	cmp	r3, #7
 8002354:	d9ee      	bls.n	8002334 <processusCentreTransmettreErreur+0x14>
	}
	serviceCan637.nombreATransmettre = SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM;
 8002356:	4b06      	ldr	r3, [pc, #24]	@ (8002370 <processusCentreTransmettreErreur+0x50>)
 8002358:	2208      	movs	r2, #8
 800235a:	72da      	strb	r2, [r3, #11]
	serviceCan637.requete = REQUETE_ACTIVE;
 800235c:	4b04      	ldr	r3, [pc, #16]	@ (8002370 <processusCentreTransmettreErreur+0x50>)
 800235e:	2201      	movs	r2, #1
 8002360:	729a      	strb	r2, [r3, #10]
}
 8002362:	bf00      	nop
 8002364:	370c      	adds	r7, #12
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	200008ac 	.word	0x200008ac

08002374 <processusCentreReceptionDepart>:

uint8_t processusCentreReceptionDepart(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
	if (serviceCan637.information != INFORMATION_DISPONIBLE)
 8002378:	4b1c      	ldr	r3, [pc, #112]	@ (80023ec <processusCentreReceptionDepart+0x78>)
 800237a:	785b      	ldrb	r3, [r3, #1]
 800237c:	2b01      	cmp	r3, #1
 800237e:	d001      	beq.n	8002384 <processusCentreReceptionDepart+0x10>
	{
		return 0;
 8002380:	2300      	movs	r3, #0
 8002382:	e02e      	b.n	80023e2 <processusCentreReceptionDepart+0x6e>
	}

	if (serviceCan637.statut != SERVICECAN637_PAS_D_ERREURS)
 8002384:	4b19      	ldr	r3, [pc, #100]	@ (80023ec <processusCentreReceptionDepart+0x78>)
 8002386:	7e5b      	ldrb	r3, [r3, #25]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d004      	beq.n	8002396 <processusCentreReceptionDepart+0x22>
	{
		serviceCan637.information = INFORMATION_TRAITEE;
 800238c:	4b17      	ldr	r3, [pc, #92]	@ (80023ec <processusCentreReceptionDepart+0x78>)
 800238e:	2200      	movs	r2, #0
 8002390:	705a      	strb	r2, [r3, #1]
		return 0;
 8002392:	2300      	movs	r3, #0
 8002394:	e025      	b.n	80023e2 <processusCentreReceptionDepart+0x6e>
	}

	if (serviceCan637.octetsRecus[0] == '1' &&
 8002396:	4b15      	ldr	r3, [pc, #84]	@ (80023ec <processusCentreReceptionDepart+0x78>)
 8002398:	789b      	ldrb	r3, [r3, #2]
 800239a:	2b31      	cmp	r3, #49	@ 0x31
 800239c:	d120      	bne.n	80023e0 <processusCentreReceptionDepart+0x6c>
		serviceCan637.octetsRecus[1] == '1' &&
 800239e:	4b13      	ldr	r3, [pc, #76]	@ (80023ec <processusCentreReceptionDepart+0x78>)
 80023a0:	78db      	ldrb	r3, [r3, #3]
	if (serviceCan637.octetsRecus[0] == '1' &&
 80023a2:	2b31      	cmp	r3, #49	@ 0x31
 80023a4:	d11c      	bne.n	80023e0 <processusCentreReceptionDepart+0x6c>
		serviceCan637.octetsRecus[2] == '1' &&
 80023a6:	4b11      	ldr	r3, [pc, #68]	@ (80023ec <processusCentreReceptionDepart+0x78>)
 80023a8:	791b      	ldrb	r3, [r3, #4]
		serviceCan637.octetsRecus[1] == '1' &&
 80023aa:	2b31      	cmp	r3, #49	@ 0x31
 80023ac:	d118      	bne.n	80023e0 <processusCentreReceptionDepart+0x6c>
		serviceCan637.octetsRecus[3] == '1' &&
 80023ae:	4b0f      	ldr	r3, [pc, #60]	@ (80023ec <processusCentreReceptionDepart+0x78>)
 80023b0:	795b      	ldrb	r3, [r3, #5]
		serviceCan637.octetsRecus[2] == '1' &&
 80023b2:	2b31      	cmp	r3, #49	@ 0x31
 80023b4:	d114      	bne.n	80023e0 <processusCentreReceptionDepart+0x6c>
		serviceCan637.octetsRecus[4] == '1' &&
 80023b6:	4b0d      	ldr	r3, [pc, #52]	@ (80023ec <processusCentreReceptionDepart+0x78>)
 80023b8:	799b      	ldrb	r3, [r3, #6]
		serviceCan637.octetsRecus[3] == '1' &&
 80023ba:	2b31      	cmp	r3, #49	@ 0x31
 80023bc:	d110      	bne.n	80023e0 <processusCentreReceptionDepart+0x6c>
		serviceCan637.octetsRecus[5] == '1' &&
 80023be:	4b0b      	ldr	r3, [pc, #44]	@ (80023ec <processusCentreReceptionDepart+0x78>)
 80023c0:	79db      	ldrb	r3, [r3, #7]
		serviceCan637.octetsRecus[4] == '1' &&
 80023c2:	2b31      	cmp	r3, #49	@ 0x31
 80023c4:	d10c      	bne.n	80023e0 <processusCentreReceptionDepart+0x6c>
		serviceCan637.octetsRecus[6] == '1' &&
 80023c6:	4b09      	ldr	r3, [pc, #36]	@ (80023ec <processusCentreReceptionDepart+0x78>)
 80023c8:	7a1b      	ldrb	r3, [r3, #8]
		serviceCan637.octetsRecus[5] == '1' &&
 80023ca:	2b31      	cmp	r3, #49	@ 0x31
 80023cc:	d108      	bne.n	80023e0 <processusCentreReceptionDepart+0x6c>
		serviceCan637.octetsRecus[7] == '1')
 80023ce:	4b07      	ldr	r3, [pc, #28]	@ (80023ec <processusCentreReceptionDepart+0x78>)
 80023d0:	7a5b      	ldrb	r3, [r3, #9]
		serviceCan637.octetsRecus[6] == '1' &&
 80023d2:	2b31      	cmp	r3, #49	@ 0x31
 80023d4:	d104      	bne.n	80023e0 <processusCentreReceptionDepart+0x6c>
	{
		serviceCan637.information = INFORMATION_TRAITEE;
 80023d6:	4b05      	ldr	r3, [pc, #20]	@ (80023ec <processusCentreReceptionDepart+0x78>)
 80023d8:	2200      	movs	r2, #0
 80023da:	705a      	strb	r2, [r3, #1]
		return 1;
 80023dc:	2301      	movs	r3, #1
 80023de:	e000      	b.n	80023e2 <processusCentreReceptionDepart+0x6e>
	}

	return 0;
 80023e0:	2300      	movs	r3, #0
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr
 80023ec:	200008ac 	.word	0x200008ac

080023f0 <processusCentreReceptionArret>:

uint8_t processusCentreReceptionArret(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
	if (serviceCan637.information != INFORMATION_DISPONIBLE)
 80023f4:	4b1c      	ldr	r3, [pc, #112]	@ (8002468 <processusCentreReceptionArret+0x78>)
 80023f6:	785b      	ldrb	r3, [r3, #1]
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d001      	beq.n	8002400 <processusCentreReceptionArret+0x10>
	{
		return 0;
 80023fc:	2300      	movs	r3, #0
 80023fe:	e02e      	b.n	800245e <processusCentreReceptionArret+0x6e>
	}

	if (serviceCan637.statut != SERVICECAN637_PAS_D_ERREURS)
 8002400:	4b19      	ldr	r3, [pc, #100]	@ (8002468 <processusCentreReceptionArret+0x78>)
 8002402:	7e5b      	ldrb	r3, [r3, #25]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d004      	beq.n	8002412 <processusCentreReceptionArret+0x22>
	{
		serviceCan637.information = INFORMATION_TRAITEE;
 8002408:	4b17      	ldr	r3, [pc, #92]	@ (8002468 <processusCentreReceptionArret+0x78>)
 800240a:	2200      	movs	r2, #0
 800240c:	705a      	strb	r2, [r3, #1]
		return 0;
 800240e:	2300      	movs	r3, #0
 8002410:	e025      	b.n	800245e <processusCentreReceptionArret+0x6e>
	}

	if (serviceCan637.octetsRecus[0] == '0' &&
 8002412:	4b15      	ldr	r3, [pc, #84]	@ (8002468 <processusCentreReceptionArret+0x78>)
 8002414:	789b      	ldrb	r3, [r3, #2]
 8002416:	2b30      	cmp	r3, #48	@ 0x30
 8002418:	d120      	bne.n	800245c <processusCentreReceptionArret+0x6c>
		serviceCan637.octetsRecus[1] == '0' &&
 800241a:	4b13      	ldr	r3, [pc, #76]	@ (8002468 <processusCentreReceptionArret+0x78>)
 800241c:	78db      	ldrb	r3, [r3, #3]
	if (serviceCan637.octetsRecus[0] == '0' &&
 800241e:	2b30      	cmp	r3, #48	@ 0x30
 8002420:	d11c      	bne.n	800245c <processusCentreReceptionArret+0x6c>
		serviceCan637.octetsRecus[2] == '0' &&
 8002422:	4b11      	ldr	r3, [pc, #68]	@ (8002468 <processusCentreReceptionArret+0x78>)
 8002424:	791b      	ldrb	r3, [r3, #4]
		serviceCan637.octetsRecus[1] == '0' &&
 8002426:	2b30      	cmp	r3, #48	@ 0x30
 8002428:	d118      	bne.n	800245c <processusCentreReceptionArret+0x6c>
		serviceCan637.octetsRecus[3] == '0' &&
 800242a:	4b0f      	ldr	r3, [pc, #60]	@ (8002468 <processusCentreReceptionArret+0x78>)
 800242c:	795b      	ldrb	r3, [r3, #5]
		serviceCan637.octetsRecus[2] == '0' &&
 800242e:	2b30      	cmp	r3, #48	@ 0x30
 8002430:	d114      	bne.n	800245c <processusCentreReceptionArret+0x6c>
		serviceCan637.octetsRecus[4] == '0' &&
 8002432:	4b0d      	ldr	r3, [pc, #52]	@ (8002468 <processusCentreReceptionArret+0x78>)
 8002434:	799b      	ldrb	r3, [r3, #6]
		serviceCan637.octetsRecus[3] == '0' &&
 8002436:	2b30      	cmp	r3, #48	@ 0x30
 8002438:	d110      	bne.n	800245c <processusCentreReceptionArret+0x6c>
		serviceCan637.octetsRecus[5] == '0' &&
 800243a:	4b0b      	ldr	r3, [pc, #44]	@ (8002468 <processusCentreReceptionArret+0x78>)
 800243c:	79db      	ldrb	r3, [r3, #7]
		serviceCan637.octetsRecus[4] == '0' &&
 800243e:	2b30      	cmp	r3, #48	@ 0x30
 8002440:	d10c      	bne.n	800245c <processusCentreReceptionArret+0x6c>
		serviceCan637.octetsRecus[6] == '0' &&
 8002442:	4b09      	ldr	r3, [pc, #36]	@ (8002468 <processusCentreReceptionArret+0x78>)
 8002444:	7a1b      	ldrb	r3, [r3, #8]
		serviceCan637.octetsRecus[5] == '0' &&
 8002446:	2b30      	cmp	r3, #48	@ 0x30
 8002448:	d108      	bne.n	800245c <processusCentreReceptionArret+0x6c>
		serviceCan637.octetsRecus[7] == '0')
 800244a:	4b07      	ldr	r3, [pc, #28]	@ (8002468 <processusCentreReceptionArret+0x78>)
 800244c:	7a5b      	ldrb	r3, [r3, #9]
		serviceCan637.octetsRecus[6] == '0' &&
 800244e:	2b30      	cmp	r3, #48	@ 0x30
 8002450:	d104      	bne.n	800245c <processusCentreReceptionArret+0x6c>
	{
		serviceCan637.information = INFORMATION_TRAITEE;
 8002452:	4b05      	ldr	r3, [pc, #20]	@ (8002468 <processusCentreReceptionArret+0x78>)
 8002454:	2200      	movs	r2, #0
 8002456:	705a      	strb	r2, [r3, #1]
		return 1;
 8002458:	2301      	movs	r3, #1
 800245a:	e000      	b.n	800245e <processusCentreReceptionArret+0x6e>
	}

	return 0;
 800245c:	2300      	movs	r3, #0
}
 800245e:	4618      	mov	r0, r3
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr
 8002468:	200008ac 	.word	0x200008ac

0800246c <processusCentreReceptionErreur>:

uint8_t processusCentreReceptionErreur(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
	if (serviceCan637.information != INFORMATION_DISPONIBLE)
 8002470:	4b1c      	ldr	r3, [pc, #112]	@ (80024e4 <processusCentreReceptionErreur+0x78>)
 8002472:	785b      	ldrb	r3, [r3, #1]
 8002474:	2b01      	cmp	r3, #1
 8002476:	d001      	beq.n	800247c <processusCentreReceptionErreur+0x10>
	{
		return 0;
 8002478:	2300      	movs	r3, #0
 800247a:	e02e      	b.n	80024da <processusCentreReceptionErreur+0x6e>
	}

	if (serviceCan637.statut != SERVICECAN637_PAS_D_ERREURS)
 800247c:	4b19      	ldr	r3, [pc, #100]	@ (80024e4 <processusCentreReceptionErreur+0x78>)
 800247e:	7e5b      	ldrb	r3, [r3, #25]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d004      	beq.n	800248e <processusCentreReceptionErreur+0x22>
	{
		serviceCan637.information = INFORMATION_TRAITEE;
 8002484:	4b17      	ldr	r3, [pc, #92]	@ (80024e4 <processusCentreReceptionErreur+0x78>)
 8002486:	2200      	movs	r2, #0
 8002488:	705a      	strb	r2, [r3, #1]
		return 0;
 800248a:	2300      	movs	r3, #0
 800248c:	e025      	b.n	80024da <processusCentreReceptionErreur+0x6e>
	}

	if (serviceCan637.octetsRecus[0] == 'E' &&
 800248e:	4b15      	ldr	r3, [pc, #84]	@ (80024e4 <processusCentreReceptionErreur+0x78>)
 8002490:	789b      	ldrb	r3, [r3, #2]
 8002492:	2b45      	cmp	r3, #69	@ 0x45
 8002494:	d120      	bne.n	80024d8 <processusCentreReceptionErreur+0x6c>
		serviceCan637.octetsRecus[1] == 'R' &&
 8002496:	4b13      	ldr	r3, [pc, #76]	@ (80024e4 <processusCentreReceptionErreur+0x78>)
 8002498:	78db      	ldrb	r3, [r3, #3]
	if (serviceCan637.octetsRecus[0] == 'E' &&
 800249a:	2b52      	cmp	r3, #82	@ 0x52
 800249c:	d11c      	bne.n	80024d8 <processusCentreReceptionErreur+0x6c>
		serviceCan637.octetsRecus[2] == 'E' &&
 800249e:	4b11      	ldr	r3, [pc, #68]	@ (80024e4 <processusCentreReceptionErreur+0x78>)
 80024a0:	791b      	ldrb	r3, [r3, #4]
		serviceCan637.octetsRecus[1] == 'R' &&
 80024a2:	2b45      	cmp	r3, #69	@ 0x45
 80024a4:	d118      	bne.n	80024d8 <processusCentreReceptionErreur+0x6c>
		serviceCan637.octetsRecus[3] == 'R' &&
 80024a6:	4b0f      	ldr	r3, [pc, #60]	@ (80024e4 <processusCentreReceptionErreur+0x78>)
 80024a8:	795b      	ldrb	r3, [r3, #5]
		serviceCan637.octetsRecus[2] == 'E' &&
 80024aa:	2b52      	cmp	r3, #82	@ 0x52
 80024ac:	d114      	bne.n	80024d8 <processusCentreReceptionErreur+0x6c>
		serviceCan637.octetsRecus[4] == 'E' &&
 80024ae:	4b0d      	ldr	r3, [pc, #52]	@ (80024e4 <processusCentreReceptionErreur+0x78>)
 80024b0:	799b      	ldrb	r3, [r3, #6]
		serviceCan637.octetsRecus[3] == 'R' &&
 80024b2:	2b45      	cmp	r3, #69	@ 0x45
 80024b4:	d110      	bne.n	80024d8 <processusCentreReceptionErreur+0x6c>
		serviceCan637.octetsRecus[5] == 'R' &&
 80024b6:	4b0b      	ldr	r3, [pc, #44]	@ (80024e4 <processusCentreReceptionErreur+0x78>)
 80024b8:	79db      	ldrb	r3, [r3, #7]
		serviceCan637.octetsRecus[4] == 'E' &&
 80024ba:	2b52      	cmp	r3, #82	@ 0x52
 80024bc:	d10c      	bne.n	80024d8 <processusCentreReceptionErreur+0x6c>
		serviceCan637.octetsRecus[6] == 'E' &&
 80024be:	4b09      	ldr	r3, [pc, #36]	@ (80024e4 <processusCentreReceptionErreur+0x78>)
 80024c0:	7a1b      	ldrb	r3, [r3, #8]
		serviceCan637.octetsRecus[5] == 'R' &&
 80024c2:	2b45      	cmp	r3, #69	@ 0x45
 80024c4:	d108      	bne.n	80024d8 <processusCentreReceptionErreur+0x6c>
		serviceCan637.octetsRecus[7] == 'R')
 80024c6:	4b07      	ldr	r3, [pc, #28]	@ (80024e4 <processusCentreReceptionErreur+0x78>)
 80024c8:	7a5b      	ldrb	r3, [r3, #9]
		serviceCan637.octetsRecus[6] == 'E' &&
 80024ca:	2b52      	cmp	r3, #82	@ 0x52
 80024cc:	d104      	bne.n	80024d8 <processusCentreReceptionErreur+0x6c>
	{
		serviceCan637.information = INFORMATION_TRAITEE;
 80024ce:	4b05      	ldr	r3, [pc, #20]	@ (80024e4 <processusCentreReceptionErreur+0x78>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	705a      	strb	r2, [r3, #1]
		return 1;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e000      	b.n	80024da <processusCentreReceptionErreur+0x6e>
	}

	return 0;
 80024d8:	2300      	movs	r3, #0
}
 80024da:	4618      	mov	r0, r3
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr
 80024e4:	200008ac 	.word	0x200008ac

080024e8 <processusCentreModeAttente>:

	return 0;
}

void processusCentreModeAttente(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
	static uint8_t compteurPont = 0;
	centreDeTri.mode = ATTENTE;
 80024ec:	4b76      	ldr	r3, [pc, #472]	@ (80026c8 <processusCentreModeAttente+0x1e0>)
 80024ee:	2201      	movs	r2, #1
 80024f0:	701a      	strb	r2, [r3, #0]
	//faire lecture des entrees pour assurer aucune erreur
	// si erreur -> mode erreur bloquant
	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 80024f2:	4b76      	ldr	r3, [pc, #472]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d11d      	bne.n	8002536 <processusCentreModeAttente+0x4e>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x55) != 0			//0x55= init
 80024fa:	4b74      	ldr	r3, [pc, #464]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 80024fc:	789b      	ldrb	r3, [r3, #2]
 80024fe:	f023 0355 	bic.w	r3, r3, #85	@ 0x55
 8002502:	2b00      	cmp	r3, #0
 8002504:	d10b      	bne.n	800251e <processusCentreModeAttente+0x36>
				|| (interfacePCF8574.entreesCarte2 & ~0x34) != 0	//0x30 = init, sauf boutons rouge/vert
 8002506:	4b71      	ldr	r3, [pc, #452]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 8002508:	78db      	ldrb	r3, [r3, #3]
 800250a:	f023 0334 	bic.w	r3, r3, #52	@ 0x34
 800250e:	2b00      	cmp	r3, #0
 8002510:	d105      	bne.n	800251e <processusCentreModeAttente+0x36>
				|| (interfacePCF8574.entreesCarte3 & 0x02) == 0) 	//0x02 = init, bit 2 = 0 = error
 8002512:	4b6e      	ldr	r3, [pc, #440]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 8002514:	791b      	ldrb	r3, [r3, #4]
 8002516:	f003 0302 	and.w	r3, r3, #2
 800251a:	2b00      	cmp	r3, #0
 800251c:	d10b      	bne.n	8002536 <processusCentreModeAttente+0x4e>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 800251e:	4b6b      	ldr	r3, [pc, #428]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 8002520:	2200      	movs	r2, #0
 8002522:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8002524:	4b6a      	ldr	r3, [pc, #424]	@ (80026d0 <processusCentreModeAttente+0x1e8>)
 8002526:	2200      	movs	r2, #0
 8002528:	701a      	strb	r2, [r3, #0]

			processusCentreTransmettreErreur();
 800252a:	f7ff fef9 	bl	8002320 <processusCentreTransmettreErreur>
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800252e:	4b69      	ldr	r3, [pc, #420]	@ (80026d4 <processusCentreModeAttente+0x1ec>)
 8002530:	4a69      	ldr	r2, [pc, #420]	@ (80026d8 <processusCentreModeAttente+0x1f0>)
 8002532:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8002534:	e0c6      	b.n	80026c4 <processusCentreModeAttente+0x1dc>
		}
	}

	if (processusCentreReceptionErreur() == 1)
 8002536:	f7ff ff99 	bl	800246c <processusCentreReceptionErreur>
 800253a:	4603      	mov	r3, r0
 800253c:	2b01      	cmp	r3, #1
 800253e:	d109      	bne.n	8002554 <processusCentreModeAttente+0x6c>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002540:	4b62      	ldr	r3, [pc, #392]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 8002542:	2200      	movs	r2, #0
 8002544:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002546:	4b62      	ldr	r3, [pc, #392]	@ (80026d0 <processusCentreModeAttente+0x1e8>)
 8002548:	2200      	movs	r2, #0
 800254a:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800254c:	4b61      	ldr	r3, [pc, #388]	@ (80026d4 <processusCentreModeAttente+0x1ec>)
 800254e:	4a62      	ldr	r2, [pc, #392]	@ (80026d8 <processusCentreModeAttente+0x1f0>)
 8002550:	601a      	str	r2, [r3, #0]
				processusCentreModeErreur;
		return;
 8002552:	e0b7      	b.n	80026c4 <processusCentreModeAttente+0x1dc>
	}

	if (requetePosition == REQUETE_ACTIVE)
 8002554:	4b61      	ldr	r3, [pc, #388]	@ (80026dc <processusCentreModeAttente+0x1f4>)
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	2b01      	cmp	r3, #1
 800255a:	d12d      	bne.n	80025b8 <processusCentreModeAttente+0xd0>
	{
	    compteurPont++;
 800255c:	4b60      	ldr	r3, [pc, #384]	@ (80026e0 <processusCentreModeAttente+0x1f8>)
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	3301      	adds	r3, #1
 8002562:	b2da      	uxtb	r2, r3
 8002564:	4b5e      	ldr	r3, [pc, #376]	@ (80026e0 <processusCentreModeAttente+0x1f8>)
 8002566:	701a      	strb	r2, [r3, #0]

	    if (compteurPont == 1)
 8002568:	4b5d      	ldr	r3, [pc, #372]	@ (80026e0 <processusCentreModeAttente+0x1f8>)
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	2b01      	cmp	r3, #1
 800256e:	d109      	bne.n	8002584 <processusCentreModeAttente+0x9c>
	    {
	    	interfacePCF8574.requete = REQUETE_ACTIVE;
 8002570:	4b56      	ldr	r3, [pc, #344]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 8002572:	2201      	movs	r2, #1
 8002574:	705a      	strb	r2, [r3, #1]
	        SET_START_POS_PROCESS();   // start of pulse
 8002576:	4b55      	ldr	r3, [pc, #340]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 8002578:	799b      	ldrb	r3, [r3, #6]
 800257a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800257e:	b2da      	uxtb	r2, r3
 8002580:	4b52      	ldr	r3, [pc, #328]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 8002582:	719a      	strb	r2, [r3, #6]
	    }

	    // ensure at least N cycles before checking DEF_MOTION_COMPLETE
	    if (compteurPont >= TEMPS_MAXIMUM && DEF_MOTION_COMPLETE != 0)
 8002584:	4b56      	ldr	r3, [pc, #344]	@ (80026e0 <processusCentreModeAttente+0x1f8>)
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	2bc7      	cmp	r3, #199	@ 0xc7
 800258a:	d915      	bls.n	80025b8 <processusCentreModeAttente+0xd0>
 800258c:	4b4f      	ldr	r3, [pc, #316]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 800258e:	791b      	ldrb	r3, [r3, #4]
 8002590:	f003 0301 	and.w	r3, r3, #1
 8002594:	2b00      	cmp	r3, #0
 8002596:	d00f      	beq.n	80025b8 <processusCentreModeAttente+0xd0>
	    {
	    	interfacePCF8574.requete = REQUETE_ACTIVE;
 8002598:	4b4c      	ldr	r3, [pc, #304]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 800259a:	2201      	movs	r2, #1
 800259c:	705a      	strb	r2, [r3, #1]
	        CLEAR_START_POS_PROCESS(); // end pulse
 800259e:	4b4b      	ldr	r3, [pc, #300]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 80025a0:	799b      	ldrb	r3, [r3, #6]
 80025a2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80025a6:	b2da      	uxtb	r2, r3
 80025a8:	4b48      	ldr	r3, [pc, #288]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 80025aa:	719a      	strb	r2, [r3, #6]
	        requetePosition = REQUETE_TRAITEE;
 80025ac:	4b4b      	ldr	r3, [pc, #300]	@ (80026dc <processusCentreModeAttente+0x1f4>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	701a      	strb	r2, [r3, #0]
	        compteurPont = 0;
 80025b2:	4b4b      	ldr	r3, [pc, #300]	@ (80026e0 <processusCentreModeAttente+0x1f8>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	701a      	strb	r2, [r3, #0]
	    }
	}

	if (processusCentreReceptionArret() == 1)
 80025b8:	f7ff ff1a 	bl	80023f0 <processusCentreReceptionArret>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d109      	bne.n	80025d6 <processusCentreModeAttente+0xee>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 80025c2:	4b42      	ldr	r3, [pc, #264]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 80025c8:	4b41      	ldr	r3, [pc, #260]	@ (80026d0 <processusCentreModeAttente+0x1e8>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80025ce:	4b41      	ldr	r3, [pc, #260]	@ (80026d4 <processusCentreModeAttente+0x1ec>)
 80025d0:	4a44      	ldr	r2, [pc, #272]	@ (80026e4 <processusCentreModeAttente+0x1fc>)
 80025d2:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 80025d4:	e076      	b.n	80026c4 <processusCentreModeAttente+0x1dc>
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 80025d6:	4b3d      	ldr	r3, [pc, #244]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d113      	bne.n	8002606 <processusCentreModeAttente+0x11e>
 80025de:	4b3b      	ldr	r3, [pc, #236]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 80025e0:	78db      	ldrb	r3, [r3, #3]
 80025e2:	095b      	lsrs	r3, r3, #5
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	f003 0301 	and.w	r3, r3, #1
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d00b      	beq.n	8002606 <processusCentreModeAttente+0x11e>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 80025ee:	4b37      	ldr	r3, [pc, #220]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 80025f4:	4b36      	ldr	r3, [pc, #216]	@ (80026d0 <processusCentreModeAttente+0x1e8>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	701a      	strb	r2, [r3, #0]

		processusCentreTransmettreArret();
 80025fa:	f7ff fdab 	bl	8002154 <processusCentreTransmettreArret>

		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80025fe:	4b35      	ldr	r3, [pc, #212]	@ (80026d4 <processusCentreModeAttente+0x1ec>)
 8002600:	4a38      	ldr	r2, [pc, #224]	@ (80026e4 <processusCentreModeAttente+0x1fc>)
 8002602:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8002604:	e05e      	b.n	80026c4 <processusCentreModeAttente+0x1dc>
	}

	if (INFO_BTN_BLEU == INFORMATION_DISPONIBLE && BOUTON_BLEU == BOUTON_APPUYE)
 8002606:	4b38      	ldr	r3, [pc, #224]	@ (80026e8 <processusCentreModeAttente+0x200>)
 8002608:	785b      	ldrb	r3, [r3, #1]
 800260a:	2b01      	cmp	r3, #1
 800260c:	d116      	bne.n	800263c <processusCentreModeAttente+0x154>
 800260e:	4b36      	ldr	r3, [pc, #216]	@ (80026e8 <processusCentreModeAttente+0x200>)
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	2b01      	cmp	r3, #1
 8002614:	d112      	bne.n	800263c <processusCentreModeAttente+0x154>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002616:	4b2d      	ldr	r3, [pc, #180]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 8002618:	2200      	movs	r2, #0
 800261a:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 800261c:	4b2c      	ldr	r3, [pc, #176]	@ (80026d0 <processusCentreModeAttente+0x1e8>)
 800261e:	2200      	movs	r2, #0
 8002620:	701a      	strb	r2, [r3, #0]
		INFO_BTN_BLEU = INFORMATION_TRAITEE;
 8002622:	4b31      	ldr	r3, [pc, #196]	@ (80026e8 <processusCentreModeAttente+0x200>)
 8002624:	2200      	movs	r2, #0
 8002626:	705a      	strb	r2, [r3, #1]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002628:	4b2a      	ldr	r3, [pc, #168]	@ (80026d4 <processusCentreModeAttente+0x1ec>)
 800262a:	4a30      	ldr	r2, [pc, #192]	@ (80026ec <processusCentreModeAttente+0x204>)
 800262c:	601a      	str	r2, [r3, #0]
				processusCentreModeTest;


		interfaceMoteur.requete = REQUETE_ACTIVE;
 800262e:	4b30      	ldr	r3, [pc, #192]	@ (80026f0 <processusCentreModeAttente+0x208>)
 8002630:	2201      	movs	r2, #1
 8002632:	709a      	strb	r2, [r3, #2]
		interfaceMoteur.directionMoteur = MONTER;
 8002634:	4b2e      	ldr	r3, [pc, #184]	@ (80026f0 <processusCentreModeAttente+0x208>)
 8002636:	2201      	movs	r2, #1
 8002638:	701a      	strb	r2, [r3, #0]
		return;
 800263a:	e043      	b.n	80026c4 <processusCentreModeAttente+0x1dc>
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_VERT == BOUTON_APPUYE)
 800263c:	4b23      	ldr	r3, [pc, #140]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	2b01      	cmp	r3, #1
 8002642:	d11d      	bne.n	8002680 <processusCentreModeAttente+0x198>
 8002644:	4b21      	ldr	r3, [pc, #132]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 8002646:	78db      	ldrb	r3, [r3, #3]
 8002648:	091b      	lsrs	r3, r3, #4
 800264a:	b2db      	uxtb	r3, r3
 800264c:	f003 0301 	and.w	r3, r3, #1
 8002650:	2b00      	cmp	r3, #0
 8002652:	d015      	beq.n	8002680 <processusCentreModeAttente+0x198>
	{

		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002654:	4b1d      	ldr	r3, [pc, #116]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 8002656:	2200      	movs	r2, #0
 8002658:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 800265a:	4b1d      	ldr	r3, [pc, #116]	@ (80026d0 <processusCentreModeAttente+0x1e8>)
 800265c:	2200      	movs	r2, #0
 800265e:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002660:	4b1a      	ldr	r3, [pc, #104]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 8002662:	2201      	movs	r2, #1
 8002664:	705a      	strb	r2, [r3, #1]
		SET_LUMIERE_VERTE();
 8002666:	4b19      	ldr	r3, [pc, #100]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 8002668:	795b      	ldrb	r3, [r3, #5]
 800266a:	f023 0301 	bic.w	r3, r3, #1
 800266e:	b2da      	uxtb	r2, r3
 8002670:	4b16      	ldr	r3, [pc, #88]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 8002672:	715a      	strb	r2, [r3, #5]

		processusCentreTransmettreDepart();
 8002674:	f7ff fd92 	bl	800219c <processusCentreTransmettreDepart>
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002678:	4b16      	ldr	r3, [pc, #88]	@ (80026d4 <processusCentreModeAttente+0x1ec>)
 800267a:	4a1e      	ldr	r2, [pc, #120]	@ (80026f4 <processusCentreModeAttente+0x20c>)
 800267c:	601a      	str	r2, [r3, #0]
				processusCentreModeOperation;
		return;
 800267e:	e021      	b.n	80026c4 <processusCentreModeAttente+0x1dc>
	}

	if (processusCentreReceptionDepart() == 1)
 8002680:	f7ff fe78 	bl	8002374 <processusCentreReceptionDepart>
 8002684:	4603      	mov	r3, r0
 8002686:	2b01      	cmp	r3, #1
 8002688:	d113      	bne.n	80026b2 <processusCentreModeAttente+0x1ca>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 800268a:	4b10      	ldr	r3, [pc, #64]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 800268c:	2200      	movs	r2, #0
 800268e:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002690:	4b0f      	ldr	r3, [pc, #60]	@ (80026d0 <processusCentreModeAttente+0x1e8>)
 8002692:	2200      	movs	r2, #0
 8002694:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002696:	4b0d      	ldr	r3, [pc, #52]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 8002698:	2201      	movs	r2, #1
 800269a:	705a      	strb	r2, [r3, #1]
		SET_LUMIERE_VERTE();
 800269c:	4b0b      	ldr	r3, [pc, #44]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 800269e:	795b      	ldrb	r3, [r3, #5]
 80026a0:	f023 0301 	bic.w	r3, r3, #1
 80026a4:	b2da      	uxtb	r2, r3
 80026a6:	4b09      	ldr	r3, [pc, #36]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 80026a8:	715a      	strb	r2, [r3, #5]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80026aa:	4b0a      	ldr	r3, [pc, #40]	@ (80026d4 <processusCentreModeAttente+0x1ec>)
 80026ac:	4a11      	ldr	r2, [pc, #68]	@ (80026f4 <processusCentreModeAttente+0x20c>)
 80026ae:	601a      	str	r2, [r3, #0]
				processusCentreModeOperation;
		return;
 80026b0:	e008      	b.n	80026c4 <processusCentreModeAttente+0x1dc>
	}

	serviceCan637.information = INFORMATION_TRAITEE;
 80026b2:	4b11      	ldr	r3, [pc, #68]	@ (80026f8 <processusCentreModeAttente+0x210>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	705a      	strb	r2, [r3, #1]
	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 80026b8:	4b04      	ldr	r3, [pc, #16]	@ (80026cc <processusCentreModeAttente+0x1e4>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 80026be:	4b04      	ldr	r3, [pc, #16]	@ (80026d0 <processusCentreModeAttente+0x1e8>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	701a      	strb	r2, [r3, #0]
}
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	20000868 	.word	0x20000868
 80026cc:	200007f0 	.word	0x200007f0
 80026d0:	200007dc 	.word	0x200007dc
 80026d4:	20000884 	.word	0x20000884
 80026d8:	08003ef1 	.word	0x08003ef1
 80026dc:	20000864 	.word	0x20000864
 80026e0:	2000086c 	.word	0x2000086c
 80026e4:	080026fd 	.word	0x080026fd
 80026e8:	200007e4 	.word	0x200007e4
 80026ec:	08002869 	.word	0x08002869
 80026f0:	200007e8 	.word	0x200007e8
 80026f4:	080032b9 	.word	0x080032b9
 80026f8:	200008ac 	.word	0x200008ac

080026fc <processusCentreModeArret>:

void processusCentreModeArret(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
    static uint16_t timerDoublePress = 0;

    static uint8_t etatStable = BOUTON_RELACHE;      // debounced state
    static uint8_t compteurStabilite = 0;            // debounce counter

    uint8_t etatBrut = BOUTON_VERT;                  // 0 or 1
 8002702:	4b37      	ldr	r3, [pc, #220]	@ (80027e0 <processusCentreModeArret+0xe4>)
 8002704:	78db      	ldrb	r3, [r3, #3]
 8002706:	091b      	lsrs	r3, r3, #4
 8002708:	b2db      	uxtb	r3, r3
 800270a:	f003 0301 	and.w	r3, r3, #1
 800270e:	71fb      	strb	r3, [r7, #7]

    centreDeTri.mode = ARRET;
 8002710:	4b34      	ldr	r3, [pc, #208]	@ (80027e4 <processusCentreModeArret+0xe8>)
 8002712:	2202      	movs	r2, #2
 8002714:	701a      	strb	r2, [r3, #0]
    interfacePCF8574.information = INFORMATION_TRAITEE;
 8002716:	4b32      	ldr	r3, [pc, #200]	@ (80027e0 <processusCentreModeArret+0xe4>)
 8002718:	2200      	movs	r2, #0
 800271a:	701a      	strb	r2, [r3, #0]
    interfaceADC.information = INFORMATION_TRAITEE;
 800271c:	4b32      	ldr	r3, [pc, #200]	@ (80027e8 <processusCentreModeArret+0xec>)
 800271e:	2200      	movs	r2, #0
 8002720:	701a      	strb	r2, [r3, #0]

    // ---- Debounce ----
    if (etatBrut != etatStable)
 8002722:	4b32      	ldr	r3, [pc, #200]	@ (80027ec <processusCentreModeArret+0xf0>)
 8002724:	781b      	ldrb	r3, [r3, #0]
 8002726:	79fa      	ldrb	r2, [r7, #7]
 8002728:	429a      	cmp	r2, r3
 800272a:	d010      	beq.n	800274e <processusCentreModeArret+0x52>
    {
        compteurStabilite++;
 800272c:	4b30      	ldr	r3, [pc, #192]	@ (80027f0 <processusCentreModeArret+0xf4>)
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	3301      	adds	r3, #1
 8002732:	b2da      	uxtb	r2, r3
 8002734:	4b2e      	ldr	r3, [pc, #184]	@ (80027f0 <processusCentreModeArret+0xf4>)
 8002736:	701a      	strb	r2, [r3, #0]
        if (compteurStabilite >= 3)   // 3 Ã 10ms = 30ms
 8002738:	4b2d      	ldr	r3, [pc, #180]	@ (80027f0 <processusCentreModeArret+0xf4>)
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	2b02      	cmp	r3, #2
 800273e:	d909      	bls.n	8002754 <processusCentreModeArret+0x58>
        {
            etatStable = etatBrut;    // accept new stable state
 8002740:	4a2a      	ldr	r2, [pc, #168]	@ (80027ec <processusCentreModeArret+0xf0>)
 8002742:	79fb      	ldrb	r3, [r7, #7]
 8002744:	7013      	strb	r3, [r2, #0]
            compteurStabilite = 0;
 8002746:	4b2a      	ldr	r3, [pc, #168]	@ (80027f0 <processusCentreModeArret+0xf4>)
 8002748:	2200      	movs	r2, #0
 800274a:	701a      	strb	r2, [r3, #0]
 800274c:	e002      	b.n	8002754 <processusCentreModeArret+0x58>
        }
    }
    else
    {
        compteurStabilite = 0;        // stable again
 800274e:	4b28      	ldr	r3, [pc, #160]	@ (80027f0 <processusCentreModeArret+0xf4>)
 8002750:	2200      	movs	r2, #0
 8002752:	701a      	strb	r2, [r3, #0]
    }

    // ---- Rising edge detection ----
    static uint8_t ancienEtat = BOUTON_RELACHE;

    if (ancienEtat == BOUTON_RELACHE &&
 8002754:	4b27      	ldr	r3, [pc, #156]	@ (80027f4 <processusCentreModeArret+0xf8>)
 8002756:	781b      	ldrb	r3, [r3, #0]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d127      	bne.n	80027ac <processusCentreModeArret+0xb0>
        etatStable == BOUTON_APPUYE)
 800275c:	4b23      	ldr	r3, [pc, #140]	@ (80027ec <processusCentreModeArret+0xf0>)
 800275e:	781b      	ldrb	r3, [r3, #0]
    if (ancienEtat == BOUTON_RELACHE &&
 8002760:	2b01      	cmp	r3, #1
 8002762:	d123      	bne.n	80027ac <processusCentreModeArret+0xb0>
    {
        // RISING EDGE
        compteurAppuye++;
 8002764:	4b24      	ldr	r3, [pc, #144]	@ (80027f8 <processusCentreModeArret+0xfc>)
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	3301      	adds	r3, #1
 800276a:	b2da      	uxtb	r2, r3
 800276c:	4b22      	ldr	r3, [pc, #136]	@ (80027f8 <processusCentreModeArret+0xfc>)
 800276e:	701a      	strb	r2, [r3, #0]

        if (compteurAppuye == 1)
 8002770:	4b21      	ldr	r3, [pc, #132]	@ (80027f8 <processusCentreModeArret+0xfc>)
 8002772:	781b      	ldrb	r3, [r3, #0]
 8002774:	2b01      	cmp	r3, #1
 8002776:	d103      	bne.n	8002780 <processusCentreModeArret+0x84>
        {
            timerDoublePress = 0;
 8002778:	4b20      	ldr	r3, [pc, #128]	@ (80027fc <processusCentreModeArret+0x100>)
 800277a:	2200      	movs	r2, #0
 800277c:	801a      	strh	r2, [r3, #0]
 800277e:	e015      	b.n	80027ac <processusCentreModeArret+0xb0>
        }
        else if (compteurAppuye == 2 && timerDoublePress < 1000)
 8002780:	4b1d      	ldr	r3, [pc, #116]	@ (80027f8 <processusCentreModeArret+0xfc>)
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	2b02      	cmp	r3, #2
 8002786:	d111      	bne.n	80027ac <processusCentreModeArret+0xb0>
 8002788:	4b1c      	ldr	r3, [pc, #112]	@ (80027fc <processusCentreModeArret+0x100>)
 800278a:	881b      	ldrh	r3, [r3, #0]
 800278c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002790:	d20c      	bcs.n	80027ac <processusCentreModeArret+0xb0>
        {
        	processusCentreTransmettreDepart();
 8002792:	f7ff fd03 	bl	800219c <processusCentreTransmettreDepart>
            serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002796:	4b1a      	ldr	r3, [pc, #104]	@ (8002800 <processusCentreModeArret+0x104>)
 8002798:	4a1a      	ldr	r2, [pc, #104]	@ (8002804 <processusCentreModeArret+0x108>)
 800279a:	601a      	str	r2, [r3, #0]
                    processusCentreModeOperation;

            compteurAppuye = 0;
 800279c:	4b16      	ldr	r3, [pc, #88]	@ (80027f8 <processusCentreModeArret+0xfc>)
 800279e:	2200      	movs	r2, #0
 80027a0:	701a      	strb	r2, [r3, #0]
            ancienEtat = etatStable;
 80027a2:	4b12      	ldr	r3, [pc, #72]	@ (80027ec <processusCentreModeArret+0xf0>)
 80027a4:	781a      	ldrb	r2, [r3, #0]
 80027a6:	4b13      	ldr	r3, [pc, #76]	@ (80027f4 <processusCentreModeArret+0xf8>)
 80027a8:	701a      	strb	r2, [r3, #0]
            return;
 80027aa:	e015      	b.n	80027d8 <processusCentreModeArret+0xdc>
        }
    }

    ancienEtat = etatStable;
 80027ac:	4b0f      	ldr	r3, [pc, #60]	@ (80027ec <processusCentreModeArret+0xf0>)
 80027ae:	781a      	ldrb	r2, [r3, #0]
 80027b0:	4b10      	ldr	r3, [pc, #64]	@ (80027f4 <processusCentreModeArret+0xf8>)
 80027b2:	701a      	strb	r2, [r3, #0]

    // ---- Double-press timeout ----
    if (compteurAppuye > 0)
 80027b4:	4b10      	ldr	r3, [pc, #64]	@ (80027f8 <processusCentreModeArret+0xfc>)
 80027b6:	781b      	ldrb	r3, [r3, #0]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d00d      	beq.n	80027d8 <processusCentreModeArret+0xdc>
    {
        timerDoublePress += 10;
 80027bc:	4b0f      	ldr	r3, [pc, #60]	@ (80027fc <processusCentreModeArret+0x100>)
 80027be:	881b      	ldrh	r3, [r3, #0]
 80027c0:	330a      	adds	r3, #10
 80027c2:	b29a      	uxth	r2, r3
 80027c4:	4b0d      	ldr	r3, [pc, #52]	@ (80027fc <processusCentreModeArret+0x100>)
 80027c6:	801a      	strh	r2, [r3, #0]
        if (timerDoublePress >= 1000)
 80027c8:	4b0c      	ldr	r3, [pc, #48]	@ (80027fc <processusCentreModeArret+0x100>)
 80027ca:	881b      	ldrh	r3, [r3, #0]
 80027cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80027d0:	d302      	bcc.n	80027d8 <processusCentreModeArret+0xdc>
            compteurAppuye = 0;
 80027d2:	4b09      	ldr	r3, [pc, #36]	@ (80027f8 <processusCentreModeArret+0xfc>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	701a      	strb	r2, [r3, #0]
    }
}
 80027d8:	3708      	adds	r7, #8
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	200007f0 	.word	0x200007f0
 80027e4:	20000868 	.word	0x20000868
 80027e8:	200007dc 	.word	0x200007dc
 80027ec:	2000086d 	.word	0x2000086d
 80027f0:	2000086e 	.word	0x2000086e
 80027f4:	2000086f 	.word	0x2000086f
 80027f8:	20000870 	.word	0x20000870
 80027fc:	20000872 	.word	0x20000872
 8002800:	20000884 	.word	0x20000884
 8002804:	080032b9 	.word	0x080032b9

08002808 <processusCentreTestClignoteLED>:

void processusCentreTestClignoteLED(void)
{
 8002808:	b480      	push	{r7}
 800280a:	af00      	add	r7, sp, #0
	static uint8_t compteurLEDverte = 0;

	compteurLEDverte++;
 800280c:	4b14      	ldr	r3, [pc, #80]	@ (8002860 <processusCentreTestClignoteLED+0x58>)
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	3301      	adds	r3, #1
 8002812:	b2da      	uxtb	r2, r3
 8002814:	4b12      	ldr	r3, [pc, #72]	@ (8002860 <processusCentreTestClignoteLED+0x58>)
 8002816:	701a      	strb	r2, [r3, #0]

	if(compteurLEDverte >= 50)
 8002818:	4b11      	ldr	r3, [pc, #68]	@ (8002860 <processusCentreTestClignoteLED+0x58>)
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	2b31      	cmp	r3, #49	@ 0x31
 800281e:	d91a      	bls.n	8002856 <processusCentreTestClignoteLED+0x4e>
	{
		compteurLEDverte = 0;
 8002820:	4b0f      	ldr	r3, [pc, #60]	@ (8002860 <processusCentreTestClignoteLED+0x58>)
 8002822:	2200      	movs	r2, #0
 8002824:	701a      	strb	r2, [r3, #0]

		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002826:	4b0f      	ldr	r3, [pc, #60]	@ (8002864 <processusCentreTestClignoteLED+0x5c>)
 8002828:	2201      	movs	r2, #1
 800282a:	705a      	strb	r2, [r3, #1]

		if (LUMIERE_VERTE == 1)
 800282c:	4b0d      	ldr	r3, [pc, #52]	@ (8002864 <processusCentreTestClignoteLED+0x5c>)
 800282e:	795b      	ldrb	r3, [r3, #5]
 8002830:	f003 0301 	and.w	r3, r3, #1
 8002834:	2b00      	cmp	r3, #0
 8002836:	d007      	beq.n	8002848 <processusCentreTestClignoteLED+0x40>
		{
			SET_LUMIERE_VERTE();
 8002838:	4b0a      	ldr	r3, [pc, #40]	@ (8002864 <processusCentreTestClignoteLED+0x5c>)
 800283a:	795b      	ldrb	r3, [r3, #5]
 800283c:	f023 0301 	bic.w	r3, r3, #1
 8002840:	b2da      	uxtb	r2, r3
 8002842:	4b08      	ldr	r3, [pc, #32]	@ (8002864 <processusCentreTestClignoteLED+0x5c>)
 8002844:	715a      	strb	r2, [r3, #5]
		else
		{
			CLEAR_LUMIERE_VERTE();
		}
	}
}
 8002846:	e006      	b.n	8002856 <processusCentreTestClignoteLED+0x4e>
			CLEAR_LUMIERE_VERTE();
 8002848:	4b06      	ldr	r3, [pc, #24]	@ (8002864 <processusCentreTestClignoteLED+0x5c>)
 800284a:	795b      	ldrb	r3, [r3, #5]
 800284c:	f043 0301 	orr.w	r3, r3, #1
 8002850:	b2da      	uxtb	r2, r3
 8002852:	4b04      	ldr	r3, [pc, #16]	@ (8002864 <processusCentreTestClignoteLED+0x5c>)
 8002854:	715a      	strb	r2, [r3, #5]
}
 8002856:	bf00      	nop
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr
 8002860:	20000874 	.word	0x20000874
 8002864:	200007f0 	.word	0x200007f0

08002868 <processusCentreModeTest>:

void processusCentreModeTest(void)
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
	centreDeTri.mode = TEST;
 800286c:	4b05      	ldr	r3, [pc, #20]	@ (8002884 <processusCentreModeTest+0x1c>)
 800286e:	2204      	movs	r2, #4
 8002870:	701a      	strb	r2, [r3, #0]
	serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002872:	4b05      	ldr	r3, [pc, #20]	@ (8002888 <processusCentreModeTest+0x20>)
 8002874:	4a05      	ldr	r2, [pc, #20]	@ (800288c <processusCentreModeTest+0x24>)
 8002876:	601a      	str	r2, [r3, #0]
			processusCentreTestEntrees;
}
 8002878:	bf00      	nop
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop
 8002884:	20000868 	.word	0x20000868
 8002888:	20000884 	.word	0x20000884
 800288c:	08002891 	.word	0x08002891

08002890 <processusCentreTestEntrees>:

void processusCentreTestEntrees(void)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	af00      	add	r7, sp, #0
	processusCentreTestClignoteLED();
 8002894:	f7ff ffb8 	bl	8002808 <processusCentreTestClignoteLED>

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8002898:	4b2e      	ldr	r3, [pc, #184]	@ (8002954 <processusCentreTestEntrees+0xc4>)
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	2b01      	cmp	r3, #1
 800289e:	d115      	bne.n	80028cc <processusCentreTestEntrees+0x3c>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x55) != 0			//0x55 = init
 80028a0:	4b2c      	ldr	r3, [pc, #176]	@ (8002954 <processusCentreTestEntrees+0xc4>)
 80028a2:	789b      	ldrb	r3, [r3, #2]
 80028a4:	f023 0355 	bic.w	r3, r3, #85	@ 0x55
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d105      	bne.n	80028b8 <processusCentreTestEntrees+0x28>
				|| (interfacePCF8574.entreesCarte2 & ~0x30) != 0) 	//0x30 = init, sauf boutons rouge/vert
 80028ac:	4b29      	ldr	r3, [pc, #164]	@ (8002954 <processusCentreTestEntrees+0xc4>)
 80028ae:	78db      	ldrb	r3, [r3, #3]
 80028b0:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d009      	beq.n	80028cc <processusCentreTestEntrees+0x3c>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 80028b8:	4b26      	ldr	r3, [pc, #152]	@ (8002954 <processusCentreTestEntrees+0xc4>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 80028be:	4b26      	ldr	r3, [pc, #152]	@ (8002958 <processusCentreTestEntrees+0xc8>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80028c4:	4b25      	ldr	r3, [pc, #148]	@ (800295c <processusCentreTestEntrees+0xcc>)
 80028c6:	4a26      	ldr	r2, [pc, #152]	@ (8002960 <processusCentreTestEntrees+0xd0>)
 80028c8:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 80028ca:	e042      	b.n	8002952 <processusCentreTestEntrees+0xc2>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 80028cc:	4b21      	ldr	r3, [pc, #132]	@ (8002954 <processusCentreTestEntrees+0xc4>)
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d111      	bne.n	80028f8 <processusCentreTestEntrees+0x68>
 80028d4:	4b1f      	ldr	r3, [pc, #124]	@ (8002954 <processusCentreTestEntrees+0xc4>)
 80028d6:	78db      	ldrb	r3, [r3, #3]
 80028d8:	095b      	lsrs	r3, r3, #5
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	f003 0301 	and.w	r3, r3, #1
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d009      	beq.n	80028f8 <processusCentreTestEntrees+0x68>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 80028e4:	4b1b      	ldr	r3, [pc, #108]	@ (8002954 <processusCentreTestEntrees+0xc4>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 80028ea:	4b1b      	ldr	r3, [pc, #108]	@ (8002958 <processusCentreTestEntrees+0xc8>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80028f0:	4b1a      	ldr	r3, [pc, #104]	@ (800295c <processusCentreTestEntrees+0xcc>)
 80028f2:	4a1c      	ldr	r2, [pc, #112]	@ (8002964 <processusCentreTestEntrees+0xd4>)
 80028f4:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 80028f6:	e02c      	b.n	8002952 <processusCentreTestEntrees+0xc2>
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_VERT == BOUTON_APPUYE)
 80028f8:	4b16      	ldr	r3, [pc, #88]	@ (8002954 <processusCentreTestEntrees+0xc4>)
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d122      	bne.n	8002946 <processusCentreTestEntrees+0xb6>
 8002900:	4b14      	ldr	r3, [pc, #80]	@ (8002954 <processusCentreTestEntrees+0xc4>)
 8002902:	78db      	ldrb	r3, [r3, #3]
 8002904:	091b      	lsrs	r3, r3, #4
 8002906:	b2db      	uxtb	r3, r3
 8002908:	f003 0301 	and.w	r3, r3, #1
 800290c:	2b00      	cmp	r3, #0
 800290e:	d01a      	beq.n	8002946 <processusCentreTestEntrees+0xb6>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002910:	4b10      	ldr	r3, [pc, #64]	@ (8002954 <processusCentreTestEntrees+0xc4>)
 8002912:	2200      	movs	r2, #0
 8002914:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002916:	4b0f      	ldr	r3, [pc, #60]	@ (8002954 <processusCentreTestEntrees+0xc4>)
 8002918:	2201      	movs	r2, #1
 800291a:	705a      	strb	r2, [r3, #1]
		SET_EJECT_POS_ENTREE_SOLE719();
 800291c:	4b0d      	ldr	r3, [pc, #52]	@ (8002954 <processusCentreTestEntrees+0xc4>)
 800291e:	795b      	ldrb	r3, [r3, #5]
 8002920:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002924:	b2da      	uxtb	r2, r3
 8002926:	4b0b      	ldr	r3, [pc, #44]	@ (8002954 <processusCentreTestEntrees+0xc4>)
 8002928:	715a      	strb	r2, [r3, #5]
		CLEAR_EJECT_POS_SORTIE_SOLE722();
 800292a:	4b0a      	ldr	r3, [pc, #40]	@ (8002954 <processusCentreTestEntrees+0xc4>)
 800292c:	795b      	ldrb	r3, [r3, #5]
 800292e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002932:	b2da      	uxtb	r2, r3
 8002934:	4b07      	ldr	r3, [pc, #28]	@ (8002954 <processusCentreTestEntrees+0xc4>)
 8002936:	715a      	strb	r2, [r3, #5]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002938:	4b07      	ldr	r3, [pc, #28]	@ (8002958 <processusCentreTestEntrees+0xc8>)
 800293a:	2200      	movs	r2, #0
 800293c:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800293e:	4b07      	ldr	r3, [pc, #28]	@ (800295c <processusCentreTestEntrees+0xcc>)
 8002940:	4a09      	ldr	r2, [pc, #36]	@ (8002968 <processusCentreTestEntrees+0xd8>)
 8002942:	601a      	str	r2, [r3, #0]
				processusCentreTestVerinMagasin;
		return;
 8002944:	e005      	b.n	8002952 <processusCentreTestEntrees+0xc2>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 8002946:	4b03      	ldr	r3, [pc, #12]	@ (8002954 <processusCentreTestEntrees+0xc4>)
 8002948:	2200      	movs	r2, #0
 800294a:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 800294c:	4b02      	ldr	r3, [pc, #8]	@ (8002958 <processusCentreTestEntrees+0xc8>)
 800294e:	2200      	movs	r2, #0
 8002950:	701a      	strb	r2, [r3, #0]
}
 8002952:	bd80      	pop	{r7, pc}
 8002954:	200007f0 	.word	0x200007f0
 8002958:	200007dc 	.word	0x200007dc
 800295c:	20000884 	.word	0x20000884
 8002960:	08003ef1 	.word	0x08003ef1
 8002964:	080026fd 	.word	0x080026fd
 8002968:	0800296d 	.word	0x0800296d

0800296c <processusCentreTestVerinMagasin>:

void processusCentreTestVerinMagasin(void)
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0
	static uint8_t compteurVerin = 0;

	compteurVerin++;
 8002970:	4b4b      	ldr	r3, [pc, #300]	@ (8002aa0 <processusCentreTestVerinMagasin+0x134>)
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	3301      	adds	r3, #1
 8002976:	b2da      	uxtb	r2, r3
 8002978:	4b49      	ldr	r3, [pc, #292]	@ (8002aa0 <processusCentreTestVerinMagasin+0x134>)
 800297a:	701a      	strb	r2, [r3, #0]

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 800297c:	4b49      	ldr	r3, [pc, #292]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 800297e:	781b      	ldrb	r3, [r3, #0]
 8002980:	2b01      	cmp	r3, #1
 8002982:	d118      	bne.n	80029b6 <processusCentreTestVerinMagasin+0x4a>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x59) != 0			//0x59 = init, sauf poussoir = sortie
 8002984:	4b47      	ldr	r3, [pc, #284]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 8002986:	789b      	ldrb	r3, [r3, #2]
 8002988:	f023 0359 	bic.w	r3, r3, #89	@ 0x59
 800298c:	2b00      	cmp	r3, #0
 800298e:	d105      	bne.n	800299c <processusCentreTestVerinMagasin+0x30>
				|| (interfacePCF8574.entreesCarte2 & ~0x34) != 0) 	//0x30 = init sauf boutons rouge/vert, capteur optique
 8002990:	4b44      	ldr	r3, [pc, #272]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 8002992:	78db      	ldrb	r3, [r3, #3]
 8002994:	f023 0334 	bic.w	r3, r3, #52	@ 0x34
 8002998:	2b00      	cmp	r3, #0
 800299a:	d00c      	beq.n	80029b6 <processusCentreTestVerinMagasin+0x4a>
		{
			compteurVerin = 0; // reset pour prochain test
 800299c:	4b40      	ldr	r3, [pc, #256]	@ (8002aa0 <processusCentreTestVerinMagasin+0x134>)
 800299e:	2200      	movs	r2, #0
 80029a0:	701a      	strb	r2, [r3, #0]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 80029a2:	4b40      	ldr	r3, [pc, #256]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 80029a8:	4b3f      	ldr	r3, [pc, #252]	@ (8002aa8 <processusCentreTestVerinMagasin+0x13c>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80029ae:	4b3f      	ldr	r3, [pc, #252]	@ (8002aac <processusCentreTestVerinMagasin+0x140>)
 80029b0:	4a3f      	ldr	r2, [pc, #252]	@ (8002ab0 <processusCentreTestVerinMagasin+0x144>)
 80029b2:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 80029b4:	e06f      	b.n	8002a96 <processusCentreTestVerinMagasin+0x12a>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 80029b6:	4b3b      	ldr	r3, [pc, #236]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 80029b8:	781b      	ldrb	r3, [r3, #0]
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d125      	bne.n	8002a0a <processusCentreTestVerinMagasin+0x9e>
 80029be:	4b39      	ldr	r3, [pc, #228]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 80029c0:	78db      	ldrb	r3, [r3, #3]
 80029c2:	095b      	lsrs	r3, r3, #5
 80029c4:	b2db      	uxtb	r3, r3
 80029c6:	f003 0301 	and.w	r3, r3, #1
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d01d      	beq.n	8002a0a <processusCentreTestVerinMagasin+0x9e>
	{
		compteurVerin = 0; // reset pour prochain test
 80029ce:	4b34      	ldr	r3, [pc, #208]	@ (8002aa0 <processusCentreTestVerinMagasin+0x134>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 80029d4:	4b33      	ldr	r3, [pc, #204]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 80029da:	4b32      	ldr	r3, [pc, #200]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 80029dc:	2201      	movs	r2, #1
 80029de:	705a      	strb	r2, [r3, #1]
		SET_EJECT_POS_SORTIE_SOLE722();
 80029e0:	4b30      	ldr	r3, [pc, #192]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 80029e2:	795b      	ldrb	r3, [r3, #5]
 80029e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80029e8:	b2da      	uxtb	r2, r3
 80029ea:	4b2e      	ldr	r3, [pc, #184]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 80029ec:	715a      	strb	r2, [r3, #5]
		CLEAR_EJECT_POS_ENTREE_SOLE719();
 80029ee:	4b2d      	ldr	r3, [pc, #180]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 80029f0:	795b      	ldrb	r3, [r3, #5]
 80029f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80029f6:	b2da      	uxtb	r2, r3
 80029f8:	4b2a      	ldr	r3, [pc, #168]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 80029fa:	715a      	strb	r2, [r3, #5]
		interfaceADC.information = INFORMATION_TRAITEE;
 80029fc:	4b2a      	ldr	r3, [pc, #168]	@ (8002aa8 <processusCentreTestVerinMagasin+0x13c>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002a02:	4b2a      	ldr	r3, [pc, #168]	@ (8002aac <processusCentreTestVerinMagasin+0x140>)
 8002a04:	4a2b      	ldr	r2, [pc, #172]	@ (8002ab4 <processusCentreTestVerinMagasin+0x148>)
 8002a06:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8002a08:	e045      	b.n	8002a96 <processusCentreTestVerinMagasin+0x12a>
	}

	if (compteurVerin == TEMPS_MAXIMUM)
 8002a0a:	4b25      	ldr	r3, [pc, #148]	@ (8002aa0 <processusCentreTestVerinMagasin+0x134>)
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	2bc8      	cmp	r3, #200	@ 0xc8
 8002a10:	d10e      	bne.n	8002a30 <processusCentreTestVerinMagasin+0xc4>
	{
		SET_EJECT_POS_SORTIE_SOLE722();
 8002a12:	4b24      	ldr	r3, [pc, #144]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 8002a14:	795b      	ldrb	r3, [r3, #5]
 8002a16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a1a:	b2da      	uxtb	r2, r3
 8002a1c:	4b21      	ldr	r3, [pc, #132]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 8002a1e:	715a      	strb	r2, [r3, #5]
		CLEAR_EJECT_POS_ENTREE_SOLE719();
 8002a20:	4b20      	ldr	r3, [pc, #128]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 8002a22:	795b      	ldrb	r3, [r3, #5]
 8002a24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002a28:	b2da      	uxtb	r2, r3
 8002a2a:	4b1e      	ldr	r3, [pc, #120]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 8002a2c:	715a      	strb	r2, [r3, #5]
		return;
 8002a2e:	e032      	b.n	8002a96 <processusCentreTestVerinMagasin+0x12a>
	}

	if (compteurVerin > TEMPS_MAXIMUM)
 8002a30:	4b1b      	ldr	r3, [pc, #108]	@ (8002aa0 <processusCentreTestVerinMagasin+0x134>)
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	2bc8      	cmp	r3, #200	@ 0xc8
 8002a36:	d928      	bls.n	8002a8a <processusCentreTestVerinMagasin+0x11e>
	{
		if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_VERT == BOUTON_APPUYE)
 8002a38:	4b1a      	ldr	r3, [pc, #104]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d124      	bne.n	8002a8a <processusCentreTestVerinMagasin+0x11e>
 8002a40:	4b18      	ldr	r3, [pc, #96]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 8002a42:	78db      	ldrb	r3, [r3, #3]
 8002a44:	091b      	lsrs	r3, r3, #4
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	f003 0301 	and.w	r3, r3, #1
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d01c      	beq.n	8002a8a <processusCentreTestVerinMagasin+0x11e>
		{
			compteurVerin = 0; // reset pour prochain test
 8002a50:	4b13      	ldr	r3, [pc, #76]	@ (8002aa0 <processusCentreTestVerinMagasin+0x134>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	701a      	strb	r2, [r3, #0]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8002a56:	4b13      	ldr	r3, [pc, #76]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	701a      	strb	r2, [r3, #0]
			interfacePCF8574.requete = REQUETE_ACTIVE;
 8002a5c:	4b11      	ldr	r3, [pc, #68]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 8002a5e:	2201      	movs	r2, #1
 8002a60:	705a      	strb	r2, [r3, #1]
			SET_ELEV_HAUT_SOLE716();
 8002a62:	4b10      	ldr	r3, [pc, #64]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 8002a64:	795b      	ldrb	r3, [r3, #5]
 8002a66:	f023 0320 	bic.w	r3, r3, #32
 8002a6a:	b2da      	uxtb	r2, r3
 8002a6c:	4b0d      	ldr	r3, [pc, #52]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 8002a6e:	715a      	strb	r2, [r3, #5]
			CLEAR_ELEV_BAS_SOLE713();
 8002a70:	4b0c      	ldr	r3, [pc, #48]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 8002a72:	795b      	ldrb	r3, [r3, #5]
 8002a74:	f043 0310 	orr.w	r3, r3, #16
 8002a78:	b2da      	uxtb	r2, r3
 8002a7a:	4b0a      	ldr	r3, [pc, #40]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 8002a7c:	715a      	strb	r2, [r3, #5]
			interfaceADC.information = INFORMATION_TRAITEE;
 8002a7e:	4b0a      	ldr	r3, [pc, #40]	@ (8002aa8 <processusCentreTestVerinMagasin+0x13c>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002a84:	4b09      	ldr	r3, [pc, #36]	@ (8002aac <processusCentreTestVerinMagasin+0x140>)
 8002a86:	4a0c      	ldr	r2, [pc, #48]	@ (8002ab8 <processusCentreTestVerinMagasin+0x14c>)
 8002a88:	601a      	str	r2, [r3, #0]
					processusCentreTestElevateur;
		}
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 8002a8a:	4b06      	ldr	r3, [pc, #24]	@ (8002aa4 <processusCentreTestVerinMagasin+0x138>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 8002a90:	4b05      	ldr	r3, [pc, #20]	@ (8002aa8 <processusCentreTestVerinMagasin+0x13c>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	701a      	strb	r2, [r3, #0]
}
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	20000875 	.word	0x20000875
 8002aa4:	200007f0 	.word	0x200007f0
 8002aa8:	200007dc 	.word	0x200007dc
 8002aac:	20000884 	.word	0x20000884
 8002ab0:	08003ef1 	.word	0x08003ef1
 8002ab4:	080026fd 	.word	0x080026fd
 8002ab8:	08002abd 	.word	0x08002abd

08002abc <processusCentreTestElevateur>:

void processusCentreTestElevateur(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	af00      	add	r7, sp, #0
	static uint8_t compteurElevateur = 0;

	processusCentreTestClignoteLED();
 8002ac0:	f7ff fea2 	bl	8002808 <processusCentreTestClignoteLED>

	compteurElevateur++;
 8002ac4:	4b38      	ldr	r3, [pc, #224]	@ (8002ba8 <processusCentreTestElevateur+0xec>)
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	3301      	adds	r3, #1
 8002aca:	b2da      	uxtb	r2, r3
 8002acc:	4b36      	ldr	r3, [pc, #216]	@ (8002ba8 <processusCentreTestElevateur+0xec>)
 8002ace:	701a      	strb	r2, [r3, #0]

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8002ad0:	4b36      	ldr	r3, [pc, #216]	@ (8002bac <processusCentreTestElevateur+0xf0>)
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d118      	bne.n	8002b0a <processusCentreTestElevateur+0x4e>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x7D) != 0			//0x75 = init, sauf elevateur = haut
 8002ad8:	4b34      	ldr	r3, [pc, #208]	@ (8002bac <processusCentreTestElevateur+0xf0>)
 8002ada:	789b      	ldrb	r3, [r3, #2]
 8002adc:	f023 037d 	bic.w	r3, r3, #125	@ 0x7d
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d105      	bne.n	8002af0 <processusCentreTestElevateur+0x34>
				|| (interfacePCF8574.entreesCarte2 & ~0x35) != 0) 	//0x30 = init sauf boutons rouge/vert
 8002ae4:	4b31      	ldr	r3, [pc, #196]	@ (8002bac <processusCentreTestElevateur+0xf0>)
 8002ae6:	78db      	ldrb	r3, [r3, #3]
 8002ae8:	f023 0335 	bic.w	r3, r3, #53	@ 0x35
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d00c      	beq.n	8002b0a <processusCentreTestElevateur+0x4e>
		{
			compteurElevateur = 0; // reset prochain test
 8002af0:	4b2d      	ldr	r3, [pc, #180]	@ (8002ba8 <processusCentreTestElevateur+0xec>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	701a      	strb	r2, [r3, #0]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8002af6:	4b2d      	ldr	r3, [pc, #180]	@ (8002bac <processusCentreTestElevateur+0xf0>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8002afc:	4b2c      	ldr	r3, [pc, #176]	@ (8002bb0 <processusCentreTestElevateur+0xf4>)
 8002afe:	2200      	movs	r2, #0
 8002b00:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002b02:	4b2c      	ldr	r3, [pc, #176]	@ (8002bb4 <processusCentreTestElevateur+0xf8>)
 8002b04:	4a2c      	ldr	r2, [pc, #176]	@ (8002bb8 <processusCentreTestElevateur+0xfc>)
 8002b06:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8002b08:	e04c      	b.n	8002ba4 <processusCentreTestElevateur+0xe8>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8002b0a:	4b28      	ldr	r3, [pc, #160]	@ (8002bac <processusCentreTestElevateur+0xf0>)
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d114      	bne.n	8002b3c <processusCentreTestElevateur+0x80>
 8002b12:	4b26      	ldr	r3, [pc, #152]	@ (8002bac <processusCentreTestElevateur+0xf0>)
 8002b14:	78db      	ldrb	r3, [r3, #3]
 8002b16:	095b      	lsrs	r3, r3, #5
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	f003 0301 	and.w	r3, r3, #1
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d00c      	beq.n	8002b3c <processusCentreTestElevateur+0x80>
	{
		compteurElevateur = 0; // reset prochain test
 8002b22:	4b21      	ldr	r3, [pc, #132]	@ (8002ba8 <processusCentreTestElevateur+0xec>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002b28:	4b20      	ldr	r3, [pc, #128]	@ (8002bac <processusCentreTestElevateur+0xf0>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002b2e:	4b20      	ldr	r3, [pc, #128]	@ (8002bb0 <processusCentreTestElevateur+0xf4>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002b34:	4b1f      	ldr	r3, [pc, #124]	@ (8002bb4 <processusCentreTestElevateur+0xf8>)
 8002b36:	4a21      	ldr	r2, [pc, #132]	@ (8002bbc <processusCentreTestElevateur+0x100>)
 8002b38:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8002b3a:	e033      	b.n	8002ba4 <processusCentreTestElevateur+0xe8>
	}

	if (compteurElevateur >= TEMPS_MAXIMUM && ELEVATEUR_HAUT != 0)
 8002b3c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ba8 <processusCentreTestElevateur+0xec>)
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	2bc7      	cmp	r3, #199	@ 0xc7
 8002b42:	d929      	bls.n	8002b98 <processusCentreTestElevateur+0xdc>
 8002b44:	4b19      	ldr	r3, [pc, #100]	@ (8002bac <processusCentreTestElevateur+0xf0>)
 8002b46:	789b      	ldrb	r3, [r3, #2]
 8002b48:	095b      	lsrs	r3, r3, #5
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	f003 0301 	and.w	r3, r3, #1
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d021      	beq.n	8002b98 <processusCentreTestElevateur+0xdc>
	{
		compteurElevateur = 0; // reset prochain test
 8002b54:	4b14      	ldr	r3, [pc, #80]	@ (8002ba8 <processusCentreTestElevateur+0xec>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002b5a:	4b14      	ldr	r3, [pc, #80]	@ (8002bac <processusCentreTestElevateur+0xf0>)
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	705a      	strb	r2, [r3, #1]
		CLEAR_ELEV_HAUT_SOLE716();
 8002b60:	4b12      	ldr	r3, [pc, #72]	@ (8002bac <processusCentreTestElevateur+0xf0>)
 8002b62:	795b      	ldrb	r3, [r3, #5]
 8002b64:	f043 0320 	orr.w	r3, r3, #32
 8002b68:	b2da      	uxtb	r2, r3
 8002b6a:	4b10      	ldr	r3, [pc, #64]	@ (8002bac <processusCentreTestElevateur+0xf0>)
 8002b6c:	715a      	strb	r2, [r3, #5]
		SET_ELEV_BAS_SOLE713();
 8002b6e:	4b0f      	ldr	r3, [pc, #60]	@ (8002bac <processusCentreTestElevateur+0xf0>)
 8002b70:	795b      	ldrb	r3, [r3, #5]
 8002b72:	f023 0310 	bic.w	r3, r3, #16
 8002b76:	b2da      	uxtb	r2, r3
 8002b78:	4b0c      	ldr	r3, [pc, #48]	@ (8002bac <processusCentreTestElevateur+0xf0>)
 8002b7a:	715a      	strb	r2, [r3, #5]
		SET_RELAIS_MOTEUR_CONVOYEUR();
 8002b7c:	4b0b      	ldr	r3, [pc, #44]	@ (8002bac <processusCentreTestElevateur+0xf0>)
 8002b7e:	799b      	ldrb	r3, [r3, #6]
 8002b80:	f023 0302 	bic.w	r3, r3, #2
 8002b84:	b2da      	uxtb	r2, r3
 8002b86:	4b09      	ldr	r3, [pc, #36]	@ (8002bac <processusCentreTestElevateur+0xf0>)
 8002b88:	719a      	strb	r2, [r3, #6]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002b8a:	4b09      	ldr	r3, [pc, #36]	@ (8002bb0 <processusCentreTestElevateur+0xf4>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002b90:	4b08      	ldr	r3, [pc, #32]	@ (8002bb4 <processusCentreTestElevateur+0xf8>)
 8002b92:	4a0b      	ldr	r2, [pc, #44]	@ (8002bc0 <processusCentreTestElevateur+0x104>)
 8002b94:	601a      	str	r2, [r3, #0]
				processusCentreTestConvoyeur;
		return;
 8002b96:	e005      	b.n	8002ba4 <processusCentreTestElevateur+0xe8>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 8002b98:	4b04      	ldr	r3, [pc, #16]	@ (8002bac <processusCentreTestElevateur+0xf0>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 8002b9e:	4b04      	ldr	r3, [pc, #16]	@ (8002bb0 <processusCentreTestElevateur+0xf4>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	701a      	strb	r2, [r3, #0]
}
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	20000876 	.word	0x20000876
 8002bac:	200007f0 	.word	0x200007f0
 8002bb0:	200007dc 	.word	0x200007dc
 8002bb4:	20000884 	.word	0x20000884
 8002bb8:	08003ef1 	.word	0x08003ef1
 8002bbc:	080026fd 	.word	0x080026fd
 8002bc0:	08002bc5 	.word	0x08002bc5

08002bc4 <processusCentreTestConvoyeur>:

void processusCentreTestConvoyeur(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	af00      	add	r7, sp, #0
	processusCentreTestClignoteLED();
 8002bc8:	f7ff fe1e 	bl	8002808 <processusCentreTestClignoteLED>

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8002bcc:	4b32      	ldr	r3, [pc, #200]	@ (8002c98 <processusCentreTestConvoyeur+0xd4>)
 8002bce:	781b      	ldrb	r3, [r3, #0]
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d113      	bne.n	8002bfc <processusCentreTestConvoyeur+0x38>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x75) != 0			//0x75 = init, convoyeur pas de sortie; suppose que temps elevateur = haut trop grand pour
 8002bd4:	4b30      	ldr	r3, [pc, #192]	@ (8002c98 <processusCentreTestConvoyeur+0xd4>)
 8002bd6:	789b      	ldrb	r3, [r3, #2]
 8002bd8:	f023 0375 	bic.w	r3, r3, #117	@ 0x75
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d103      	bne.n	8002be8 <processusCentreTestConvoyeur+0x24>
				|| (interfacePCF8574.entreesCarte2 & ~0x3F) != 0) 	//0x30 = init sauf boutons rouge/vert|  detecter avant prochaine phase
 8002be0:	4b2d      	ldr	r3, [pc, #180]	@ (8002c98 <processusCentreTestConvoyeur+0xd4>)
 8002be2:	78db      	ldrb	r3, [r3, #3]
 8002be4:	2b3f      	cmp	r3, #63	@ 0x3f
 8002be6:	d909      	bls.n	8002bfc <processusCentreTestConvoyeur+0x38>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8002be8:	4b2b      	ldr	r3, [pc, #172]	@ (8002c98 <processusCentreTestConvoyeur+0xd4>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8002bee:	4b2b      	ldr	r3, [pc, #172]	@ (8002c9c <processusCentreTestConvoyeur+0xd8>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002bf4:	4b2a      	ldr	r3, [pc, #168]	@ (8002ca0 <processusCentreTestConvoyeur+0xdc>)
 8002bf6:	4a2b      	ldr	r2, [pc, #172]	@ (8002ca4 <processusCentreTestConvoyeur+0xe0>)
 8002bf8:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8002bfa:	e04c      	b.n	8002c96 <processusCentreTestConvoyeur+0xd2>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8002bfc:	4b26      	ldr	r3, [pc, #152]	@ (8002c98 <processusCentreTestConvoyeur+0xd4>)
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	2b01      	cmp	r3, #1
 8002c02:	d11b      	bne.n	8002c3c <processusCentreTestConvoyeur+0x78>
 8002c04:	4b24      	ldr	r3, [pc, #144]	@ (8002c98 <processusCentreTestConvoyeur+0xd4>)
 8002c06:	78db      	ldrb	r3, [r3, #3]
 8002c08:	095b      	lsrs	r3, r3, #5
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	f003 0301 	and.w	r3, r3, #1
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d013      	beq.n	8002c3c <processusCentreTestConvoyeur+0x78>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002c14:	4b20      	ldr	r3, [pc, #128]	@ (8002c98 <processusCentreTestConvoyeur+0xd4>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002c1a:	4b1f      	ldr	r3, [pc, #124]	@ (8002c98 <processusCentreTestConvoyeur+0xd4>)
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	705a      	strb	r2, [r3, #1]
		CLEAR_RELAIS_MOTEUR_CONVOYEUR();
 8002c20:	4b1d      	ldr	r3, [pc, #116]	@ (8002c98 <processusCentreTestConvoyeur+0xd4>)
 8002c22:	799b      	ldrb	r3, [r3, #6]
 8002c24:	f043 0302 	orr.w	r3, r3, #2
 8002c28:	b2da      	uxtb	r2, r3
 8002c2a:	4b1b      	ldr	r3, [pc, #108]	@ (8002c98 <processusCentreTestConvoyeur+0xd4>)
 8002c2c:	719a      	strb	r2, [r3, #6]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002c2e:	4b1b      	ldr	r3, [pc, #108]	@ (8002c9c <processusCentreTestConvoyeur+0xd8>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002c34:	4b1a      	ldr	r3, [pc, #104]	@ (8002ca0 <processusCentreTestConvoyeur+0xdc>)
 8002c36:	4a1c      	ldr	r2, [pc, #112]	@ (8002ca8 <processusCentreTestConvoyeur+0xe4>)
 8002c38:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8002c3a:	e02c      	b.n	8002c96 <processusCentreTestConvoyeur+0xd2>
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_VERT == BOUTON_APPUYE)
 8002c3c:	4b16      	ldr	r3, [pc, #88]	@ (8002c98 <processusCentreTestConvoyeur+0xd4>)
 8002c3e:	781b      	ldrb	r3, [r3, #0]
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d122      	bne.n	8002c8a <processusCentreTestConvoyeur+0xc6>
 8002c44:	4b14      	ldr	r3, [pc, #80]	@ (8002c98 <processusCentreTestConvoyeur+0xd4>)
 8002c46:	78db      	ldrb	r3, [r3, #3]
 8002c48:	091b      	lsrs	r3, r3, #4
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	f003 0301 	and.w	r3, r3, #1
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d01a      	beq.n	8002c8a <processusCentreTestConvoyeur+0xc6>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002c54:	4b10      	ldr	r3, [pc, #64]	@ (8002c98 <processusCentreTestConvoyeur+0xd4>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002c5a:	4b0f      	ldr	r3, [pc, #60]	@ (8002c98 <processusCentreTestConvoyeur+0xd4>)
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	705a      	strb	r2, [r3, #1]
		CLEAR_RELAIS_MOTEUR_CONVOYEUR();
 8002c60:	4b0d      	ldr	r3, [pc, #52]	@ (8002c98 <processusCentreTestConvoyeur+0xd4>)
 8002c62:	799b      	ldrb	r3, [r3, #6]
 8002c64:	f043 0302 	orr.w	r3, r3, #2
 8002c68:	b2da      	uxtb	r2, r3
 8002c6a:	4b0b      	ldr	r3, [pc, #44]	@ (8002c98 <processusCentreTestConvoyeur+0xd4>)
 8002c6c:	719a      	strb	r2, [r3, #6]
		SET_POUSSOIR_POS_SORTIE_SOLE725();
 8002c6e:	4b0a      	ldr	r3, [pc, #40]	@ (8002c98 <processusCentreTestConvoyeur+0xd4>)
 8002c70:	799b      	ldrb	r3, [r3, #6]
 8002c72:	f023 0301 	bic.w	r3, r3, #1
 8002c76:	b2da      	uxtb	r2, r3
 8002c78:	4b07      	ldr	r3, [pc, #28]	@ (8002c98 <processusCentreTestConvoyeur+0xd4>)
 8002c7a:	719a      	strb	r2, [r3, #6]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002c7c:	4b07      	ldr	r3, [pc, #28]	@ (8002c9c <processusCentreTestConvoyeur+0xd8>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002c82:	4b07      	ldr	r3, [pc, #28]	@ (8002ca0 <processusCentreTestConvoyeur+0xdc>)
 8002c84:	4a09      	ldr	r2, [pc, #36]	@ (8002cac <processusCentreTestConvoyeur+0xe8>)
 8002c86:	601a      	str	r2, [r3, #0]
				processusCentreTestEjecteur;
		return;
 8002c88:	e005      	b.n	8002c96 <processusCentreTestConvoyeur+0xd2>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 8002c8a:	4b03      	ldr	r3, [pc, #12]	@ (8002c98 <processusCentreTestConvoyeur+0xd4>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 8002c90:	4b02      	ldr	r3, [pc, #8]	@ (8002c9c <processusCentreTestConvoyeur+0xd8>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	701a      	strb	r2, [r3, #0]
}
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	200007f0 	.word	0x200007f0
 8002c9c:	200007dc 	.word	0x200007dc
 8002ca0:	20000884 	.word	0x20000884
 8002ca4:	08003ef1 	.word	0x08003ef1
 8002ca8:	080026fd 	.word	0x080026fd
 8002cac:	08002cb1 	.word	0x08002cb1

08002cb0 <processusCentreTestEjecteur>:

void processusCentreTestEjecteur(void)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	af00      	add	r7, sp, #0
	static uint8_t compteurEjecteur = 0;

	processusCentreTestClignoteLED();
 8002cb4:	f7ff fda8 	bl	8002808 <processusCentreTestClignoteLED>

	compteurEjecteur++;
 8002cb8:	4b3b      	ldr	r3, [pc, #236]	@ (8002da8 <processusCentreTestEjecteur+0xf8>)
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	b2da      	uxtb	r2, r3
 8002cc0:	4b39      	ldr	r3, [pc, #228]	@ (8002da8 <processusCentreTestEjecteur+0xf8>)
 8002cc2:	701a      	strb	r2, [r3, #0]

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8002cc4:	4b39      	ldr	r3, [pc, #228]	@ (8002dac <processusCentreTestEjecteur+0xfc>)
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d118      	bne.n	8002cfe <processusCentreTestEjecteur+0x4e>
	{		//CHANGER POUR VRAI TEST -> 0x59??
		if ((interfacePCF8574.entreesCarte1 & ~0x95) != 0			//0x59 = init, sauf ejecteur = sortie
 8002ccc:	4b37      	ldr	r3, [pc, #220]	@ (8002dac <processusCentreTestEjecteur+0xfc>)
 8002cce:	789b      	ldrb	r3, [r3, #2]
 8002cd0:	f023 0395 	bic.w	r3, r3, #149	@ 0x95
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d105      	bne.n	8002ce4 <processusCentreTestEjecteur+0x34>
				|| (interfacePCF8574.entreesCarte2 & ~0x30) != 0) 	//0x30 = init sauf boutons rouge/vert
 8002cd8:	4b34      	ldr	r3, [pc, #208]	@ (8002dac <processusCentreTestEjecteur+0xfc>)
 8002cda:	78db      	ldrb	r3, [r3, #3]
 8002cdc:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d00c      	beq.n	8002cfe <processusCentreTestEjecteur+0x4e>
		{
			compteurEjecteur = 0; // reset prochain test
 8002ce4:	4b30      	ldr	r3, [pc, #192]	@ (8002da8 <processusCentreTestEjecteur+0xf8>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	701a      	strb	r2, [r3, #0]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8002cea:	4b30      	ldr	r3, [pc, #192]	@ (8002dac <processusCentreTestEjecteur+0xfc>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8002cf0:	4b2f      	ldr	r3, [pc, #188]	@ (8002db0 <processusCentreTestEjecteur+0x100>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002cf6:	4b2f      	ldr	r3, [pc, #188]	@ (8002db4 <processusCentreTestEjecteur+0x104>)
 8002cf8:	4a2f      	ldr	r2, [pc, #188]	@ (8002db8 <processusCentreTestEjecteur+0x108>)
 8002cfa:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8002cfc:	e052      	b.n	8002da4 <processusCentreTestEjecteur+0xf4>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8002cfe:	4b2b      	ldr	r3, [pc, #172]	@ (8002dac <processusCentreTestEjecteur+0xfc>)
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d11e      	bne.n	8002d44 <processusCentreTestEjecteur+0x94>
 8002d06:	4b29      	ldr	r3, [pc, #164]	@ (8002dac <processusCentreTestEjecteur+0xfc>)
 8002d08:	78db      	ldrb	r3, [r3, #3]
 8002d0a:	095b      	lsrs	r3, r3, #5
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	f003 0301 	and.w	r3, r3, #1
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d016      	beq.n	8002d44 <processusCentreTestEjecteur+0x94>
	{
		compteurEjecteur = 0; // reset prochain test
 8002d16:	4b24      	ldr	r3, [pc, #144]	@ (8002da8 <processusCentreTestEjecteur+0xf8>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002d1c:	4b23      	ldr	r3, [pc, #140]	@ (8002dac <processusCentreTestEjecteur+0xfc>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002d22:	4b22      	ldr	r3, [pc, #136]	@ (8002dac <processusCentreTestEjecteur+0xfc>)
 8002d24:	2201      	movs	r2, #1
 8002d26:	705a      	strb	r2, [r3, #1]
		CLEAR_POUSSOIR_POS_SORTIE_SOLE725();
 8002d28:	4b20      	ldr	r3, [pc, #128]	@ (8002dac <processusCentreTestEjecteur+0xfc>)
 8002d2a:	799b      	ldrb	r3, [r3, #6]
 8002d2c:	f043 0301 	orr.w	r3, r3, #1
 8002d30:	b2da      	uxtb	r2, r3
 8002d32:	4b1e      	ldr	r3, [pc, #120]	@ (8002dac <processusCentreTestEjecteur+0xfc>)
 8002d34:	719a      	strb	r2, [r3, #6]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002d36:	4b1e      	ldr	r3, [pc, #120]	@ (8002db0 <processusCentreTestEjecteur+0x100>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8002db4 <processusCentreTestEjecteur+0x104>)
 8002d3e:	4a1f      	ldr	r2, [pc, #124]	@ (8002dbc <processusCentreTestEjecteur+0x10c>)
 8002d40:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8002d42:	e02f      	b.n	8002da4 <processusCentreTestEjecteur+0xf4>
	}

	if (compteurEjecteur >= TEMPS_MAXIMUM && POUSSOIR_POS_SORTIE != 0)
 8002d44:	4b18      	ldr	r3, [pc, #96]	@ (8002da8 <processusCentreTestEjecteur+0xf8>)
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	2bc7      	cmp	r3, #199	@ 0xc7
 8002d4a:	d925      	bls.n	8002d98 <processusCentreTestEjecteur+0xe8>
 8002d4c:	4b17      	ldr	r3, [pc, #92]	@ (8002dac <processusCentreTestEjecteur+0xfc>)
 8002d4e:	789b      	ldrb	r3, [r3, #2]
 8002d50:	09db      	lsrs	r3, r3, #7
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	f003 0301 	and.w	r3, r3, #1
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d01d      	beq.n	8002d98 <processusCentreTestEjecteur+0xe8>
	{
		compteurEjecteur = 0; // reset prochain test
 8002d5c:	4b12      	ldr	r3, [pc, #72]	@ (8002da8 <processusCentreTestEjecteur+0xf8>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002d62:	4b12      	ldr	r3, [pc, #72]	@ (8002dac <processusCentreTestEjecteur+0xfc>)
 8002d64:	2200      	movs	r2, #0
 8002d66:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002d68:	4b10      	ldr	r3, [pc, #64]	@ (8002dac <processusCentreTestEjecteur+0xfc>)
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	705a      	strb	r2, [r3, #1]
		CLEAR_POUSSOIR_POS_SORTIE_SOLE725();
 8002d6e:	4b0f      	ldr	r3, [pc, #60]	@ (8002dac <processusCentreTestEjecteur+0xfc>)
 8002d70:	799b      	ldrb	r3, [r3, #6]
 8002d72:	f043 0301 	orr.w	r3, r3, #1
 8002d76:	b2da      	uxtb	r2, r3
 8002d78:	4b0c      	ldr	r3, [pc, #48]	@ (8002dac <processusCentreTestEjecteur+0xfc>)
 8002d7a:	719a      	strb	r2, [r3, #6]
		SET_VACCUM_SOLE710();
 8002d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8002dac <processusCentreTestEjecteur+0xfc>)
 8002d7e:	795b      	ldrb	r3, [r3, #5]
 8002d80:	f023 0308 	bic.w	r3, r3, #8
 8002d84:	b2da      	uxtb	r2, r3
 8002d86:	4b09      	ldr	r3, [pc, #36]	@ (8002dac <processusCentreTestEjecteur+0xfc>)
 8002d88:	715a      	strb	r2, [r3, #5]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002d8a:	4b09      	ldr	r3, [pc, #36]	@ (8002db0 <processusCentreTestEjecteur+0x100>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002d90:	4b08      	ldr	r3, [pc, #32]	@ (8002db4 <processusCentreTestEjecteur+0x104>)
 8002d92:	4a0b      	ldr	r2, [pc, #44]	@ (8002dc0 <processusCentreTestEjecteur+0x110>)
 8002d94:	601a      	str	r2, [r3, #0]
				processusCentreTestVentouseVaccum;
		return;
 8002d96:	e005      	b.n	8002da4 <processusCentreTestEjecteur+0xf4>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 8002d98:	4b04      	ldr	r3, [pc, #16]	@ (8002dac <processusCentreTestEjecteur+0xfc>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 8002d9e:	4b04      	ldr	r3, [pc, #16]	@ (8002db0 <processusCentreTestEjecteur+0x100>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	701a      	strb	r2, [r3, #0]
}
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	20000877 	.word	0x20000877
 8002dac:	200007f0 	.word	0x200007f0
 8002db0:	200007dc 	.word	0x200007dc
 8002db4:	20000884 	.word	0x20000884
 8002db8:	08003ef1 	.word	0x08003ef1
 8002dbc:	080026fd 	.word	0x080026fd
 8002dc0:	08002dc5 	.word	0x08002dc5

08002dc4 <processusCentreTestVentouseVaccum>:

void processusCentreTestVentouseVaccum(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	af00      	add	r7, sp, #0
	processusCentreTestClignoteLED();
 8002dc8:	f7ff fd1e 	bl	8002808 <processusCentreTestClignoteLED>

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8002dcc:	4b37      	ldr	r3, [pc, #220]	@ (8002eac <processusCentreTestVentouseVaccum+0xe8>)
 8002dce:	781b      	ldrb	r3, [r3, #0]
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d115      	bne.n	8002e00 <processusCentreTestVentouseVaccum+0x3c>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x55) != 0			//0x55 = init
 8002dd4:	4b35      	ldr	r3, [pc, #212]	@ (8002eac <processusCentreTestVentouseVaccum+0xe8>)
 8002dd6:	789b      	ldrb	r3, [r3, #2]
 8002dd8:	f023 0355 	bic.w	r3, r3, #85	@ 0x55
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d105      	bne.n	8002dec <processusCentreTestVentouseVaccum+0x28>
				|| (interfacePCF8574.entreesCarte2 & ~0x70) != 0)	//0x70 = init, sauf boutons rouge/vert et vaccum ventouse
 8002de0:	4b32      	ldr	r3, [pc, #200]	@ (8002eac <processusCentreTestVentouseVaccum+0xe8>)
 8002de2:	78db      	ldrb	r3, [r3, #3]
 8002de4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d009      	beq.n	8002e00 <processusCentreTestVentouseVaccum+0x3c>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8002dec:	4b2f      	ldr	r3, [pc, #188]	@ (8002eac <processusCentreTestVentouseVaccum+0xe8>)
 8002dee:	2200      	movs	r2, #0
 8002df0:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8002df2:	4b2f      	ldr	r3, [pc, #188]	@ (8002eb0 <processusCentreTestVentouseVaccum+0xec>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002df8:	4b2e      	ldr	r3, [pc, #184]	@ (8002eb4 <processusCentreTestVentouseVaccum+0xf0>)
 8002dfa:	4a2f      	ldr	r2, [pc, #188]	@ (8002eb8 <processusCentreTestVentouseVaccum+0xf4>)
 8002dfc:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8002dfe:	e053      	b.n	8002ea8 <processusCentreTestVentouseVaccum+0xe4>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8002e00:	4b2a      	ldr	r3, [pc, #168]	@ (8002eac <processusCentreTestVentouseVaccum+0xe8>)
 8002e02:	781b      	ldrb	r3, [r3, #0]
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d11b      	bne.n	8002e40 <processusCentreTestVentouseVaccum+0x7c>
 8002e08:	4b28      	ldr	r3, [pc, #160]	@ (8002eac <processusCentreTestVentouseVaccum+0xe8>)
 8002e0a:	78db      	ldrb	r3, [r3, #3]
 8002e0c:	095b      	lsrs	r3, r3, #5
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	f003 0301 	and.w	r3, r3, #1
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d013      	beq.n	8002e40 <processusCentreTestVentouseVaccum+0x7c>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002e18:	4b24      	ldr	r3, [pc, #144]	@ (8002eac <processusCentreTestVentouseVaccum+0xe8>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002e1e:	4b23      	ldr	r3, [pc, #140]	@ (8002eac <processusCentreTestVentouseVaccum+0xe8>)
 8002e20:	2201      	movs	r2, #1
 8002e22:	705a      	strb	r2, [r3, #1]
		CLEAR_VACCUM_SOLE710();
 8002e24:	4b21      	ldr	r3, [pc, #132]	@ (8002eac <processusCentreTestVentouseVaccum+0xe8>)
 8002e26:	795b      	ldrb	r3, [r3, #5]
 8002e28:	f043 0308 	orr.w	r3, r3, #8
 8002e2c:	b2da      	uxtb	r2, r3
 8002e2e:	4b1f      	ldr	r3, [pc, #124]	@ (8002eac <processusCentreTestVentouseVaccum+0xe8>)
 8002e30:	715a      	strb	r2, [r3, #5]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002e32:	4b1f      	ldr	r3, [pc, #124]	@ (8002eb0 <processusCentreTestVentouseVaccum+0xec>)
 8002e34:	2200      	movs	r2, #0
 8002e36:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002e38:	4b1e      	ldr	r3, [pc, #120]	@ (8002eb4 <processusCentreTestVentouseVaccum+0xf0>)
 8002e3a:	4a20      	ldr	r2, [pc, #128]	@ (8002ebc <processusCentreTestVentouseVaccum+0xf8>)
 8002e3c:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8002e3e:	e033      	b.n	8002ea8 <processusCentreTestVentouseVaccum+0xe4>
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_VERT == BOUTON_APPUYE)
 8002e40:	4b1a      	ldr	r3, [pc, #104]	@ (8002eac <processusCentreTestVentouseVaccum+0xe8>)
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d129      	bne.n	8002e9c <processusCentreTestVentouseVaccum+0xd8>
 8002e48:	4b18      	ldr	r3, [pc, #96]	@ (8002eac <processusCentreTestVentouseVaccum+0xe8>)
 8002e4a:	78db      	ldrb	r3, [r3, #3]
 8002e4c:	091b      	lsrs	r3, r3, #4
 8002e4e:	b2db      	uxtb	r3, r3
 8002e50:	f003 0301 	and.w	r3, r3, #1
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d021      	beq.n	8002e9c <processusCentreTestVentouseVaccum+0xd8>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002e58:	4b14      	ldr	r3, [pc, #80]	@ (8002eac <processusCentreTestVentouseVaccum+0xe8>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002e5e:	4b13      	ldr	r3, [pc, #76]	@ (8002eac <processusCentreTestVentouseVaccum+0xe8>)
 8002e60:	2201      	movs	r2, #1
 8002e62:	705a      	strb	r2, [r3, #1]
		CLEAR_VACCUM_SOLE710();
 8002e64:	4b11      	ldr	r3, [pc, #68]	@ (8002eac <processusCentreTestVentouseVaccum+0xe8>)
 8002e66:	795b      	ldrb	r3, [r3, #5]
 8002e68:	f043 0308 	orr.w	r3, r3, #8
 8002e6c:	b2da      	uxtb	r2, r3
 8002e6e:	4b0f      	ldr	r3, [pc, #60]	@ (8002eac <processusCentreTestVentouseVaccum+0xe8>)
 8002e70:	715a      	strb	r2, [r3, #5]
		SET_VENTOUSE_BAS_SOLE704();
 8002e72:	4b0e      	ldr	r3, [pc, #56]	@ (8002eac <processusCentreTestVentouseVaccum+0xe8>)
 8002e74:	795b      	ldrb	r3, [r3, #5]
 8002e76:	f023 0302 	bic.w	r3, r3, #2
 8002e7a:	b2da      	uxtb	r2, r3
 8002e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8002eac <processusCentreTestVentouseVaccum+0xe8>)
 8002e7e:	715a      	strb	r2, [r3, #5]
		CLEAR_VENTOUSE_HAUT_SOLE707();
 8002e80:	4b0a      	ldr	r3, [pc, #40]	@ (8002eac <processusCentreTestVentouseVaccum+0xe8>)
 8002e82:	795b      	ldrb	r3, [r3, #5]
 8002e84:	f043 0304 	orr.w	r3, r3, #4
 8002e88:	b2da      	uxtb	r2, r3
 8002e8a:	4b08      	ldr	r3, [pc, #32]	@ (8002eac <processusCentreTestVentouseVaccum+0xe8>)
 8002e8c:	715a      	strb	r2, [r3, #5]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002e8e:	4b08      	ldr	r3, [pc, #32]	@ (8002eb0 <processusCentreTestVentouseVaccum+0xec>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002e94:	4b07      	ldr	r3, [pc, #28]	@ (8002eb4 <processusCentreTestVentouseVaccum+0xf0>)
 8002e96:	4a0a      	ldr	r2, [pc, #40]	@ (8002ec0 <processusCentreTestVentouseVaccum+0xfc>)
 8002e98:	601a      	str	r2, [r3, #0]
				processusCentreTestVentouseHauteur;
		return;
 8002e9a:	e005      	b.n	8002ea8 <processusCentreTestVentouseVaccum+0xe4>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 8002e9c:	4b03      	ldr	r3, [pc, #12]	@ (8002eac <processusCentreTestVentouseVaccum+0xe8>)
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 8002ea2:	4b03      	ldr	r3, [pc, #12]	@ (8002eb0 <processusCentreTestVentouseVaccum+0xec>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	701a      	strb	r2, [r3, #0]
}
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	200007f0 	.word	0x200007f0
 8002eb0:	200007dc 	.word	0x200007dc
 8002eb4:	20000884 	.word	0x20000884
 8002eb8:	08003ef1 	.word	0x08003ef1
 8002ebc:	080026fd 	.word	0x080026fd
 8002ec0:	08002ec5 	.word	0x08002ec5

08002ec4 <processusCentreTestVentouseHauteur>:

void processusCentreTestVentouseHauteur(void)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	af00      	add	r7, sp, #0
	static uint8_t compteurVentouseHauteur = 0;

//	processusCentreTestClignoteLED();

	compteurVentouseHauteur++;
 8002ec8:	4b40      	ldr	r3, [pc, #256]	@ (8002fcc <processusCentreTestVentouseHauteur+0x108>)
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	3301      	adds	r3, #1
 8002ece:	b2da      	uxtb	r2, r3
 8002ed0:	4b3e      	ldr	r3, [pc, #248]	@ (8002fcc <processusCentreTestVentouseHauteur+0x108>)
 8002ed2:	701a      	strb	r2, [r3, #0]

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8002ed4:	4b3e      	ldr	r3, [pc, #248]	@ (8002fd0 <processusCentreTestVentouseHauteur+0x10c>)
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d118      	bne.n	8002f0e <processusCentreTestVentouseHauteur+0x4a>
	{	//CHANGER POUR VRAI TEST -> 0X56??
		if ((interfacePCF8574.entreesCarte1 & ~0x56) != 0			//0x56 = init, sauf ventouse = bas
 8002edc:	4b3c      	ldr	r3, [pc, #240]	@ (8002fd0 <processusCentreTestVentouseHauteur+0x10c>)
 8002ede:	789b      	ldrb	r3, [r3, #2]
 8002ee0:	f023 0356 	bic.w	r3, r3, #86	@ 0x56
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d105      	bne.n	8002ef4 <processusCentreTestVentouseHauteur+0x30>
				|| (interfacePCF8574.entreesCarte2 & ~0x38) != 0)	//0x70 = init, sauf boutons rouge/vert
 8002ee8:	4b39      	ldr	r3, [pc, #228]	@ (8002fd0 <processusCentreTestVentouseHauteur+0x10c>)
 8002eea:	78db      	ldrb	r3, [r3, #3]
 8002eec:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d00c      	beq.n	8002f0e <processusCentreTestVentouseHauteur+0x4a>
		{
			compteurVentouseHauteur = 0; //reset prochain test
 8002ef4:	4b35      	ldr	r3, [pc, #212]	@ (8002fcc <processusCentreTestVentouseHauteur+0x108>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	701a      	strb	r2, [r3, #0]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8002efa:	4b35      	ldr	r3, [pc, #212]	@ (8002fd0 <processusCentreTestVentouseHauteur+0x10c>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8002f00:	4b34      	ldr	r3, [pc, #208]	@ (8002fd4 <processusCentreTestVentouseHauteur+0x110>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002f06:	4b34      	ldr	r3, [pc, #208]	@ (8002fd8 <processusCentreTestVentouseHauteur+0x114>)
 8002f08:	4a34      	ldr	r2, [pc, #208]	@ (8002fdc <processusCentreTestVentouseHauteur+0x118>)
 8002f0a:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8002f0c:	e059      	b.n	8002fc2 <processusCentreTestVentouseHauteur+0xfe>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8002f0e:	4b30      	ldr	r3, [pc, #192]	@ (8002fd0 <processusCentreTestVentouseHauteur+0x10c>)
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d125      	bne.n	8002f62 <processusCentreTestVentouseHauteur+0x9e>
 8002f16:	4b2e      	ldr	r3, [pc, #184]	@ (8002fd0 <processusCentreTestVentouseHauteur+0x10c>)
 8002f18:	78db      	ldrb	r3, [r3, #3]
 8002f1a:	095b      	lsrs	r3, r3, #5
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	f003 0301 	and.w	r3, r3, #1
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d01d      	beq.n	8002f62 <processusCentreTestVentouseHauteur+0x9e>
	{
		compteurVentouseHauteur = 0; //reset prochain test
 8002f26:	4b29      	ldr	r3, [pc, #164]	@ (8002fcc <processusCentreTestVentouseHauteur+0x108>)
 8002f28:	2200      	movs	r2, #0
 8002f2a:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002f2c:	4b28      	ldr	r3, [pc, #160]	@ (8002fd0 <processusCentreTestVentouseHauteur+0x10c>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002f32:	4b27      	ldr	r3, [pc, #156]	@ (8002fd0 <processusCentreTestVentouseHauteur+0x10c>)
 8002f34:	2201      	movs	r2, #1
 8002f36:	705a      	strb	r2, [r3, #1]
		CLEAR_VENTOUSE_BAS_SOLE704();
 8002f38:	4b25      	ldr	r3, [pc, #148]	@ (8002fd0 <processusCentreTestVentouseHauteur+0x10c>)
 8002f3a:	795b      	ldrb	r3, [r3, #5]
 8002f3c:	f043 0302 	orr.w	r3, r3, #2
 8002f40:	b2da      	uxtb	r2, r3
 8002f42:	4b23      	ldr	r3, [pc, #140]	@ (8002fd0 <processusCentreTestVentouseHauteur+0x10c>)
 8002f44:	715a      	strb	r2, [r3, #5]
		SET_VENTOUSE_HAUT_SOLE707();
 8002f46:	4b22      	ldr	r3, [pc, #136]	@ (8002fd0 <processusCentreTestVentouseHauteur+0x10c>)
 8002f48:	795b      	ldrb	r3, [r3, #5]
 8002f4a:	f023 0304 	bic.w	r3, r3, #4
 8002f4e:	b2da      	uxtb	r2, r3
 8002f50:	4b1f      	ldr	r3, [pc, #124]	@ (8002fd0 <processusCentreTestVentouseHauteur+0x10c>)
 8002f52:	715a      	strb	r2, [r3, #5]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002f54:	4b1f      	ldr	r3, [pc, #124]	@ (8002fd4 <processusCentreTestVentouseHauteur+0x110>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002f5a:	4b1f      	ldr	r3, [pc, #124]	@ (8002fd8 <processusCentreTestVentouseHauteur+0x114>)
 8002f5c:	4a20      	ldr	r2, [pc, #128]	@ (8002fe0 <processusCentreTestVentouseHauteur+0x11c>)
 8002f5e:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8002f60:	e02f      	b.n	8002fc2 <processusCentreTestVentouseHauteur+0xfe>
	}

	if (compteurVentouseHauteur >= TEMPS_MAXIMUM && VENTOUSE_BAS != 0)
 8002f62:	4b1a      	ldr	r3, [pc, #104]	@ (8002fcc <processusCentreTestVentouseHauteur+0x108>)
 8002f64:	781b      	ldrb	r3, [r3, #0]
 8002f66:	2bc7      	cmp	r3, #199	@ 0xc7
 8002f68:	d925      	bls.n	8002fb6 <processusCentreTestVentouseHauteur+0xf2>
 8002f6a:	4b19      	ldr	r3, [pc, #100]	@ (8002fd0 <processusCentreTestVentouseHauteur+0x10c>)
 8002f6c:	789b      	ldrb	r3, [r3, #2]
 8002f6e:	085b      	lsrs	r3, r3, #1
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	f003 0301 	and.w	r3, r3, #1
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d01d      	beq.n	8002fb6 <processusCentreTestVentouseHauteur+0xf2>
	{
		compteurVentouseHauteur = 0; //reset prochain test
 8002f7a:	4b14      	ldr	r3, [pc, #80]	@ (8002fcc <processusCentreTestVentouseHauteur+0x108>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002f80:	4b13      	ldr	r3, [pc, #76]	@ (8002fd0 <processusCentreTestVentouseHauteur+0x10c>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002f86:	4b12      	ldr	r3, [pc, #72]	@ (8002fd0 <processusCentreTestVentouseHauteur+0x10c>)
 8002f88:	2201      	movs	r2, #1
 8002f8a:	705a      	strb	r2, [r3, #1]
		CLEAR_VENTOUSE_BAS_SOLE704();
 8002f8c:	4b10      	ldr	r3, [pc, #64]	@ (8002fd0 <processusCentreTestVentouseHauteur+0x10c>)
 8002f8e:	795b      	ldrb	r3, [r3, #5]
 8002f90:	f043 0302 	orr.w	r3, r3, #2
 8002f94:	b2da      	uxtb	r2, r3
 8002f96:	4b0e      	ldr	r3, [pc, #56]	@ (8002fd0 <processusCentreTestVentouseHauteur+0x10c>)
 8002f98:	715a      	strb	r2, [r3, #5]
		SET_VENTOUSE_HAUT_SOLE707();
 8002f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8002fd0 <processusCentreTestVentouseHauteur+0x10c>)
 8002f9c:	795b      	ldrb	r3, [r3, #5]
 8002f9e:	f023 0304 	bic.w	r3, r3, #4
 8002fa2:	b2da      	uxtb	r2, r3
 8002fa4:	4b0a      	ldr	r3, [pc, #40]	@ (8002fd0 <processusCentreTestVentouseHauteur+0x10c>)
 8002fa6:	715a      	strb	r2, [r3, #5]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002fa8:	4b0a      	ldr	r3, [pc, #40]	@ (8002fd4 <processusCentreTestVentouseHauteur+0x110>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002fae:	4b0a      	ldr	r3, [pc, #40]	@ (8002fd8 <processusCentreTestVentouseHauteur+0x114>)
 8002fb0:	4a0c      	ldr	r2, [pc, #48]	@ (8002fe4 <processusCentreTestVentouseHauteur+0x120>)
 8002fb2:	601a      	str	r2, [r3, #0]
				processusCentreTestDeplaceVentouse;
		return;
 8002fb4:	e005      	b.n	8002fc2 <processusCentreTestVentouseHauteur+0xfe>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 8002fb6:	4b06      	ldr	r3, [pc, #24]	@ (8002fd0 <processusCentreTestVentouseHauteur+0x10c>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 8002fbc:	4b05      	ldr	r3, [pc, #20]	@ (8002fd4 <processusCentreTestVentouseHauteur+0x110>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	701a      	strb	r2, [r3, #0]
}
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr
 8002fca:	bf00      	nop
 8002fcc:	20000878 	.word	0x20000878
 8002fd0:	200007f0 	.word	0x200007f0
 8002fd4:	200007dc 	.word	0x200007dc
 8002fd8:	20000884 	.word	0x20000884
 8002fdc:	08003ef1 	.word	0x08003ef1
 8002fe0:	080026fd 	.word	0x080026fd
 8002fe4:	08002fe9 	.word	0x08002fe9

08002fe8 <processusCentreTestDeplaceVentouse>:

void processusCentreTestDeplaceVentouse(void)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	af00      	add	r7, sp, #0
	static uint8_t compteurBoutonVert = 0;
	static uint8_t compteurDeplacement = 0;
	static uint8_t sender = 0;

	processusCentreTestClignoteLED();
 8002fec:	f7ff fc0c 	bl	8002808 <processusCentreTestClignoteLED>

	if (requetePosition == REQUETE_ACTIVE)
 8002ff0:	4b90      	ldr	r3, [pc, #576]	@ (8003234 <processusCentreTestDeplaceVentouse+0x24c>)
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d15b      	bne.n	80030b0 <processusCentreTestDeplaceVentouse+0xc8>
	{
		compteurDeplacement++;
 8002ff8:	4b8f      	ldr	r3, [pc, #572]	@ (8003238 <processusCentreTestDeplaceVentouse+0x250>)
 8002ffa:	781b      	ldrb	r3, [r3, #0]
 8002ffc:	3301      	adds	r3, #1
 8002ffe:	b2da      	uxtb	r2, r3
 8003000:	4b8d      	ldr	r3, [pc, #564]	@ (8003238 <processusCentreTestDeplaceVentouse+0x250>)
 8003002:	701a      	strb	r2, [r3, #0]

		if (compteurDeplacement == 1)
 8003004:	4b8c      	ldr	r3, [pc, #560]	@ (8003238 <processusCentreTestDeplaceVentouse+0x250>)
 8003006:	781b      	ldrb	r3, [r3, #0]
 8003008:	2b01      	cmp	r3, #1
 800300a:	d10a      	bne.n	8003022 <processusCentreTestDeplaceVentouse+0x3a>
		{
			interfacePCF8574.requete = REQUETE_ACTIVE;
 800300c:	4b8b      	ldr	r3, [pc, #556]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 800300e:	2201      	movs	r2, #1
 8003010:	705a      	strb	r2, [r3, #1]
			SET_START_POS_PROCESS();   // start of pulse
 8003012:	4b8a      	ldr	r3, [pc, #552]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 8003014:	799b      	ldrb	r3, [r3, #6]
 8003016:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800301a:	b2da      	uxtb	r2, r3
 800301c:	4b87      	ldr	r3, [pc, #540]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 800301e:	719a      	strb	r2, [r3, #6]
			return;
 8003020:	e143      	b.n	80032aa <processusCentreTestDeplaceVentouse+0x2c2>
		}

		// ensure at least N cycles before checking DEF_MOTION_COMPLETE
		if (compteurDeplacement >= TEMPS_MAXIMUM && DEF_MOTION_COMPLETE != 0)
 8003022:	4b85      	ldr	r3, [pc, #532]	@ (8003238 <processusCentreTestDeplaceVentouse+0x250>)
 8003024:	781b      	ldrb	r3, [r3, #0]
 8003026:	2bc7      	cmp	r3, #199	@ 0xc7
 8003028:	d93e      	bls.n	80030a8 <processusCentreTestDeplaceVentouse+0xc0>
 800302a:	4b84      	ldr	r3, [pc, #528]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 800302c:	791b      	ldrb	r3, [r3, #4]
 800302e:	f003 0301 	and.w	r3, r3, #1
 8003032:	2b00      	cmp	r3, #0
 8003034:	d038      	beq.n	80030a8 <processusCentreTestDeplaceVentouse+0xc0>
		{
			interfacePCF8574.requete = REQUETE_ACTIVE;
 8003036:	4b81      	ldr	r3, [pc, #516]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 8003038:	2201      	movs	r2, #1
 800303a:	705a      	strb	r2, [r3, #1]
			CLEAR_LUMIERE_VERTE();
 800303c:	4b7f      	ldr	r3, [pc, #508]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 800303e:	795b      	ldrb	r3, [r3, #5]
 8003040:	f043 0301 	orr.w	r3, r3, #1
 8003044:	b2da      	uxtb	r2, r3
 8003046:	4b7d      	ldr	r3, [pc, #500]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 8003048:	715a      	strb	r2, [r3, #5]
			CLEAR_START_POS_PROCESS(); // end pulse
 800304a:	4b7c      	ldr	r3, [pc, #496]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 800304c:	799b      	ldrb	r3, [r3, #6]
 800304e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003052:	b2da      	uxtb	r2, r3
 8003054:	4b79      	ldr	r3, [pc, #484]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 8003056:	719a      	strb	r2, [r3, #6]
			requetePosition = REQUETE_TRAITEE;
 8003058:	4b76      	ldr	r3, [pc, #472]	@ (8003234 <processusCentreTestDeplaceVentouse+0x24c>)
 800305a:	2200      	movs	r2, #0
 800305c:	701a      	strb	r2, [r3, #0]
			compteurDeplacement = 0;
 800305e:	4b76      	ldr	r3, [pc, #472]	@ (8003238 <processusCentreTestDeplaceVentouse+0x250>)
 8003060:	2200      	movs	r2, #0
 8003062:	701a      	strb	r2, [r3, #0]
			switch(sender)
 8003064:	4b76      	ldr	r3, [pc, #472]	@ (8003240 <processusCentreTestDeplaceVentouse+0x258>)
 8003066:	781b      	ldrb	r3, [r3, #0]
 8003068:	2b01      	cmp	r3, #1
 800306a:	d002      	beq.n	8003072 <processusCentreTestDeplaceVentouse+0x8a>
 800306c:	2b02      	cmp	r3, #2
 800306e:	d00a      	beq.n	8003086 <processusCentreTestDeplaceVentouse+0x9e>
 8003070:	e01a      	b.n	80030a8 <processusCentreTestDeplaceVentouse+0xc0>
			{
			case 1:
				serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003072:	4b74      	ldr	r3, [pc, #464]	@ (8003244 <processusCentreTestDeplaceVentouse+0x25c>)
 8003074:	4a74      	ldr	r2, [pc, #464]	@ (8003248 <processusCentreTestDeplaceVentouse+0x260>)
 8003076:	601a      	str	r2, [r3, #0]
						processusCentreModeArret;
				interfacePCF8574.information = INFORMATION_TRAITEE;
 8003078:	4b70      	ldr	r3, [pc, #448]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 800307a:	2200      	movs	r2, #0
 800307c:	701a      	strb	r2, [r3, #0]
				interfaceADC.information = INFORMATION_TRAITEE;
 800307e:	4b73      	ldr	r3, [pc, #460]	@ (800324c <processusCentreTestDeplaceVentouse+0x264>)
 8003080:	2200      	movs	r2, #0
 8003082:	701a      	strb	r2, [r3, #0]
				return;
 8003084:	e111      	b.n	80032aa <processusCentreTestDeplaceVentouse+0x2c2>
				break;
			case 2:
				if (compteurBoutonVert == 3)
 8003086:	4b72      	ldr	r3, [pc, #456]	@ (8003250 <processusCentreTestDeplaceVentouse+0x268>)
 8003088:	781b      	ldrb	r3, [r3, #0]
 800308a:	2b03      	cmp	r3, #3
 800308c:	d105      	bne.n	800309a <processusCentreTestDeplaceVentouse+0xb2>
				{
					compteurBoutonVert = 0;
 800308e:	4b70      	ldr	r3, [pc, #448]	@ (8003250 <processusCentreTestDeplaceVentouse+0x268>)
 8003090:	2200      	movs	r2, #0
 8003092:	701a      	strb	r2, [r3, #0]
					serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003094:	4b6b      	ldr	r3, [pc, #428]	@ (8003244 <processusCentreTestDeplaceVentouse+0x25c>)
 8003096:	4a6f      	ldr	r2, [pc, #444]	@ (8003254 <processusCentreTestDeplaceVentouse+0x26c>)
 8003098:	601a      	str	r2, [r3, #0]
							processusCentreModeAttente;
				}
				interfacePCF8574.information = INFORMATION_TRAITEE;
 800309a:	4b68      	ldr	r3, [pc, #416]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 800309c:	2200      	movs	r2, #0
 800309e:	701a      	strb	r2, [r3, #0]
				interfaceADC.information = INFORMATION_TRAITEE;
 80030a0:	4b6a      	ldr	r3, [pc, #424]	@ (800324c <processusCentreTestDeplaceVentouse+0x264>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	701a      	strb	r2, [r3, #0]
				return;
 80030a6:	e100      	b.n	80032aa <processusCentreTestDeplaceVentouse+0x2c2>
				break;
			}
		}
		interfacePCF8574.information = INFORMATION_TRAITEE;
 80030a8:	4b64      	ldr	r3, [pc, #400]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	701a      	strb	r2, [r3, #0]
		return;
 80030ae:	e0fc      	b.n	80032aa <processusCentreTestDeplaceVentouse+0x2c2>
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 80030b0:	4b62      	ldr	r3, [pc, #392]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d11b      	bne.n	80030f0 <processusCentreTestDeplaceVentouse+0x108>
	{	//CHANGER POUR VRAI TEST -> 0X56??
		if ((interfacePCF8574.entreesCarte1 & ~0x55) != 0			//0x56 = init, sauf ventouse = bas
 80030b8:	4b60      	ldr	r3, [pc, #384]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 80030ba:	789b      	ldrb	r3, [r3, #2]
 80030bc:	f023 0355 	bic.w	r3, r3, #85	@ 0x55
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d10b      	bne.n	80030dc <processusCentreTestDeplaceVentouse+0xf4>
				|| (interfacePCF8574.entreesCarte2 & ~0x30) != 0	//0x30 = init, sauf boutons rouge/vert
 80030c4:	4b5d      	ldr	r3, [pc, #372]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 80030c6:	78db      	ldrb	r3, [r3, #3]
 80030c8:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d105      	bne.n	80030dc <processusCentreTestDeplaceVentouse+0xf4>
				|| (interfacePCF8574.entreesCarte3 & 0x02) == 0)	//0x02 = init, bit 2 = 0 = error
 80030d0:	4b5a      	ldr	r3, [pc, #360]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 80030d2:	791b      	ldrb	r3, [r3, #4]
 80030d4:	f003 0302 	and.w	r3, r3, #2
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d109      	bne.n	80030f0 <processusCentreTestDeplaceVentouse+0x108>
		{
			compteurBoutonVert = 0; //reset prochain test
 80030dc:	4b5c      	ldr	r3, [pc, #368]	@ (8003250 <processusCentreTestDeplaceVentouse+0x268>)
 80030de:	2200      	movs	r2, #0
 80030e0:	701a      	strb	r2, [r3, #0]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 80030e2:	4b56      	ldr	r3, [pc, #344]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80030e8:	4b56      	ldr	r3, [pc, #344]	@ (8003244 <processusCentreTestDeplaceVentouse+0x25c>)
 80030ea:	4a5b      	ldr	r2, [pc, #364]	@ (8003258 <processusCentreTestDeplaceVentouse+0x270>)
 80030ec:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 80030ee:	e0dc      	b.n	80032aa <processusCentreTestDeplaceVentouse+0x2c2>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 80030f0:	4b52      	ldr	r3, [pc, #328]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 80030f2:	781b      	ldrb	r3, [r3, #0]
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d130      	bne.n	800315a <processusCentreTestDeplaceVentouse+0x172>
 80030f8:	4b50      	ldr	r3, [pc, #320]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 80030fa:	78db      	ldrb	r3, [r3, #3]
 80030fc:	095b      	lsrs	r3, r3, #5
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	f003 0301 	and.w	r3, r3, #1
 8003104:	2b00      	cmp	r3, #0
 8003106:	d028      	beq.n	800315a <processusCentreTestDeplaceVentouse+0x172>
	{
		compteurBoutonVert = 0; //reset prochain test
 8003108:	4b51      	ldr	r3, [pc, #324]	@ (8003250 <processusCentreTestDeplaceVentouse+0x268>)
 800310a:	2200      	movs	r2, #0
 800310c:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 800310e:	4b4b      	ldr	r3, [pc, #300]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 8003110:	2200      	movs	r2, #0
 8003112:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8003114:	4b49      	ldr	r3, [pc, #292]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 8003116:	2201      	movs	r2, #1
 8003118:	705a      	strb	r2, [r3, #1]
		SET_SELECT_POS_0();
 800311a:	4b48      	ldr	r3, [pc, #288]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 800311c:	799b      	ldrb	r3, [r3, #6]
 800311e:	f023 0310 	bic.w	r3, r3, #16
 8003122:	b2da      	uxtb	r2, r3
 8003124:	4b45      	ldr	r3, [pc, #276]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 8003126:	719a      	strb	r2, [r3, #6]
		CLEAR_SELECT_POS_1();
 8003128:	4b44      	ldr	r3, [pc, #272]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 800312a:	799b      	ldrb	r3, [r3, #6]
 800312c:	f043 0320 	orr.w	r3, r3, #32
 8003130:	b2da      	uxtb	r2, r3
 8003132:	4b42      	ldr	r3, [pc, #264]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 8003134:	719a      	strb	r2, [r3, #6]
		CLEAR_SELECT_POS_2();
 8003136:	4b41      	ldr	r3, [pc, #260]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 8003138:	799b      	ldrb	r3, [r3, #6]
 800313a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800313e:	b2da      	uxtb	r2, r3
 8003140:	4b3e      	ldr	r3, [pc, #248]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 8003142:	719a      	strb	r2, [r3, #6]
		SET_START_POS_PROCESS();
 8003144:	4b3d      	ldr	r3, [pc, #244]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 8003146:	799b      	ldrb	r3, [r3, #6]
 8003148:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800314c:	b2da      	uxtb	r2, r3
 800314e:	4b3b      	ldr	r3, [pc, #236]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 8003150:	719a      	strb	r2, [r3, #6]
		sender = 1;	//BOUTON_ROUGE
 8003152:	4b3b      	ldr	r3, [pc, #236]	@ (8003240 <processusCentreTestDeplaceVentouse+0x258>)
 8003154:	2201      	movs	r2, #1
 8003156:	701a      	strb	r2, [r3, #0]
		return;
 8003158:	e0a7      	b.n	80032aa <processusCentreTestDeplaceVentouse+0x2c2>
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_VERT == BOUTON_APPUYE
 800315a:	4b38      	ldr	r3, [pc, #224]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 800315c:	781b      	ldrb	r3, [r3, #0]
 800315e:	2b01      	cmp	r3, #1
 8003160:	f040 809d 	bne.w	800329e <processusCentreTestDeplaceVentouse+0x2b6>
 8003164:	4b35      	ldr	r3, [pc, #212]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 8003166:	78db      	ldrb	r3, [r3, #3]
 8003168:	091b      	lsrs	r3, r3, #4
 800316a:	b2db      	uxtb	r3, r3
 800316c:	f003 0301 	and.w	r3, r3, #1
 8003170:	2b00      	cmp	r3, #0
 8003172:	f000 8094 	beq.w	800329e <processusCentreTestDeplaceVentouse+0x2b6>
			&& DEF_MOTION_COMPLETE != 0)
 8003176:	4b31      	ldr	r3, [pc, #196]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 8003178:	791b      	ldrb	r3, [r3, #4]
 800317a:	f003 0301 	and.w	r3, r3, #1
 800317e:	2b00      	cmp	r3, #0
 8003180:	f000 808d 	beq.w	800329e <processusCentreTestDeplaceVentouse+0x2b6>
	{
		compteurBoutonVert++;
 8003184:	4b32      	ldr	r3, [pc, #200]	@ (8003250 <processusCentreTestDeplaceVentouse+0x268>)
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	3301      	adds	r3, #1
 800318a:	b2da      	uxtb	r2, r3
 800318c:	4b30      	ldr	r3, [pc, #192]	@ (8003250 <processusCentreTestDeplaceVentouse+0x268>)
 800318e:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8003190:	4b2e      	ldr	r3, [pc, #184]	@ (800324c <processusCentreTestDeplaceVentouse+0x264>)
 8003192:	2200      	movs	r2, #0
 8003194:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8003196:	4b29      	ldr	r3, [pc, #164]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 8003198:	2200      	movs	r2, #0
 800319a:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 800319c:	4b27      	ldr	r3, [pc, #156]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 800319e:	2201      	movs	r2, #1
 80031a0:	705a      	strb	r2, [r3, #1]
		requetePosition = REQUETE_ACTIVE;
 80031a2:	4b24      	ldr	r3, [pc, #144]	@ (8003234 <processusCentreTestDeplaceVentouse+0x24c>)
 80031a4:	2201      	movs	r2, #1
 80031a6:	701a      	strb	r2, [r3, #0]

		switch(compteurBoutonVert)
 80031a8:	4b29      	ldr	r3, [pc, #164]	@ (8003250 <processusCentreTestDeplaceVentouse+0x268>)
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	2b03      	cmp	r3, #3
 80031ae:	d055      	beq.n	800325c <processusCentreTestDeplaceVentouse+0x274>
 80031b0:	2b03      	cmp	r3, #3
 80031b2:	dc70      	bgt.n	8003296 <processusCentreTestDeplaceVentouse+0x2ae>
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d002      	beq.n	80031be <processusCentreTestDeplaceVentouse+0x1d6>
 80031b8:	2b02      	cmp	r3, #2
 80031ba:	d01d      	beq.n	80031f8 <processusCentreTestDeplaceVentouse+0x210>
 80031bc:	e06b      	b.n	8003296 <processusCentreTestDeplaceVentouse+0x2ae>
		{
		case 1:
			CLEAR_SELECT_POS_0();
 80031be:	4b1f      	ldr	r3, [pc, #124]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 80031c0:	799b      	ldrb	r3, [r3, #6]
 80031c2:	f043 0310 	orr.w	r3, r3, #16
 80031c6:	b2da      	uxtb	r2, r3
 80031c8:	4b1c      	ldr	r3, [pc, #112]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 80031ca:	719a      	strb	r2, [r3, #6]
			SET_SELECT_POS_1();
 80031cc:	4b1b      	ldr	r3, [pc, #108]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 80031ce:	799b      	ldrb	r3, [r3, #6]
 80031d0:	f023 0320 	bic.w	r3, r3, #32
 80031d4:	b2da      	uxtb	r2, r3
 80031d6:	4b19      	ldr	r3, [pc, #100]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 80031d8:	719a      	strb	r2, [r3, #6]
			CLEAR_SELECT_POS_2();
 80031da:	4b18      	ldr	r3, [pc, #96]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 80031dc:	799b      	ldrb	r3, [r3, #6]
 80031de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80031e2:	b2da      	uxtb	r2, r3
 80031e4:	4b15      	ldr	r3, [pc, #84]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 80031e6:	719a      	strb	r2, [r3, #6]
			CLEAR_START_POS_PROCESS();
 80031e8:	4b14      	ldr	r3, [pc, #80]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 80031ea:	799b      	ldrb	r3, [r3, #6]
 80031ec:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80031f0:	b2da      	uxtb	r2, r3
 80031f2:	4b12      	ldr	r3, [pc, #72]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 80031f4:	719a      	strb	r2, [r3, #6]
			break;
 80031f6:	e04e      	b.n	8003296 <processusCentreTestDeplaceVentouse+0x2ae>
		case 2:
			CLEAR_SELECT_POS_0();
 80031f8:	4b10      	ldr	r3, [pc, #64]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 80031fa:	799b      	ldrb	r3, [r3, #6]
 80031fc:	f043 0310 	orr.w	r3, r3, #16
 8003200:	b2da      	uxtb	r2, r3
 8003202:	4b0e      	ldr	r3, [pc, #56]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 8003204:	719a      	strb	r2, [r3, #6]
			CLEAR_SELECT_POS_1();
 8003206:	4b0d      	ldr	r3, [pc, #52]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 8003208:	799b      	ldrb	r3, [r3, #6]
 800320a:	f043 0320 	orr.w	r3, r3, #32
 800320e:	b2da      	uxtb	r2, r3
 8003210:	4b0a      	ldr	r3, [pc, #40]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 8003212:	719a      	strb	r2, [r3, #6]
			SET_SELECT_POS_2();
 8003214:	4b09      	ldr	r3, [pc, #36]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 8003216:	799b      	ldrb	r3, [r3, #6]
 8003218:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800321c:	b2da      	uxtb	r2, r3
 800321e:	4b07      	ldr	r3, [pc, #28]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 8003220:	719a      	strb	r2, [r3, #6]
			CLEAR_START_POS_PROCESS();
 8003222:	4b06      	ldr	r3, [pc, #24]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 8003224:	799b      	ldrb	r3, [r3, #6]
 8003226:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800322a:	b2da      	uxtb	r2, r3
 800322c:	4b03      	ldr	r3, [pc, #12]	@ (800323c <processusCentreTestDeplaceVentouse+0x254>)
 800322e:	719a      	strb	r2, [r3, #6]
			break;
 8003230:	e031      	b.n	8003296 <processusCentreTestDeplaceVentouse+0x2ae>
 8003232:	bf00      	nop
 8003234:	20000864 	.word	0x20000864
 8003238:	20000879 	.word	0x20000879
 800323c:	200007f0 	.word	0x200007f0
 8003240:	2000087a 	.word	0x2000087a
 8003244:	20000884 	.word	0x20000884
 8003248:	080026fd 	.word	0x080026fd
 800324c:	200007dc 	.word	0x200007dc
 8003250:	2000087b 	.word	0x2000087b
 8003254:	080024e9 	.word	0x080024e9
 8003258:	08003ef1 	.word	0x08003ef1
		case 3:
			SET_SELECT_POS_0();
 800325c:	4b13      	ldr	r3, [pc, #76]	@ (80032ac <processusCentreTestDeplaceVentouse+0x2c4>)
 800325e:	799b      	ldrb	r3, [r3, #6]
 8003260:	f023 0310 	bic.w	r3, r3, #16
 8003264:	b2da      	uxtb	r2, r3
 8003266:	4b11      	ldr	r3, [pc, #68]	@ (80032ac <processusCentreTestDeplaceVentouse+0x2c4>)
 8003268:	719a      	strb	r2, [r3, #6]
			CLEAR_SELECT_POS_1();
 800326a:	4b10      	ldr	r3, [pc, #64]	@ (80032ac <processusCentreTestDeplaceVentouse+0x2c4>)
 800326c:	799b      	ldrb	r3, [r3, #6]
 800326e:	f043 0320 	orr.w	r3, r3, #32
 8003272:	b2da      	uxtb	r2, r3
 8003274:	4b0d      	ldr	r3, [pc, #52]	@ (80032ac <processusCentreTestDeplaceVentouse+0x2c4>)
 8003276:	719a      	strb	r2, [r3, #6]
			CLEAR_SELECT_POS_2();
 8003278:	4b0c      	ldr	r3, [pc, #48]	@ (80032ac <processusCentreTestDeplaceVentouse+0x2c4>)
 800327a:	799b      	ldrb	r3, [r3, #6]
 800327c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003280:	b2da      	uxtb	r2, r3
 8003282:	4b0a      	ldr	r3, [pc, #40]	@ (80032ac <processusCentreTestDeplaceVentouse+0x2c4>)
 8003284:	719a      	strb	r2, [r3, #6]
			CLEAR_START_POS_PROCESS();
 8003286:	4b09      	ldr	r3, [pc, #36]	@ (80032ac <processusCentreTestDeplaceVentouse+0x2c4>)
 8003288:	799b      	ldrb	r3, [r3, #6]
 800328a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800328e:	b2da      	uxtb	r2, r3
 8003290:	4b06      	ldr	r3, [pc, #24]	@ (80032ac <processusCentreTestDeplaceVentouse+0x2c4>)
 8003292:	719a      	strb	r2, [r3, #6]
			break;
 8003294:	bf00      	nop
		}
		sender = 2; //BOUTON_VERT
 8003296:	4b06      	ldr	r3, [pc, #24]	@ (80032b0 <processusCentreTestDeplaceVentouse+0x2c8>)
 8003298:	2202      	movs	r2, #2
 800329a:	701a      	strb	r2, [r3, #0]
		return;
 800329c:	e005      	b.n	80032aa <processusCentreTestDeplaceVentouse+0x2c2>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 800329e:	4b03      	ldr	r3, [pc, #12]	@ (80032ac <processusCentreTestDeplaceVentouse+0x2c4>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 80032a4:	4b03      	ldr	r3, [pc, #12]	@ (80032b4 <processusCentreTestDeplaceVentouse+0x2cc>)
 80032a6:	2200      	movs	r2, #0
 80032a8:	701a      	strb	r2, [r3, #0]
}
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	200007f0 	.word	0x200007f0
 80032b0:	2000087a 	.word	0x2000087a
 80032b4:	200007dc 	.word	0x200007dc

080032b8 <processusCentreModeOperation>:

void processusCentreModeOperation(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	af00      	add	r7, sp, #0
	centreDeTri.mode = OPERATION;
 80032bc:	4b41      	ldr	r3, [pc, #260]	@ (80033c4 <processusCentreModeOperation+0x10c>)
 80032be:	2203      	movs	r2, #3
 80032c0:	701a      	strb	r2, [r3, #0]

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 80032c2:	4b41      	ldr	r3, [pc, #260]	@ (80033c8 <processusCentreModeOperation+0x110>)
 80032c4:	781b      	ldrb	r3, [r3, #0]
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d11d      	bne.n	8003306 <processusCentreModeOperation+0x4e>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0xD5) != 0			//0x55= init
 80032ca:	4b3f      	ldr	r3, [pc, #252]	@ (80033c8 <processusCentreModeOperation+0x110>)
 80032cc:	789b      	ldrb	r3, [r3, #2]
 80032ce:	f023 03d5 	bic.w	r3, r3, #213	@ 0xd5
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d10b      	bne.n	80032ee <processusCentreModeOperation+0x36>
				|| (interfacePCF8574.entreesCarte2 & ~0x37) != 0	//0x30 = init, sauf boutons rouge/vert
 80032d6:	4b3c      	ldr	r3, [pc, #240]	@ (80033c8 <processusCentreModeOperation+0x110>)
 80032d8:	78db      	ldrb	r3, [r3, #3]
 80032da:	f023 0337 	bic.w	r3, r3, #55	@ 0x37
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d105      	bne.n	80032ee <processusCentreModeOperation+0x36>
				|| (interfacePCF8574.entreesCarte3 & 0x02) == 0) 	//0x02 = init, bit 2 = 0 = error
 80032e2:	4b39      	ldr	r3, [pc, #228]	@ (80033c8 <processusCentreModeOperation+0x110>)
 80032e4:	791b      	ldrb	r3, [r3, #4]
 80032e6:	f003 0302 	and.w	r3, r3, #2
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d10b      	bne.n	8003306 <processusCentreModeOperation+0x4e>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 80032ee:	4b36      	ldr	r3, [pc, #216]	@ (80033c8 <processusCentreModeOperation+0x110>)
 80032f0:	2200      	movs	r2, #0
 80032f2:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 80032f4:	4b35      	ldr	r3, [pc, #212]	@ (80033cc <processusCentreModeOperation+0x114>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	701a      	strb	r2, [r3, #0]
			processusCentreTransmettreErreur();
 80032fa:	f7ff f811 	bl	8002320 <processusCentreTransmettreErreur>
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80032fe:	4b34      	ldr	r3, [pc, #208]	@ (80033d0 <processusCentreModeOperation+0x118>)
 8003300:	4a34      	ldr	r2, [pc, #208]	@ (80033d4 <processusCentreModeOperation+0x11c>)
 8003302:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8003304:	e05d      	b.n	80033c2 <processusCentreModeOperation+0x10a>
		}
	}

	if (processusCentreReceptionErreur() == 1)
 8003306:	f7ff f8b1 	bl	800246c <processusCentreReceptionErreur>
 800330a:	4603      	mov	r3, r0
 800330c:	2b01      	cmp	r3, #1
 800330e:	d109      	bne.n	8003324 <processusCentreModeOperation+0x6c>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8003310:	4b2d      	ldr	r3, [pc, #180]	@ (80033c8 <processusCentreModeOperation+0x110>)
 8003312:	2200      	movs	r2, #0
 8003314:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8003316:	4b2d      	ldr	r3, [pc, #180]	@ (80033cc <processusCentreModeOperation+0x114>)
 8003318:	2200      	movs	r2, #0
 800331a:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800331c:	4b2c      	ldr	r3, [pc, #176]	@ (80033d0 <processusCentreModeOperation+0x118>)
 800331e:	4a2d      	ldr	r2, [pc, #180]	@ (80033d4 <processusCentreModeOperation+0x11c>)
 8003320:	601a      	str	r2, [r3, #0]
				processusCentreModeErreur;
		return;
 8003322:	e04e      	b.n	80033c2 <processusCentreModeOperation+0x10a>
	}

	if (processusCentreReceptionArret() == 1)
 8003324:	f7ff f864 	bl	80023f0 <processusCentreReceptionArret>
 8003328:	4603      	mov	r3, r0
 800332a:	2b01      	cmp	r3, #1
 800332c:	d109      	bne.n	8003342 <processusCentreModeOperation+0x8a>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 800332e:	4b26      	ldr	r3, [pc, #152]	@ (80033c8 <processusCentreModeOperation+0x110>)
 8003330:	2200      	movs	r2, #0
 8003332:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8003334:	4b25      	ldr	r3, [pc, #148]	@ (80033cc <processusCentreModeOperation+0x114>)
 8003336:	2200      	movs	r2, #0
 8003338:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800333a:	4b25      	ldr	r3, [pc, #148]	@ (80033d0 <processusCentreModeOperation+0x118>)
 800333c:	4a26      	ldr	r2, [pc, #152]	@ (80033d8 <processusCentreModeOperation+0x120>)
 800333e:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8003340:	e03f      	b.n	80033c2 <processusCentreModeOperation+0x10a>
	}

	if (POUSSOIR_POS_ENTREE == 1 && POUSSOIR_POS_SORTIE != 1)
 8003342:	4b21      	ldr	r3, [pc, #132]	@ (80033c8 <processusCentreModeOperation+0x110>)
 8003344:	789b      	ldrb	r3, [r3, #2]
 8003346:	099b      	lsrs	r3, r3, #6
 8003348:	b2db      	uxtb	r3, r3
 800334a:	f003 0301 	and.w	r3, r3, #1
 800334e:	2b00      	cmp	r3, #0
 8003350:	d012      	beq.n	8003378 <processusCentreModeOperation+0xc0>
 8003352:	4b1d      	ldr	r3, [pc, #116]	@ (80033c8 <processusCentreModeOperation+0x110>)
 8003354:	789b      	ldrb	r3, [r3, #2]
 8003356:	09db      	lsrs	r3, r3, #7
 8003358:	b2db      	uxtb	r3, r3
 800335a:	f003 0301 	and.w	r3, r3, #1
 800335e:	2b00      	cmp	r3, #0
 8003360:	d10a      	bne.n	8003378 <processusCentreModeOperation+0xc0>
	{
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8003362:	4b19      	ldr	r3, [pc, #100]	@ (80033c8 <processusCentreModeOperation+0x110>)
 8003364:	2201      	movs	r2, #1
 8003366:	705a      	strb	r2, [r3, #1]
		SET_POUSSOIR_POS_SORTIE_SOLE725();
 8003368:	4b17      	ldr	r3, [pc, #92]	@ (80033c8 <processusCentreModeOperation+0x110>)
 800336a:	799b      	ldrb	r3, [r3, #6]
 800336c:	f023 0301 	bic.w	r3, r3, #1
 8003370:	b2da      	uxtb	r2, r3
 8003372:	4b15      	ldr	r3, [pc, #84]	@ (80033c8 <processusCentreModeOperation+0x110>)
 8003374:	719a      	strb	r2, [r3, #6]
 8003376:	e01e      	b.n	80033b6 <processusCentreModeOperation+0xfe>
	}
	else if (POUSSOIR_POS_ENTREE != 1 && POUSSOIR_POS_SORTIE == 1)
 8003378:	4b13      	ldr	r3, [pc, #76]	@ (80033c8 <processusCentreModeOperation+0x110>)
 800337a:	789b      	ldrb	r3, [r3, #2]
 800337c:	099b      	lsrs	r3, r3, #6
 800337e:	b2db      	uxtb	r3, r3
 8003380:	f003 0301 	and.w	r3, r3, #1
 8003384:	2b00      	cmp	r3, #0
 8003386:	d116      	bne.n	80033b6 <processusCentreModeOperation+0xfe>
 8003388:	4b0f      	ldr	r3, [pc, #60]	@ (80033c8 <processusCentreModeOperation+0x110>)
 800338a:	789b      	ldrb	r3, [r3, #2]
 800338c:	09db      	lsrs	r3, r3, #7
 800338e:	b2db      	uxtb	r3, r3
 8003390:	f003 0301 	and.w	r3, r3, #1
 8003394:	2b00      	cmp	r3, #0
 8003396:	d00e      	beq.n	80033b6 <processusCentreModeOperation+0xfe>
	{
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8003398:	4b0b      	ldr	r3, [pc, #44]	@ (80033c8 <processusCentreModeOperation+0x110>)
 800339a:	2201      	movs	r2, #1
 800339c:	705a      	strb	r2, [r3, #1]
		CLEAR_POUSSOIR_POS_SORTIE_SOLE725();
 800339e:	4b0a      	ldr	r3, [pc, #40]	@ (80033c8 <processusCentreModeOperation+0x110>)
 80033a0:	799b      	ldrb	r3, [r3, #6]
 80033a2:	f043 0301 	orr.w	r3, r3, #1
 80033a6:	b2da      	uxtb	r2, r3
 80033a8:	4b07      	ldr	r3, [pc, #28]	@ (80033c8 <processusCentreModeOperation+0x110>)
 80033aa:	719a      	strb	r2, [r3, #6]

		processusCentreTransmettreEtat();
 80033ac:	f7fe ff6a 	bl	8002284 <processusCentreTransmettreEtat>
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80033b0:	4b07      	ldr	r3, [pc, #28]	@ (80033d0 <processusCentreModeOperation+0x118>)
 80033b2:	4a0a      	ldr	r2, [pc, #40]	@ (80033dc <processusCentreModeOperation+0x124>)
 80033b4:	601a      	str	r2, [r3, #0]
				processusCentreOperationDetectionBloc;
	}

	interfacePCF8574.information = INFORMATION_TRAITEE;	//si changement mais aucune condition -> lecture encore
 80033b6:	4b04      	ldr	r3, [pc, #16]	@ (80033c8 <processusCentreModeOperation+0x110>)
 80033b8:	2200      	movs	r2, #0
 80033ba:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 80033bc:	4b03      	ldr	r3, [pc, #12]	@ (80033cc <processusCentreModeOperation+0x114>)
 80033be:	2200      	movs	r2, #0
 80033c0:	701a      	strb	r2, [r3, #0]
}
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	20000868 	.word	0x20000868
 80033c8:	200007f0 	.word	0x200007f0
 80033cc:	200007dc 	.word	0x200007dc
 80033d0:	20000884 	.word	0x20000884
 80033d4:	08003ef1 	.word	0x08003ef1
 80033d8:	080026fd 	.word	0x080026fd
 80033dc:	080033e1 	.word	0x080033e1

080033e0 <processusCentreOperationDetectionBloc>:

void processusCentreOperationDetectionBloc(void)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
	static uint8_t compteurBloc = 0;

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 80033e4:	4b45      	ldr	r3, [pc, #276]	@ (80034fc <processusCentreOperationDetectionBloc+0x11c>)
 80033e6:	781b      	ldrb	r3, [r3, #0]
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d11d      	bne.n	8003428 <processusCentreOperationDetectionBloc+0x48>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0xD5) != 0			//0x55= init
 80033ec:	4b43      	ldr	r3, [pc, #268]	@ (80034fc <processusCentreOperationDetectionBloc+0x11c>)
 80033ee:	789b      	ldrb	r3, [r3, #2]
 80033f0:	f023 03d5 	bic.w	r3, r3, #213	@ 0xd5
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d10b      	bne.n	8003410 <processusCentreOperationDetectionBloc+0x30>
				|| (interfacePCF8574.entreesCarte2 & ~0x37) != 0	//0x30 = init, sauf boutons rouge/vert
 80033f8:	4b40      	ldr	r3, [pc, #256]	@ (80034fc <processusCentreOperationDetectionBloc+0x11c>)
 80033fa:	78db      	ldrb	r3, [r3, #3]
 80033fc:	f023 0337 	bic.w	r3, r3, #55	@ 0x37
 8003400:	2b00      	cmp	r3, #0
 8003402:	d105      	bne.n	8003410 <processusCentreOperationDetectionBloc+0x30>
				|| (interfacePCF8574.entreesCarte3 & 0x02) == 0) 	//0x02 = init, bit 2 = 0 = error
 8003404:	4b3d      	ldr	r3, [pc, #244]	@ (80034fc <processusCentreOperationDetectionBloc+0x11c>)
 8003406:	791b      	ldrb	r3, [r3, #4]
 8003408:	f003 0302 	and.w	r3, r3, #2
 800340c:	2b00      	cmp	r3, #0
 800340e:	d10b      	bne.n	8003428 <processusCentreOperationDetectionBloc+0x48>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8003410:	4b3a      	ldr	r3, [pc, #232]	@ (80034fc <processusCentreOperationDetectionBloc+0x11c>)
 8003412:	2200      	movs	r2, #0
 8003414:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8003416:	4b3a      	ldr	r3, [pc, #232]	@ (8003500 <processusCentreOperationDetectionBloc+0x120>)
 8003418:	2200      	movs	r2, #0
 800341a:	701a      	strb	r2, [r3, #0]
			processusCentreTransmettreErreur();
 800341c:	f7fe ff80 	bl	8002320 <processusCentreTransmettreErreur>
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003420:	4b38      	ldr	r3, [pc, #224]	@ (8003504 <processusCentreOperationDetectionBloc+0x124>)
 8003422:	4a39      	ldr	r2, [pc, #228]	@ (8003508 <processusCentreOperationDetectionBloc+0x128>)
 8003424:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8003426:	e067      	b.n	80034f8 <processusCentreOperationDetectionBloc+0x118>
		}
	}

	if (processusCentreReceptionErreur() == 1)
 8003428:	f7ff f820 	bl	800246c <processusCentreReceptionErreur>
 800342c:	4603      	mov	r3, r0
 800342e:	2b01      	cmp	r3, #1
 8003430:	d109      	bne.n	8003446 <processusCentreOperationDetectionBloc+0x66>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8003432:	4b32      	ldr	r3, [pc, #200]	@ (80034fc <processusCentreOperationDetectionBloc+0x11c>)
 8003434:	2200      	movs	r2, #0
 8003436:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8003438:	4b31      	ldr	r3, [pc, #196]	@ (8003500 <processusCentreOperationDetectionBloc+0x120>)
 800343a:	2200      	movs	r2, #0
 800343c:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800343e:	4b31      	ldr	r3, [pc, #196]	@ (8003504 <processusCentreOperationDetectionBloc+0x124>)
 8003440:	4a31      	ldr	r2, [pc, #196]	@ (8003508 <processusCentreOperationDetectionBloc+0x128>)
 8003442:	601a      	str	r2, [r3, #0]
				processusCentreModeErreur;
		return;
 8003444:	e058      	b.n	80034f8 <processusCentreOperationDetectionBloc+0x118>
	}

	if (processusCentreReceptionArret() == 1)
 8003446:	f7fe ffd3 	bl	80023f0 <processusCentreReceptionArret>
 800344a:	4603      	mov	r3, r0
 800344c:	2b01      	cmp	r3, #1
 800344e:	d109      	bne.n	8003464 <processusCentreOperationDetectionBloc+0x84>
	{
	interfacePCF8574.information = INFORMATION_TRAITEE;
 8003450:	4b2a      	ldr	r3, [pc, #168]	@ (80034fc <processusCentreOperationDetectionBloc+0x11c>)
 8003452:	2200      	movs	r2, #0
 8003454:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 8003456:	4b2a      	ldr	r3, [pc, #168]	@ (8003500 <processusCentreOperationDetectionBloc+0x120>)
 8003458:	2200      	movs	r2, #0
 800345a:	701a      	strb	r2, [r3, #0]
	serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800345c:	4b29      	ldr	r3, [pc, #164]	@ (8003504 <processusCentreOperationDetectionBloc+0x124>)
 800345e:	4a2b      	ldr	r2, [pc, #172]	@ (800350c <processusCentreOperationDetectionBloc+0x12c>)
 8003460:	601a      	str	r2, [r3, #0]
			processusCentreModeArret;
	return;
 8003462:	e049      	b.n	80034f8 <processusCentreOperationDetectionBloc+0x118>
	}

	compteurBloc++;
 8003464:	4b2a      	ldr	r3, [pc, #168]	@ (8003510 <processusCentreOperationDetectionBloc+0x130>)
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	3301      	adds	r3, #1
 800346a:	b2da      	uxtb	r2, r3
 800346c:	4b28      	ldr	r3, [pc, #160]	@ (8003510 <processusCentreOperationDetectionBloc+0x130>)
 800346e:	701a      	strb	r2, [r3, #0]

	if (compteurBloc >= TEMPS_MAXIMUM)
 8003470:	4b27      	ldr	r3, [pc, #156]	@ (8003510 <processusCentreOperationDetectionBloc+0x130>)
 8003472:	781b      	ldrb	r3, [r3, #0]
 8003474:	2bc7      	cmp	r3, #199	@ 0xc7
 8003476:	d91f      	bls.n	80034b8 <processusCentreOperationDetectionBloc+0xd8>
	{
		compteurBloc = 0;
 8003478:	4b25      	ldr	r3, [pc, #148]	@ (8003510 <processusCentreOperationDetectionBloc+0x130>)
 800347a:	2200      	movs	r2, #0
 800347c:	701a      	strb	r2, [r3, #0]
		switch (interfacePCF8574.entreesCarte2 & 0x07)
 800347e:	4b1f      	ldr	r3, [pc, #124]	@ (80034fc <processusCentreOperationDetectionBloc+0x11c>)
 8003480:	78db      	ldrb	r3, [r3, #3]
 8003482:	f003 0307 	and.w	r3, r3, #7
 8003486:	2b07      	cmp	r3, #7
 8003488:	d00e      	beq.n	80034a8 <processusCentreOperationDetectionBloc+0xc8>
 800348a:	2b07      	cmp	r3, #7
 800348c:	dc10      	bgt.n	80034b0 <processusCentreOperationDetectionBloc+0xd0>
 800348e:	2b02      	cmp	r3, #2
 8003490:	d002      	beq.n	8003498 <processusCentreOperationDetectionBloc+0xb8>
 8003492:	2b06      	cmp	r3, #6
 8003494:	d004      	beq.n	80034a0 <processusCentreOperationDetectionBloc+0xc0>
 8003496:	e00b      	b.n	80034b0 <processusCentreOperationDetectionBloc+0xd0>
		{
		case 0x02:
			centreDeTri.couleurBloc = BLOC_NOIR;
 8003498:	4b1e      	ldr	r3, [pc, #120]	@ (8003514 <processusCentreOperationDetectionBloc+0x134>)
 800349a:	2201      	movs	r2, #1
 800349c:	70da      	strb	r2, [r3, #3]
			break;
 800349e:	e00b      	b.n	80034b8 <processusCentreOperationDetectionBloc+0xd8>
		case 0x06:
			centreDeTri.couleurBloc = BLOC_ORANGE;
 80034a0:	4b1c      	ldr	r3, [pc, #112]	@ (8003514 <processusCentreOperationDetectionBloc+0x134>)
 80034a2:	2202      	movs	r2, #2
 80034a4:	70da      	strb	r2, [r3, #3]
			break;
 80034a6:	e007      	b.n	80034b8 <processusCentreOperationDetectionBloc+0xd8>
		case 0x07:
			centreDeTri.couleurBloc = BLOC_METAL;
 80034a8:	4b1a      	ldr	r3, [pc, #104]	@ (8003514 <processusCentreOperationDetectionBloc+0x134>)
 80034aa:	2203      	movs	r2, #3
 80034ac:	70da      	strb	r2, [r3, #3]
			break;
 80034ae:	e003      	b.n	80034b8 <processusCentreOperationDetectionBloc+0xd8>
		default:
			centreDeTri.couleurBloc = 0;
 80034b0:	4b18      	ldr	r3, [pc, #96]	@ (8003514 <processusCentreOperationDetectionBloc+0x134>)
 80034b2:	2200      	movs	r2, #0
 80034b4:	70da      	strb	r2, [r3, #3]
			//si pas de bloc?
			break;
 80034b6:	bf00      	nop
		}
	}

	if (centreDeTri.couleurBloc != 0)
 80034b8:	4b16      	ldr	r3, [pc, #88]	@ (8003514 <processusCentreOperationDetectionBloc+0x134>)
 80034ba:	78db      	ldrb	r3, [r3, #3]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d015      	beq.n	80034ec <processusCentreOperationDetectionBloc+0x10c>
	{
		interfacePCF8574.requete = REQUETE_ACTIVE;
 80034c0:	4b0e      	ldr	r3, [pc, #56]	@ (80034fc <processusCentreOperationDetectionBloc+0x11c>)
 80034c2:	2201      	movs	r2, #1
 80034c4:	705a      	strb	r2, [r3, #1]
		CLEAR_ELEV_BAS_SOLE713();
 80034c6:	4b0d      	ldr	r3, [pc, #52]	@ (80034fc <processusCentreOperationDetectionBloc+0x11c>)
 80034c8:	795b      	ldrb	r3, [r3, #5]
 80034ca:	f043 0310 	orr.w	r3, r3, #16
 80034ce:	b2da      	uxtb	r2, r3
 80034d0:	4b0a      	ldr	r3, [pc, #40]	@ (80034fc <processusCentreOperationDetectionBloc+0x11c>)
 80034d2:	715a      	strb	r2, [r3, #5]
		SET_ELEV_HAUT_SOLE716();
 80034d4:	4b09      	ldr	r3, [pc, #36]	@ (80034fc <processusCentreOperationDetectionBloc+0x11c>)
 80034d6:	795b      	ldrb	r3, [r3, #5]
 80034d8:	f023 0320 	bic.w	r3, r3, #32
 80034dc:	b2da      	uxtb	r2, r3
 80034de:	4b07      	ldr	r3, [pc, #28]	@ (80034fc <processusCentreOperationDetectionBloc+0x11c>)
 80034e0:	715a      	strb	r2, [r3, #5]
		processusCentreTransmettreCouleur();
 80034e2:	f7fe fe7f 	bl	80021e4 <processusCentreTransmettreCouleur>

		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80034e6:	4b07      	ldr	r3, [pc, #28]	@ (8003504 <processusCentreOperationDetectionBloc+0x124>)
 80034e8:	4a0b      	ldr	r2, [pc, #44]	@ (8003518 <processusCentreOperationDetectionBloc+0x138>)
 80034ea:	601a      	str	r2, [r3, #0]
				processusCentreOperationElevateur;
	}

	interfacePCF8574.information = INFORMATION_TRAITEE;	//si changement mais aucune condition -> lecture encore
 80034ec:	4b03      	ldr	r3, [pc, #12]	@ (80034fc <processusCentreOperationDetectionBloc+0x11c>)
 80034ee:	2200      	movs	r2, #0
 80034f0:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 80034f2:	4b03      	ldr	r3, [pc, #12]	@ (8003500 <processusCentreOperationDetectionBloc+0x120>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	701a      	strb	r2, [r3, #0]
}
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	200007f0 	.word	0x200007f0
 8003500:	200007dc 	.word	0x200007dc
 8003504:	20000884 	.word	0x20000884
 8003508:	08003ef1 	.word	0x08003ef1
 800350c:	080026fd 	.word	0x080026fd
 8003510:	2000087c 	.word	0x2000087c
 8003514:	20000868 	.word	0x20000868
 8003518:	0800351d 	.word	0x0800351d

0800351c <processusCentreOperationElevateur>:

void processusCentreOperationElevateur(void)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	af00      	add	r7, sp, #0
	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8003520:	4b45      	ldr	r3, [pc, #276]	@ (8003638 <processusCentreOperationElevateur+0x11c>)
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	2b01      	cmp	r3, #1
 8003526:	d11d      	bne.n	8003564 <processusCentreOperationElevateur+0x48>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x75) != 0			//0x55= init
 8003528:	4b43      	ldr	r3, [pc, #268]	@ (8003638 <processusCentreOperationElevateur+0x11c>)
 800352a:	789b      	ldrb	r3, [r3, #2]
 800352c:	f023 0375 	bic.w	r3, r3, #117	@ 0x75
 8003530:	2b00      	cmp	r3, #0
 8003532:	d10b      	bne.n	800354c <processusCentreOperationElevateur+0x30>
				|| (interfacePCF8574.entreesCarte2 & ~0x37) != 0	//0x30 = init, sauf boutons rouge/vert
 8003534:	4b40      	ldr	r3, [pc, #256]	@ (8003638 <processusCentreOperationElevateur+0x11c>)
 8003536:	78db      	ldrb	r3, [r3, #3]
 8003538:	f023 0337 	bic.w	r3, r3, #55	@ 0x37
 800353c:	2b00      	cmp	r3, #0
 800353e:	d105      	bne.n	800354c <processusCentreOperationElevateur+0x30>
				|| (interfacePCF8574.entreesCarte3 & 0x02) == 0) 	//0x02 = init, bit 2 = 0 = error
 8003540:	4b3d      	ldr	r3, [pc, #244]	@ (8003638 <processusCentreOperationElevateur+0x11c>)
 8003542:	791b      	ldrb	r3, [r3, #4]
 8003544:	f003 0302 	and.w	r3, r3, #2
 8003548:	2b00      	cmp	r3, #0
 800354a:	d10b      	bne.n	8003564 <processusCentreOperationElevateur+0x48>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 800354c:	4b3a      	ldr	r3, [pc, #232]	@ (8003638 <processusCentreOperationElevateur+0x11c>)
 800354e:	2200      	movs	r2, #0
 8003550:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8003552:	4b3a      	ldr	r3, [pc, #232]	@ (800363c <processusCentreOperationElevateur+0x120>)
 8003554:	2200      	movs	r2, #0
 8003556:	701a      	strb	r2, [r3, #0]
			processusCentreTransmettreErreur();
 8003558:	f7fe fee2 	bl	8002320 <processusCentreTransmettreErreur>
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800355c:	4b38      	ldr	r3, [pc, #224]	@ (8003640 <processusCentreOperationElevateur+0x124>)
 800355e:	4a39      	ldr	r2, [pc, #228]	@ (8003644 <processusCentreOperationElevateur+0x128>)
 8003560:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8003562:	e067      	b.n	8003634 <processusCentreOperationElevateur+0x118>
		}
	}

	if (processusCentreReceptionErreur() == 1)
 8003564:	f7fe ff82 	bl	800246c <processusCentreReceptionErreur>
 8003568:	4603      	mov	r3, r0
 800356a:	2b01      	cmp	r3, #1
 800356c:	d109      	bne.n	8003582 <processusCentreOperationElevateur+0x66>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 800356e:	4b32      	ldr	r3, [pc, #200]	@ (8003638 <processusCentreOperationElevateur+0x11c>)
 8003570:	2200      	movs	r2, #0
 8003572:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8003574:	4b31      	ldr	r3, [pc, #196]	@ (800363c <processusCentreOperationElevateur+0x120>)
 8003576:	2200      	movs	r2, #0
 8003578:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800357a:	4b31      	ldr	r3, [pc, #196]	@ (8003640 <processusCentreOperationElevateur+0x124>)
 800357c:	4a31      	ldr	r2, [pc, #196]	@ (8003644 <processusCentreOperationElevateur+0x128>)
 800357e:	601a      	str	r2, [r3, #0]
				processusCentreModeErreur;
		return;
 8003580:	e058      	b.n	8003634 <processusCentreOperationElevateur+0x118>
	}

	if (processusCentreReceptionArret() == 1)
 8003582:	f7fe ff35 	bl	80023f0 <processusCentreReceptionArret>
 8003586:	4603      	mov	r3, r0
 8003588:	2b01      	cmp	r3, #1
 800358a:	d109      	bne.n	80035a0 <processusCentreOperationElevateur+0x84>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 800358c:	4b2a      	ldr	r3, [pc, #168]	@ (8003638 <processusCentreOperationElevateur+0x11c>)
 800358e:	2200      	movs	r2, #0
 8003590:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8003592:	4b2a      	ldr	r3, [pc, #168]	@ (800363c <processusCentreOperationElevateur+0x120>)
 8003594:	2200      	movs	r2, #0
 8003596:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003598:	4b29      	ldr	r3, [pc, #164]	@ (8003640 <processusCentreOperationElevateur+0x124>)
 800359a:	4a2b      	ldr	r2, [pc, #172]	@ (8003648 <processusCentreOperationElevateur+0x12c>)
 800359c:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 800359e:	e049      	b.n	8003634 <processusCentreOperationElevateur+0x118>
	}

	if (ELEVATEUR_BAS == 1 && ELEVATEUR_HAUT != 1)
 80035a0:	4b25      	ldr	r3, [pc, #148]	@ (8003638 <processusCentreOperationElevateur+0x11c>)
 80035a2:	789b      	ldrb	r3, [r3, #2]
 80035a4:	091b      	lsrs	r3, r3, #4
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	f003 0301 	and.w	r3, r3, #1
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d019      	beq.n	80035e4 <processusCentreOperationElevateur+0xc8>
 80035b0:	4b21      	ldr	r3, [pc, #132]	@ (8003638 <processusCentreOperationElevateur+0x11c>)
 80035b2:	789b      	ldrb	r3, [r3, #2]
 80035b4:	095b      	lsrs	r3, r3, #5
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	f003 0301 	and.w	r3, r3, #1
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d111      	bne.n	80035e4 <processusCentreOperationElevateur+0xc8>
	{
		interfacePCF8574.requete = REQUETE_ACTIVE;
 80035c0:	4b1d      	ldr	r3, [pc, #116]	@ (8003638 <processusCentreOperationElevateur+0x11c>)
 80035c2:	2201      	movs	r2, #1
 80035c4:	705a      	strb	r2, [r3, #1]
		SET_ELEV_HAUT_SOLE716();
 80035c6:	4b1c      	ldr	r3, [pc, #112]	@ (8003638 <processusCentreOperationElevateur+0x11c>)
 80035c8:	795b      	ldrb	r3, [r3, #5]
 80035ca:	f023 0320 	bic.w	r3, r3, #32
 80035ce:	b2da      	uxtb	r2, r3
 80035d0:	4b19      	ldr	r3, [pc, #100]	@ (8003638 <processusCentreOperationElevateur+0x11c>)
 80035d2:	715a      	strb	r2, [r3, #5]
		CLEAR_ELEV_BAS_SOLE713();
 80035d4:	4b18      	ldr	r3, [pc, #96]	@ (8003638 <processusCentreOperationElevateur+0x11c>)
 80035d6:	795b      	ldrb	r3, [r3, #5]
 80035d8:	f043 0310 	orr.w	r3, r3, #16
 80035dc:	b2da      	uxtb	r2, r3
 80035de:	4b16      	ldr	r3, [pc, #88]	@ (8003638 <processusCentreOperationElevateur+0x11c>)
 80035e0:	715a      	strb	r2, [r3, #5]
 80035e2:	e021      	b.n	8003628 <processusCentreOperationElevateur+0x10c>
	}
	else if (ELEVATEUR_BAS != 1 && ELEVATEUR_HAUT == 1 && interfaceADC.valeurADC >= 0x360)
 80035e4:	4b14      	ldr	r3, [pc, #80]	@ (8003638 <processusCentreOperationElevateur+0x11c>)
 80035e6:	789b      	ldrb	r3, [r3, #2]
 80035e8:	091b      	lsrs	r3, r3, #4
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	f003 0301 	and.w	r3, r3, #1
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d119      	bne.n	8003628 <processusCentreOperationElevateur+0x10c>
 80035f4:	4b10      	ldr	r3, [pc, #64]	@ (8003638 <processusCentreOperationElevateur+0x11c>)
 80035f6:	789b      	ldrb	r3, [r3, #2]
 80035f8:	095b      	lsrs	r3, r3, #5
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	f003 0301 	and.w	r3, r3, #1
 8003600:	2b00      	cmp	r3, #0
 8003602:	d011      	beq.n	8003628 <processusCentreOperationElevateur+0x10c>
 8003604:	4b0d      	ldr	r3, [pc, #52]	@ (800363c <processusCentreOperationElevateur+0x120>)
 8003606:	885b      	ldrh	r3, [r3, #2]
 8003608:	f5b3 7f58 	cmp.w	r3, #864	@ 0x360
 800360c:	d30c      	bcc.n	8003628 <processusCentreOperationElevateur+0x10c>
	{
		interfacePCF8574.requete = REQUETE_ACTIVE;
 800360e:	4b0a      	ldr	r3, [pc, #40]	@ (8003638 <processusCentreOperationElevateur+0x11c>)
 8003610:	2201      	movs	r2, #1
 8003612:	705a      	strb	r2, [r3, #1]
		SET_RELAIS_MOTEUR_CONVOYEUR();
 8003614:	4b08      	ldr	r3, [pc, #32]	@ (8003638 <processusCentreOperationElevateur+0x11c>)
 8003616:	799b      	ldrb	r3, [r3, #6]
 8003618:	f023 0302 	bic.w	r3, r3, #2
 800361c:	b2da      	uxtb	r2, r3
 800361e:	4b06      	ldr	r3, [pc, #24]	@ (8003638 <processusCentreOperationElevateur+0x11c>)
 8003620:	719a      	strb	r2, [r3, #6]

		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003622:	4b07      	ldr	r3, [pc, #28]	@ (8003640 <processusCentreOperationElevateur+0x124>)
 8003624:	4a09      	ldr	r2, [pc, #36]	@ (800364c <processusCentreOperationElevateur+0x130>)
 8003626:	601a      	str	r2, [r3, #0]
				processusCentreOperationConvoyeur;
	}

	interfacePCF8574.information = INFORMATION_TRAITEE;	//si changement mais aucune condition -> lecture encore
 8003628:	4b03      	ldr	r3, [pc, #12]	@ (8003638 <processusCentreOperationElevateur+0x11c>)
 800362a:	2200      	movs	r2, #0
 800362c:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 800362e:	4b03      	ldr	r3, [pc, #12]	@ (800363c <processusCentreOperationElevateur+0x120>)
 8003630:	2200      	movs	r2, #0
 8003632:	701a      	strb	r2, [r3, #0]
}
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	200007f0 	.word	0x200007f0
 800363c:	200007dc 	.word	0x200007dc
 8003640:	20000884 	.word	0x20000884
 8003644:	08003ef1 	.word	0x08003ef1
 8003648:	080026fd 	.word	0x080026fd
 800364c:	08003651 	.word	0x08003651

08003650 <processusCentreOperationConvoyeur>:

void processusCentreOperationConvoyeur(void)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	af00      	add	r7, sp, #0
	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8003654:	4b4d      	ldr	r3, [pc, #308]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 8003656:	781b      	ldrb	r3, [r3, #0]
 8003658:	2b01      	cmp	r3, #1
 800365a:	d11b      	bne.n	8003694 <processusCentreOperationConvoyeur+0x44>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x7D) != 0			//0x55= init
 800365c:	4b4b      	ldr	r3, [pc, #300]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 800365e:	789b      	ldrb	r3, [r3, #2]
 8003660:	f023 037d 	bic.w	r3, r3, #125	@ 0x7d
 8003664:	2b00      	cmp	r3, #0
 8003666:	d109      	bne.n	800367c <processusCentreOperationConvoyeur+0x2c>
				|| (interfacePCF8574.entreesCarte2 & ~0x3F) != 0	//0x30 = init, sauf boutons rouge/vert
 8003668:	4b48      	ldr	r3, [pc, #288]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 800366a:	78db      	ldrb	r3, [r3, #3]
 800366c:	2b3f      	cmp	r3, #63	@ 0x3f
 800366e:	d805      	bhi.n	800367c <processusCentreOperationConvoyeur+0x2c>
				|| (interfacePCF8574.entreesCarte3 & 0x02) == 0) 	//0x02 = init, bit 2 = 0 = error
 8003670:	4b46      	ldr	r3, [pc, #280]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 8003672:	791b      	ldrb	r3, [r3, #4]
 8003674:	f003 0302 	and.w	r3, r3, #2
 8003678:	2b00      	cmp	r3, #0
 800367a:	d10b      	bne.n	8003694 <processusCentreOperationConvoyeur+0x44>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 800367c:	4b43      	ldr	r3, [pc, #268]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 800367e:	2200      	movs	r2, #0
 8003680:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8003682:	4b43      	ldr	r3, [pc, #268]	@ (8003790 <processusCentreOperationConvoyeur+0x140>)
 8003684:	2200      	movs	r2, #0
 8003686:	701a      	strb	r2, [r3, #0]
			processusCentreTransmettreErreur();
 8003688:	f7fe fe4a 	bl	8002320 <processusCentreTransmettreErreur>
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800368c:	4b41      	ldr	r3, [pc, #260]	@ (8003794 <processusCentreOperationConvoyeur+0x144>)
 800368e:	4a42      	ldr	r2, [pc, #264]	@ (8003798 <processusCentreOperationConvoyeur+0x148>)
 8003690:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8003692:	e07a      	b.n	800378a <processusCentreOperationConvoyeur+0x13a>
		}
	}

	if (processusCentreReceptionErreur() == 1)
 8003694:	f7fe feea 	bl	800246c <processusCentreReceptionErreur>
 8003698:	4603      	mov	r3, r0
 800369a:	2b01      	cmp	r3, #1
 800369c:	d109      	bne.n	80036b2 <processusCentreOperationConvoyeur+0x62>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 800369e:	4b3b      	ldr	r3, [pc, #236]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 80036a0:	2200      	movs	r2, #0
 80036a2:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 80036a4:	4b3a      	ldr	r3, [pc, #232]	@ (8003790 <processusCentreOperationConvoyeur+0x140>)
 80036a6:	2200      	movs	r2, #0
 80036a8:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80036aa:	4b3a      	ldr	r3, [pc, #232]	@ (8003794 <processusCentreOperationConvoyeur+0x144>)
 80036ac:	4a3a      	ldr	r2, [pc, #232]	@ (8003798 <processusCentreOperationConvoyeur+0x148>)
 80036ae:	601a      	str	r2, [r3, #0]
				processusCentreModeErreur;
		return;
 80036b0:	e06b      	b.n	800378a <processusCentreOperationConvoyeur+0x13a>
	}

	if (processusCentreReceptionArret() == 1)
 80036b2:	f7fe fe9d 	bl	80023f0 <processusCentreReceptionArret>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d109      	bne.n	80036d0 <processusCentreOperationConvoyeur+0x80>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 80036bc:	4b33      	ldr	r3, [pc, #204]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 80036be:	2200      	movs	r2, #0
 80036c0:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 80036c2:	4b33      	ldr	r3, [pc, #204]	@ (8003790 <processusCentreOperationConvoyeur+0x140>)
 80036c4:	2200      	movs	r2, #0
 80036c6:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80036c8:	4b32      	ldr	r3, [pc, #200]	@ (8003794 <processusCentreOperationConvoyeur+0x144>)
 80036ca:	4a34      	ldr	r2, [pc, #208]	@ (800379c <processusCentreOperationConvoyeur+0x14c>)
 80036cc:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 80036ce:	e05c      	b.n	800378a <processusCentreOperationConvoyeur+0x13a>
	}

	if (ELEVATEUR_BAS != 1 && ELEVATEUR_HAUT == 1 && interfaceADC.valeurADC >= 0x350)
 80036d0:	4b2e      	ldr	r3, [pc, #184]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 80036d2:	789b      	ldrb	r3, [r3, #2]
 80036d4:	091b      	lsrs	r3, r3, #4
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	f003 0301 	and.w	r3, r3, #1
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d11d      	bne.n	800371c <processusCentreOperationConvoyeur+0xcc>
 80036e0:	4b2a      	ldr	r3, [pc, #168]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 80036e2:	789b      	ldrb	r3, [r3, #2]
 80036e4:	095b      	lsrs	r3, r3, #5
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	f003 0301 	and.w	r3, r3, #1
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d015      	beq.n	800371c <processusCentreOperationConvoyeur+0xcc>
 80036f0:	4b27      	ldr	r3, [pc, #156]	@ (8003790 <processusCentreOperationConvoyeur+0x140>)
 80036f2:	885b      	ldrh	r3, [r3, #2]
 80036f4:	f5b3 7f54 	cmp.w	r3, #848	@ 0x350
 80036f8:	d310      	bcc.n	800371c <processusCentreOperationConvoyeur+0xcc>
	{
		interfacePCF8574.requete = REQUETE_ACTIVE;
 80036fa:	4b24      	ldr	r3, [pc, #144]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 80036fc:	2201      	movs	r2, #1
 80036fe:	705a      	strb	r2, [r3, #1]
		SET_EJECT_POS_ENTREE_SOLE719();
 8003700:	4b22      	ldr	r3, [pc, #136]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 8003702:	795b      	ldrb	r3, [r3, #5]
 8003704:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003708:	b2da      	uxtb	r2, r3
 800370a:	4b20      	ldr	r3, [pc, #128]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 800370c:	715a      	strb	r2, [r3, #5]
		CLEAR_EJECT_POS_SORTIE_SOLE722();
 800370e:	4b1f      	ldr	r3, [pc, #124]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 8003710:	795b      	ldrb	r3, [r3, #5]
 8003712:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003716:	b2da      	uxtb	r2, r3
 8003718:	4b1c      	ldr	r3, [pc, #112]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 800371a:	715a      	strb	r2, [r3, #5]
	}

	if (DETECT_OPT_CHUTE == 1)
 800371c:	4b1b      	ldr	r3, [pc, #108]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 800371e:	78db      	ldrb	r3, [r3, #3]
 8003720:	08db      	lsrs	r3, r3, #3
 8003722:	b2db      	uxtb	r3, r3
 8003724:	f003 0301 	and.w	r3, r3, #1
 8003728:	2b00      	cmp	r3, #0
 800372a:	d028      	beq.n	800377e <processusCentreOperationConvoyeur+0x12e>
	{
		interfacePCF8574.requete = REQUETE_ACTIVE;
 800372c:	4b17      	ldr	r3, [pc, #92]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 800372e:	2201      	movs	r2, #1
 8003730:	705a      	strb	r2, [r3, #1]
		CLEAR_EJECT_POS_ENTREE_SOLE719();
 8003732:	4b16      	ldr	r3, [pc, #88]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 8003734:	795b      	ldrb	r3, [r3, #5]
 8003736:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800373a:	b2da      	uxtb	r2, r3
 800373c:	4b13      	ldr	r3, [pc, #76]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 800373e:	715a      	strb	r2, [r3, #5]
		SET_EJECT_POS_SORTIE_SOLE722();
 8003740:	4b12      	ldr	r3, [pc, #72]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 8003742:	795b      	ldrb	r3, [r3, #5]
 8003744:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003748:	b2da      	uxtb	r2, r3
 800374a:	4b10      	ldr	r3, [pc, #64]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 800374c:	715a      	strb	r2, [r3, #5]
		CLEAR_RELAIS_MOTEUR_CONVOYEUR();
 800374e:	4b0f      	ldr	r3, [pc, #60]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 8003750:	799b      	ldrb	r3, [r3, #6]
 8003752:	f043 0302 	orr.w	r3, r3, #2
 8003756:	b2da      	uxtb	r2, r3
 8003758:	4b0c      	ldr	r3, [pc, #48]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 800375a:	719a      	strb	r2, [r3, #6]
		CLEAR_ELEV_HAUT_SOLE716();
 800375c:	4b0b      	ldr	r3, [pc, #44]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 800375e:	795b      	ldrb	r3, [r3, #5]
 8003760:	f043 0320 	orr.w	r3, r3, #32
 8003764:	b2da      	uxtb	r2, r3
 8003766:	4b09      	ldr	r3, [pc, #36]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 8003768:	715a      	strb	r2, [r3, #5]
		SET_ELEV_BAS_SOLE713();
 800376a:	4b08      	ldr	r3, [pc, #32]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 800376c:	795b      	ldrb	r3, [r3, #5]
 800376e:	f023 0310 	bic.w	r3, r3, #16
 8003772:	b2da      	uxtb	r2, r3
 8003774:	4b05      	ldr	r3, [pc, #20]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 8003776:	715a      	strb	r2, [r3, #5]

		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003778:	4b06      	ldr	r3, [pc, #24]	@ (8003794 <processusCentreOperationConvoyeur+0x144>)
 800377a:	4a09      	ldr	r2, [pc, #36]	@ (80037a0 <processusCentreOperationConvoyeur+0x150>)
 800377c:	601a      	str	r2, [r3, #0]
				processusCentreOperationVentouse;
	}

	interfacePCF8574.information = INFORMATION_TRAITEE;	//si changement mais aucune condition -> lecture encore
 800377e:	4b03      	ldr	r3, [pc, #12]	@ (800378c <processusCentreOperationConvoyeur+0x13c>)
 8003780:	2200      	movs	r2, #0
 8003782:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 8003784:	4b02      	ldr	r3, [pc, #8]	@ (8003790 <processusCentreOperationConvoyeur+0x140>)
 8003786:	2200      	movs	r2, #0
 8003788:	701a      	strb	r2, [r3, #0]
}
 800378a:	bd80      	pop	{r7, pc}
 800378c:	200007f0 	.word	0x200007f0
 8003790:	200007dc 	.word	0x200007dc
 8003794:	20000884 	.word	0x20000884
 8003798:	08003ef1 	.word	0x08003ef1
 800379c:	080026fd 	.word	0x080026fd
 80037a0:	080037a5 	.word	0x080037a5

080037a4 <processusCentreOperationVentouse>:

void processusCentreOperationVentouse(void)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	af00      	add	r7, sp, #0
	static uint8_t compteurPont = 0;

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 80037a8:	4b9a      	ldr	r3, [pc, #616]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80037aa:	781b      	ldrb	r3, [r3, #0]
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	d11c      	bne.n	80037ea <processusCentreOperationVentouse+0x46>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x7F) != 0			//0x55= init
 80037b0:	4b98      	ldr	r3, [pc, #608]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80037b2:	789b      	ldrb	r3, [r3, #2]
 80037b4:	b25b      	sxtb	r3, r3
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	db0b      	blt.n	80037d2 <processusCentreOperationVentouse+0x2e>
				|| (interfacePCF8574.entreesCarte2 & ~0x3D) != 0	//0x30 = init, sauf boutons rouge/vert
 80037ba:	4b96      	ldr	r3, [pc, #600]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80037bc:	78db      	ldrb	r3, [r3, #3]
 80037be:	f023 033d 	bic.w	r3, r3, #61	@ 0x3d
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d105      	bne.n	80037d2 <processusCentreOperationVentouse+0x2e>
				|| (interfacePCF8574.entreesCarte3 & 0x02) == 0) 	//0x02 = init, bit 2 = 0 = error
 80037c6:	4b93      	ldr	r3, [pc, #588]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80037c8:	791b      	ldrb	r3, [r3, #4]
 80037ca:	f003 0302 	and.w	r3, r3, #2
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d10b      	bne.n	80037ea <processusCentreOperationVentouse+0x46>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 80037d2:	4b90      	ldr	r3, [pc, #576]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80037d4:	2200      	movs	r2, #0
 80037d6:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 80037d8:	4b8f      	ldr	r3, [pc, #572]	@ (8003a18 <processusCentreOperationVentouse+0x274>)
 80037da:	2200      	movs	r2, #0
 80037dc:	701a      	strb	r2, [r3, #0]
			processusCentreTransmettreErreur();
 80037de:	f7fe fd9f 	bl	8002320 <processusCentreTransmettreErreur>
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80037e2:	4b8e      	ldr	r3, [pc, #568]	@ (8003a1c <processusCentreOperationVentouse+0x278>)
 80037e4:	4a8e      	ldr	r2, [pc, #568]	@ (8003a20 <processusCentreOperationVentouse+0x27c>)
 80037e6:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 80037e8:	e113      	b.n	8003a12 <processusCentreOperationVentouse+0x26e>
		}
	}

	if (processusCentreReceptionErreur() == 1)
 80037ea:	f7fe fe3f 	bl	800246c <processusCentreReceptionErreur>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d109      	bne.n	8003808 <processusCentreOperationVentouse+0x64>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 80037f4:	4b87      	ldr	r3, [pc, #540]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 80037fa:	4b87      	ldr	r3, [pc, #540]	@ (8003a18 <processusCentreOperationVentouse+0x274>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003800:	4b86      	ldr	r3, [pc, #536]	@ (8003a1c <processusCentreOperationVentouse+0x278>)
 8003802:	4a87      	ldr	r2, [pc, #540]	@ (8003a20 <processusCentreOperationVentouse+0x27c>)
 8003804:	601a      	str	r2, [r3, #0]
				processusCentreModeErreur;
		return;
 8003806:	e104      	b.n	8003a12 <processusCentreOperationVentouse+0x26e>
	}

	if (processusCentreReceptionArret() == 1)
 8003808:	f7fe fdf2 	bl	80023f0 <processusCentreReceptionArret>
 800380c:	4603      	mov	r3, r0
 800380e:	2b01      	cmp	r3, #1
 8003810:	d109      	bne.n	8003826 <processusCentreOperationVentouse+0x82>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8003812:	4b80      	ldr	r3, [pc, #512]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 8003814:	2200      	movs	r2, #0
 8003816:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8003818:	4b7f      	ldr	r3, [pc, #508]	@ (8003a18 <processusCentreOperationVentouse+0x274>)
 800381a:	2200      	movs	r2, #0
 800381c:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800381e:	4b7f      	ldr	r3, [pc, #508]	@ (8003a1c <processusCentreOperationVentouse+0x278>)
 8003820:	4a80      	ldr	r2, [pc, #512]	@ (8003a24 <processusCentreOperationVentouse+0x280>)
 8003822:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8003824:	e0f5      	b.n	8003a12 <processusCentreOperationVentouse+0x26e>
	}

	compteurPont++;
 8003826:	4b80      	ldr	r3, [pc, #512]	@ (8003a28 <processusCentreOperationVentouse+0x284>)
 8003828:	781b      	ldrb	r3, [r3, #0]
 800382a:	3301      	adds	r3, #1
 800382c:	b2da      	uxtb	r2, r3
 800382e:	4b7e      	ldr	r3, [pc, #504]	@ (8003a28 <processusCentreOperationVentouse+0x284>)
 8003830:	701a      	strb	r2, [r3, #0]

	if (compteurPont >= TEMPS_MAXIMUM)
 8003832:	4b7d      	ldr	r3, [pc, #500]	@ (8003a28 <processusCentreOperationVentouse+0x284>)
 8003834:	781b      	ldrb	r3, [r3, #0]
 8003836:	2bc7      	cmp	r3, #199	@ 0xc7
 8003838:	f240 80e5 	bls.w	8003a06 <processusCentreOperationVentouse+0x262>
	{
		compteurPont = 0;
 800383c:	4b7a      	ldr	r3, [pc, #488]	@ (8003a28 <processusCentreOperationVentouse+0x284>)
 800383e:	2200      	movs	r2, #0
 8003840:	701a      	strb	r2, [r3, #0]

		if (DETECT_OPT_CHUTE == 1 && VENTOUSE_HAUT == 1 && VACCUM_SOLE710 == 1)
 8003842:	4b74      	ldr	r3, [pc, #464]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 8003844:	78db      	ldrb	r3, [r3, #3]
 8003846:	08db      	lsrs	r3, r3, #3
 8003848:	b2db      	uxtb	r3, r3
 800384a:	f003 0301 	and.w	r3, r3, #1
 800384e:	2b00      	cmp	r3, #0
 8003850:	d025      	beq.n	800389e <processusCentreOperationVentouse+0xfa>
 8003852:	4b70      	ldr	r3, [pc, #448]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 8003854:	789b      	ldrb	r3, [r3, #2]
 8003856:	f003 0301 	and.w	r3, r3, #1
 800385a:	2b00      	cmp	r3, #0
 800385c:	d01f      	beq.n	800389e <processusCentreOperationVentouse+0xfa>
 800385e:	4b6d      	ldr	r3, [pc, #436]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 8003860:	795b      	ldrb	r3, [r3, #5]
 8003862:	08db      	lsrs	r3, r3, #3
 8003864:	b2db      	uxtb	r3, r3
 8003866:	f003 0301 	and.w	r3, r3, #1
 800386a:	2b00      	cmp	r3, #0
 800386c:	d017      	beq.n	800389e <processusCentreOperationVentouse+0xfa>
		{
			interfacePCF8574.requete = REQUETE_ACTIVE;
 800386e:	4b69      	ldr	r3, [pc, #420]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 8003870:	2201      	movs	r2, #1
 8003872:	705a      	strb	r2, [r3, #1]
			SET_VENTOUSE_BAS_SOLE704();
 8003874:	4b67      	ldr	r3, [pc, #412]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 8003876:	795b      	ldrb	r3, [r3, #5]
 8003878:	f023 0302 	bic.w	r3, r3, #2
 800387c:	b2da      	uxtb	r2, r3
 800387e:	4b65      	ldr	r3, [pc, #404]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 8003880:	715a      	strb	r2, [r3, #5]
			CLEAR_VENTOUSE_HAUT_SOLE707();
 8003882:	4b64      	ldr	r3, [pc, #400]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 8003884:	795b      	ldrb	r3, [r3, #5]
 8003886:	f043 0304 	orr.w	r3, r3, #4
 800388a:	b2da      	uxtb	r2, r3
 800388c:	4b61      	ldr	r3, [pc, #388]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 800388e:	715a      	strb	r2, [r3, #5]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8003890:	4b60      	ldr	r3, [pc, #384]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 8003892:	2200      	movs	r2, #0
 8003894:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8003896:	4b60      	ldr	r3, [pc, #384]	@ (8003a18 <processusCentreOperationVentouse+0x274>)
 8003898:	2200      	movs	r2, #0
 800389a:	701a      	strb	r2, [r3, #0]
			return;
 800389c:	e0b9      	b.n	8003a12 <processusCentreOperationVentouse+0x26e>
		}

		if (DETECT_OPT_CHUTE == 1 && VENTOUSE_BAS == 1 && VACCUM_SOLE710 == 1)
 800389e:	4b5d      	ldr	r3, [pc, #372]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80038a0:	78db      	ldrb	r3, [r3, #3]
 80038a2:	08db      	lsrs	r3, r3, #3
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	f003 0301 	and.w	r3, r3, #1
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d020      	beq.n	80038f0 <processusCentreOperationVentouse+0x14c>
 80038ae:	4b59      	ldr	r3, [pc, #356]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80038b0:	789b      	ldrb	r3, [r3, #2]
 80038b2:	085b      	lsrs	r3, r3, #1
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	f003 0301 	and.w	r3, r3, #1
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d018      	beq.n	80038f0 <processusCentreOperationVentouse+0x14c>
 80038be:	4b55      	ldr	r3, [pc, #340]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80038c0:	795b      	ldrb	r3, [r3, #5]
 80038c2:	08db      	lsrs	r3, r3, #3
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	f003 0301 	and.w	r3, r3, #1
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d010      	beq.n	80038f0 <processusCentreOperationVentouse+0x14c>
		{
			interfacePCF8574.requete = REQUETE_ACTIVE;
 80038ce:	4b51      	ldr	r3, [pc, #324]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80038d0:	2201      	movs	r2, #1
 80038d2:	705a      	strb	r2, [r3, #1]
			SET_VACCUM_SOLE710();
 80038d4:	4b4f      	ldr	r3, [pc, #316]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80038d6:	795b      	ldrb	r3, [r3, #5]
 80038d8:	f023 0308 	bic.w	r3, r3, #8
 80038dc:	b2da      	uxtb	r2, r3
 80038de:	4b4d      	ldr	r3, [pc, #308]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80038e0:	715a      	strb	r2, [r3, #5]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 80038e2:	4b4c      	ldr	r3, [pc, #304]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80038e4:	2200      	movs	r2, #0
 80038e6:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 80038e8:	4b4b      	ldr	r3, [pc, #300]	@ (8003a18 <processusCentreOperationVentouse+0x274>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	701a      	strb	r2, [r3, #0]
			return;
 80038ee:	e090      	b.n	8003a12 <processusCentreOperationVentouse+0x26e>
		}

		if (DETECT_OPT_CHUTE == 1 && VENTOUSE_BAS == 1 && VACCUM_SOLE710 != 1)
 80038f0:	4b48      	ldr	r3, [pc, #288]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80038f2:	78db      	ldrb	r3, [r3, #3]
 80038f4:	08db      	lsrs	r3, r3, #3
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	f003 0301 	and.w	r3, r3, #1
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d027      	beq.n	8003950 <processusCentreOperationVentouse+0x1ac>
 8003900:	4b44      	ldr	r3, [pc, #272]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 8003902:	789b      	ldrb	r3, [r3, #2]
 8003904:	085b      	lsrs	r3, r3, #1
 8003906:	b2db      	uxtb	r3, r3
 8003908:	f003 0301 	and.w	r3, r3, #1
 800390c:	2b00      	cmp	r3, #0
 800390e:	d01f      	beq.n	8003950 <processusCentreOperationVentouse+0x1ac>
 8003910:	4b40      	ldr	r3, [pc, #256]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 8003912:	795b      	ldrb	r3, [r3, #5]
 8003914:	08db      	lsrs	r3, r3, #3
 8003916:	b2db      	uxtb	r3, r3
 8003918:	f003 0301 	and.w	r3, r3, #1
 800391c:	2b00      	cmp	r3, #0
 800391e:	d117      	bne.n	8003950 <processusCentreOperationVentouse+0x1ac>
		{
			interfacePCF8574.requete = REQUETE_ACTIVE;
 8003920:	4b3c      	ldr	r3, [pc, #240]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 8003922:	2201      	movs	r2, #1
 8003924:	705a      	strb	r2, [r3, #1]
			CLEAR_VENTOUSE_BAS_SOLE704();
 8003926:	4b3b      	ldr	r3, [pc, #236]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 8003928:	795b      	ldrb	r3, [r3, #5]
 800392a:	f043 0302 	orr.w	r3, r3, #2
 800392e:	b2da      	uxtb	r2, r3
 8003930:	4b38      	ldr	r3, [pc, #224]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 8003932:	715a      	strb	r2, [r3, #5]
			SET_VENTOUSE_HAUT_SOLE707();
 8003934:	4b37      	ldr	r3, [pc, #220]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 8003936:	795b      	ldrb	r3, [r3, #5]
 8003938:	f023 0304 	bic.w	r3, r3, #4
 800393c:	b2da      	uxtb	r2, r3
 800393e:	4b35      	ldr	r3, [pc, #212]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 8003940:	715a      	strb	r2, [r3, #5]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8003942:	4b34      	ldr	r3, [pc, #208]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 8003944:	2200      	movs	r2, #0
 8003946:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8003948:	4b33      	ldr	r3, [pc, #204]	@ (8003a18 <processusCentreOperationVentouse+0x274>)
 800394a:	2200      	movs	r2, #0
 800394c:	701a      	strb	r2, [r3, #0]
			return;
 800394e:	e060      	b.n	8003a12 <processusCentreOperationVentouse+0x26e>
		}

		if (VENTOUSE_HAUT == 1 && VACCUM_SOLE710 != 1)
 8003950:	4b30      	ldr	r3, [pc, #192]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 8003952:	789b      	ldrb	r3, [r3, #2]
 8003954:	f003 0301 	and.w	r3, r3, #1
 8003958:	2b00      	cmp	r3, #0
 800395a:	d054      	beq.n	8003a06 <processusCentreOperationVentouse+0x262>
 800395c:	4b2d      	ldr	r3, [pc, #180]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 800395e:	795b      	ldrb	r3, [r3, #5]
 8003960:	08db      	lsrs	r3, r3, #3
 8003962:	b2db      	uxtb	r3, r3
 8003964:	f003 0301 	and.w	r3, r3, #1
 8003968:	2b00      	cmp	r3, #0
 800396a:	d14c      	bne.n	8003a06 <processusCentreOperationVentouse+0x262>
		{
			interfacePCF8574.requete = REQUETE_ACTIVE;
 800396c:	4b29      	ldr	r3, [pc, #164]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 800396e:	2201      	movs	r2, #1
 8003970:	705a      	strb	r2, [r3, #1]

			switch (centreDeTri.couleurBloc)
 8003972:	4b2e      	ldr	r3, [pc, #184]	@ (8003a2c <processusCentreOperationVentouse+0x288>)
 8003974:	78db      	ldrb	r3, [r3, #3]
 8003976:	2b01      	cmp	r3, #1
 8003978:	d005      	beq.n	8003986 <processusCentreOperationVentouse+0x1e2>
 800397a:	2b00      	cmp	r3, #0
 800397c:	dd2f      	ble.n	80039de <processusCentreOperationVentouse+0x23a>
 800397e:	3b02      	subs	r3, #2
 8003980:	2b01      	cmp	r3, #1
 8003982:	d82c      	bhi.n	80039de <processusCentreOperationVentouse+0x23a>
 8003984:	e015      	b.n	80039b2 <processusCentreOperationVentouse+0x20e>
			{
			case BLOC_NOIR:
				CLEAR_SELECT_POS_0();
 8003986:	4b23      	ldr	r3, [pc, #140]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 8003988:	799b      	ldrb	r3, [r3, #6]
 800398a:	f043 0310 	orr.w	r3, r3, #16
 800398e:	b2da      	uxtb	r2, r3
 8003990:	4b20      	ldr	r3, [pc, #128]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 8003992:	719a      	strb	r2, [r3, #6]
				SET_SELECT_POS_1();
 8003994:	4b1f      	ldr	r3, [pc, #124]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 8003996:	799b      	ldrb	r3, [r3, #6]
 8003998:	f023 0320 	bic.w	r3, r3, #32
 800399c:	b2da      	uxtb	r2, r3
 800399e:	4b1d      	ldr	r3, [pc, #116]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80039a0:	719a      	strb	r2, [r3, #6]
				CLEAR_SELECT_POS_2();
 80039a2:	4b1c      	ldr	r3, [pc, #112]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80039a4:	799b      	ldrb	r3, [r3, #6]
 80039a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80039aa:	b2da      	uxtb	r2, r3
 80039ac:	4b19      	ldr	r3, [pc, #100]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80039ae:	719a      	strb	r2, [r3, #6]
				break;
 80039b0:	e015      	b.n	80039de <processusCentreOperationVentouse+0x23a>
			case BLOC_ORANGE:
			case BLOC_METAL:
				CLEAR_SELECT_POS_0();
 80039b2:	4b18      	ldr	r3, [pc, #96]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80039b4:	799b      	ldrb	r3, [r3, #6]
 80039b6:	f043 0310 	orr.w	r3, r3, #16
 80039ba:	b2da      	uxtb	r2, r3
 80039bc:	4b15      	ldr	r3, [pc, #84]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80039be:	719a      	strb	r2, [r3, #6]
				CLEAR_SELECT_POS_1();
 80039c0:	4b14      	ldr	r3, [pc, #80]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80039c2:	799b      	ldrb	r3, [r3, #6]
 80039c4:	f043 0320 	orr.w	r3, r3, #32
 80039c8:	b2da      	uxtb	r2, r3
 80039ca:	4b12      	ldr	r3, [pc, #72]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80039cc:	719a      	strb	r2, [r3, #6]
				SET_SELECT_POS_2();
 80039ce:	4b11      	ldr	r3, [pc, #68]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80039d0:	799b      	ldrb	r3, [r3, #6]
 80039d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80039d6:	b2da      	uxtb	r2, r3
 80039d8:	4b0e      	ldr	r3, [pc, #56]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80039da:	719a      	strb	r2, [r3, #6]
				break;
 80039dc:	bf00      	nop
			}
			SET_CONTROLLER_RELEASE();
 80039de:	4b0d      	ldr	r3, [pc, #52]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80039e0:	799b      	ldrb	r3, [r3, #6]
 80039e2:	f023 0308 	bic.w	r3, r3, #8
 80039e6:	b2da      	uxtb	r2, r3
 80039e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80039ea:	719a      	strb	r2, [r3, #6]
			CLEAR_START_POS_PROCESS();
 80039ec:	4b09      	ldr	r3, [pc, #36]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80039ee:	799b      	ldrb	r3, [r3, #6]
 80039f0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80039f4:	b2da      	uxtb	r2, r3
 80039f6:	4b07      	ldr	r3, [pc, #28]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 80039f8:	719a      	strb	r2, [r3, #6]
			requetePosition = REQUETE_ACTIVE;
 80039fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003a30 <processusCentreOperationVentouse+0x28c>)
 80039fc:	2201      	movs	r2, #1
 80039fe:	701a      	strb	r2, [r3, #0]

			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003a00:	4b06      	ldr	r3, [pc, #24]	@ (8003a1c <processusCentreOperationVentouse+0x278>)
 8003a02:	4a0c      	ldr	r2, [pc, #48]	@ (8003a34 <processusCentreOperationVentouse+0x290>)
 8003a04:	601a      	str	r2, [r3, #0]
						processusCentreOperationDeplacerBloc;
		}
	}

	interfacePCF8574.information = INFORMATION_TRAITEE;	//si changement mais aucune condition -> lecture encore
 8003a06:	4b03      	ldr	r3, [pc, #12]	@ (8003a14 <processusCentreOperationVentouse+0x270>)
 8003a08:	2200      	movs	r2, #0
 8003a0a:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 8003a0c:	4b02      	ldr	r3, [pc, #8]	@ (8003a18 <processusCentreOperationVentouse+0x274>)
 8003a0e:	2200      	movs	r2, #0
 8003a10:	701a      	strb	r2, [r3, #0]
}
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	200007f0 	.word	0x200007f0
 8003a18:	200007dc 	.word	0x200007dc
 8003a1c:	20000884 	.word	0x20000884
 8003a20:	08003ef1 	.word	0x08003ef1
 8003a24:	080026fd 	.word	0x080026fd
 8003a28:	2000087d 	.word	0x2000087d
 8003a2c:	20000868 	.word	0x20000868
 8003a30:	20000864 	.word	0x20000864
 8003a34:	08003a39 	.word	0x08003a39

08003a38 <processusCentreOperationDeplacerBloc>:

void processusCentreOperationDeplacerBloc(void)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	af00      	add	r7, sp, #0
	static uint8_t compteurPont = 0;

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8003a3c:	4b48      	ldr	r3, [pc, #288]	@ (8003b60 <processusCentreOperationDeplacerBloc+0x128>)
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d11d      	bne.n	8003a80 <processusCentreOperationDeplacerBloc+0x48>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x55) != 0			//0x55= init
 8003a44:	4b46      	ldr	r3, [pc, #280]	@ (8003b60 <processusCentreOperationDeplacerBloc+0x128>)
 8003a46:	789b      	ldrb	r3, [r3, #2]
 8003a48:	f023 0355 	bic.w	r3, r3, #85	@ 0x55
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d10b      	bne.n	8003a68 <processusCentreOperationDeplacerBloc+0x30>
				|| (interfacePCF8574.entreesCarte2 & ~0x38) != 0	//0x30 = init, sauf boutons rouge/vert
 8003a50:	4b43      	ldr	r3, [pc, #268]	@ (8003b60 <processusCentreOperationDeplacerBloc+0x128>)
 8003a52:	78db      	ldrb	r3, [r3, #3]
 8003a54:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d105      	bne.n	8003a68 <processusCentreOperationDeplacerBloc+0x30>
				|| (interfacePCF8574.entreesCarte3 & 0x02) == 0) 	//0x02 = init, bit 2 = 0 = error
 8003a5c:	4b40      	ldr	r3, [pc, #256]	@ (8003b60 <processusCentreOperationDeplacerBloc+0x128>)
 8003a5e:	791b      	ldrb	r3, [r3, #4]
 8003a60:	f003 0302 	and.w	r3, r3, #2
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d10b      	bne.n	8003a80 <processusCentreOperationDeplacerBloc+0x48>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8003a68:	4b3d      	ldr	r3, [pc, #244]	@ (8003b60 <processusCentreOperationDeplacerBloc+0x128>)
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8003a6e:	4b3d      	ldr	r3, [pc, #244]	@ (8003b64 <processusCentreOperationDeplacerBloc+0x12c>)
 8003a70:	2200      	movs	r2, #0
 8003a72:	701a      	strb	r2, [r3, #0]
			processusCentreTransmettreErreur();
 8003a74:	f7fe fc54 	bl	8002320 <processusCentreTransmettreErreur>
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003a78:	4b3b      	ldr	r3, [pc, #236]	@ (8003b68 <processusCentreOperationDeplacerBloc+0x130>)
 8003a7a:	4a3c      	ldr	r2, [pc, #240]	@ (8003b6c <processusCentreOperationDeplacerBloc+0x134>)
 8003a7c:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8003a7e:	e06d      	b.n	8003b5c <processusCentreOperationDeplacerBloc+0x124>
		}
	}

	if (processusCentreReceptionErreur() == 1)
 8003a80:	f7fe fcf4 	bl	800246c <processusCentreReceptionErreur>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d109      	bne.n	8003a9e <processusCentreOperationDeplacerBloc+0x66>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8003a8a:	4b35      	ldr	r3, [pc, #212]	@ (8003b60 <processusCentreOperationDeplacerBloc+0x128>)
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8003a90:	4b34      	ldr	r3, [pc, #208]	@ (8003b64 <processusCentreOperationDeplacerBloc+0x12c>)
 8003a92:	2200      	movs	r2, #0
 8003a94:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003a96:	4b34      	ldr	r3, [pc, #208]	@ (8003b68 <processusCentreOperationDeplacerBloc+0x130>)
 8003a98:	4a34      	ldr	r2, [pc, #208]	@ (8003b6c <processusCentreOperationDeplacerBloc+0x134>)
 8003a9a:	601a      	str	r2, [r3, #0]
				processusCentreModeErreur;
		return;
 8003a9c:	e05e      	b.n	8003b5c <processusCentreOperationDeplacerBloc+0x124>
	}

	if (processusCentreReceptionArret() == 1)
 8003a9e:	f7fe fca7 	bl	80023f0 <processusCentreReceptionArret>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d109      	bne.n	8003abc <processusCentreOperationDeplacerBloc+0x84>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8003aa8:	4b2d      	ldr	r3, [pc, #180]	@ (8003b60 <processusCentreOperationDeplacerBloc+0x128>)
 8003aaa:	2200      	movs	r2, #0
 8003aac:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8003aae:	4b2d      	ldr	r3, [pc, #180]	@ (8003b64 <processusCentreOperationDeplacerBloc+0x12c>)
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003ab4:	4b2c      	ldr	r3, [pc, #176]	@ (8003b68 <processusCentreOperationDeplacerBloc+0x130>)
 8003ab6:	4a2e      	ldr	r2, [pc, #184]	@ (8003b70 <processusCentreOperationDeplacerBloc+0x138>)
 8003ab8:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8003aba:	e04f      	b.n	8003b5c <processusCentreOperationDeplacerBloc+0x124>
	}

	if (requetePosition == REQUETE_ACTIVE)
 8003abc:	4b2d      	ldr	r3, [pc, #180]	@ (8003b74 <processusCentreOperationDeplacerBloc+0x13c>)
 8003abe:	781b      	ldrb	r3, [r3, #0]
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d12d      	bne.n	8003b20 <processusCentreOperationDeplacerBloc+0xe8>
	{
		compteurPont++;
 8003ac4:	4b2c      	ldr	r3, [pc, #176]	@ (8003b78 <processusCentreOperationDeplacerBloc+0x140>)
 8003ac6:	781b      	ldrb	r3, [r3, #0]
 8003ac8:	3301      	adds	r3, #1
 8003aca:	b2da      	uxtb	r2, r3
 8003acc:	4b2a      	ldr	r3, [pc, #168]	@ (8003b78 <processusCentreOperationDeplacerBloc+0x140>)
 8003ace:	701a      	strb	r2, [r3, #0]

		if (compteurPont == 1)
 8003ad0:	4b29      	ldr	r3, [pc, #164]	@ (8003b78 <processusCentreOperationDeplacerBloc+0x140>)
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d109      	bne.n	8003aec <processusCentreOperationDeplacerBloc+0xb4>
		{
			interfacePCF8574.requete = REQUETE_ACTIVE;
 8003ad8:	4b21      	ldr	r3, [pc, #132]	@ (8003b60 <processusCentreOperationDeplacerBloc+0x128>)
 8003ada:	2201      	movs	r2, #1
 8003adc:	705a      	strb	r2, [r3, #1]
			SET_START_POS_PROCESS();   // start of pulse
 8003ade:	4b20      	ldr	r3, [pc, #128]	@ (8003b60 <processusCentreOperationDeplacerBloc+0x128>)
 8003ae0:	799b      	ldrb	r3, [r3, #6]
 8003ae2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ae6:	b2da      	uxtb	r2, r3
 8003ae8:	4b1d      	ldr	r3, [pc, #116]	@ (8003b60 <processusCentreOperationDeplacerBloc+0x128>)
 8003aea:	719a      	strb	r2, [r3, #6]
		}

		// ensure at least N cycles before checking DEF_MOTION_COMPLETE
		if (compteurPont >= 150 && DEF_MOTION_COMPLETE != 0)
 8003aec:	4b22      	ldr	r3, [pc, #136]	@ (8003b78 <processusCentreOperationDeplacerBloc+0x140>)
 8003aee:	781b      	ldrb	r3, [r3, #0]
 8003af0:	2b95      	cmp	r3, #149	@ 0x95
 8003af2:	d915      	bls.n	8003b20 <processusCentreOperationDeplacerBloc+0xe8>
 8003af4:	4b1a      	ldr	r3, [pc, #104]	@ (8003b60 <processusCentreOperationDeplacerBloc+0x128>)
 8003af6:	791b      	ldrb	r3, [r3, #4]
 8003af8:	f003 0301 	and.w	r3, r3, #1
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d00f      	beq.n	8003b20 <processusCentreOperationDeplacerBloc+0xe8>
		{
			interfacePCF8574.requete = REQUETE_ACTIVE;
 8003b00:	4b17      	ldr	r3, [pc, #92]	@ (8003b60 <processusCentreOperationDeplacerBloc+0x128>)
 8003b02:	2201      	movs	r2, #1
 8003b04:	705a      	strb	r2, [r3, #1]
			CLEAR_START_POS_PROCESS(); // end pulse
 8003b06:	4b16      	ldr	r3, [pc, #88]	@ (8003b60 <processusCentreOperationDeplacerBloc+0x128>)
 8003b08:	799b      	ldrb	r3, [r3, #6]
 8003b0a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003b0e:	b2da      	uxtb	r2, r3
 8003b10:	4b13      	ldr	r3, [pc, #76]	@ (8003b60 <processusCentreOperationDeplacerBloc+0x128>)
 8003b12:	719a      	strb	r2, [r3, #6]
			requetePosition = REQUETE_TRAITEE;
 8003b14:	4b17      	ldr	r3, [pc, #92]	@ (8003b74 <processusCentreOperationDeplacerBloc+0x13c>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	701a      	strb	r2, [r3, #0]
			compteurPont = 0;
 8003b1a:	4b17      	ldr	r3, [pc, #92]	@ (8003b78 <processusCentreOperationDeplacerBloc+0x140>)
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	701a      	strb	r2, [r3, #0]
		}
	}

	if (requetePosition == REQUETE_TRAITEE)
 8003b20:	4b14      	ldr	r3, [pc, #80]	@ (8003b74 <processusCentreOperationDeplacerBloc+0x13c>)
 8003b22:	781b      	ldrb	r3, [r3, #0]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d113      	bne.n	8003b50 <processusCentreOperationDeplacerBloc+0x118>
	{
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8003b28:	4b0d      	ldr	r3, [pc, #52]	@ (8003b60 <processusCentreOperationDeplacerBloc+0x128>)
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	705a      	strb	r2, [r3, #1]
		SET_VENTOUSE_BAS_SOLE704();
 8003b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8003b60 <processusCentreOperationDeplacerBloc+0x128>)
 8003b30:	795b      	ldrb	r3, [r3, #5]
 8003b32:	f023 0302 	bic.w	r3, r3, #2
 8003b36:	b2da      	uxtb	r2, r3
 8003b38:	4b09      	ldr	r3, [pc, #36]	@ (8003b60 <processusCentreOperationDeplacerBloc+0x128>)
 8003b3a:	715a      	strb	r2, [r3, #5]
		CLEAR_VENTOUSE_HAUT_SOLE707();
 8003b3c:	4b08      	ldr	r3, [pc, #32]	@ (8003b60 <processusCentreOperationDeplacerBloc+0x128>)
 8003b3e:	795b      	ldrb	r3, [r3, #5]
 8003b40:	f043 0304 	orr.w	r3, r3, #4
 8003b44:	b2da      	uxtb	r2, r3
 8003b46:	4b06      	ldr	r3, [pc, #24]	@ (8003b60 <processusCentreOperationDeplacerBloc+0x128>)
 8003b48:	715a      	strb	r2, [r3, #5]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003b4a:	4b07      	ldr	r3, [pc, #28]	@ (8003b68 <processusCentreOperationDeplacerBloc+0x130>)
 8003b4c:	4a0b      	ldr	r2, [pc, #44]	@ (8003b7c <processusCentreOperationDeplacerBloc+0x144>)
 8003b4e:	601a      	str	r2, [r3, #0]
				processusCentreOperationLacherBloc;
	}

	interfacePCF8574.information = INFORMATION_TRAITEE;	//si changement mais aucune condition -> lecture encore
 8003b50:	4b03      	ldr	r3, [pc, #12]	@ (8003b60 <processusCentreOperationDeplacerBloc+0x128>)
 8003b52:	2200      	movs	r2, #0
 8003b54:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 8003b56:	4b03      	ldr	r3, [pc, #12]	@ (8003b64 <processusCentreOperationDeplacerBloc+0x12c>)
 8003b58:	2200      	movs	r2, #0
 8003b5a:	701a      	strb	r2, [r3, #0]
}
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	200007f0 	.word	0x200007f0
 8003b64:	200007dc 	.word	0x200007dc
 8003b68:	20000884 	.word	0x20000884
 8003b6c:	08003ef1 	.word	0x08003ef1
 8003b70:	080026fd 	.word	0x080026fd
 8003b74:	20000864 	.word	0x20000864
 8003b78:	2000087e 	.word	0x2000087e
 8003b7c:	08003b81 	.word	0x08003b81

08003b80 <processusCentreOperationLacherBloc>:

void processusCentreOperationLacherBloc(void)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	af00      	add	r7, sp, #0
	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8003b84:	4b3b      	ldr	r3, [pc, #236]	@ (8003c74 <processusCentreOperationLacherBloc+0xf4>)
 8003b86:	781b      	ldrb	r3, [r3, #0]
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d11d      	bne.n	8003bc8 <processusCentreOperationLacherBloc+0x48>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x57) != 0			//0x55= init
 8003b8c:	4b39      	ldr	r3, [pc, #228]	@ (8003c74 <processusCentreOperationLacherBloc+0xf4>)
 8003b8e:	789b      	ldrb	r3, [r3, #2]
 8003b90:	f023 0357 	bic.w	r3, r3, #87	@ 0x57
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d10b      	bne.n	8003bb0 <processusCentreOperationLacherBloc+0x30>
				|| (interfacePCF8574.entreesCarte2 & ~0x30) != 0	//0x30 = init, sauf boutons rouge/vert
 8003b98:	4b36      	ldr	r3, [pc, #216]	@ (8003c74 <processusCentreOperationLacherBloc+0xf4>)
 8003b9a:	78db      	ldrb	r3, [r3, #3]
 8003b9c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d105      	bne.n	8003bb0 <processusCentreOperationLacherBloc+0x30>
				|| (interfacePCF8574.entreesCarte3 & 0x02) == 0) 	//0x02 = init, bit 2 = 0 = error
 8003ba4:	4b33      	ldr	r3, [pc, #204]	@ (8003c74 <processusCentreOperationLacherBloc+0xf4>)
 8003ba6:	791b      	ldrb	r3, [r3, #4]
 8003ba8:	f003 0302 	and.w	r3, r3, #2
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d10b      	bne.n	8003bc8 <processusCentreOperationLacherBloc+0x48>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8003bb0:	4b30      	ldr	r3, [pc, #192]	@ (8003c74 <processusCentreOperationLacherBloc+0xf4>)
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8003bb6:	4b30      	ldr	r3, [pc, #192]	@ (8003c78 <processusCentreOperationLacherBloc+0xf8>)
 8003bb8:	2200      	movs	r2, #0
 8003bba:	701a      	strb	r2, [r3, #0]
			processusCentreTransmettreErreur();
 8003bbc:	f7fe fbb0 	bl	8002320 <processusCentreTransmettreErreur>
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003bc0:	4b2e      	ldr	r3, [pc, #184]	@ (8003c7c <processusCentreOperationLacherBloc+0xfc>)
 8003bc2:	4a2f      	ldr	r2, [pc, #188]	@ (8003c80 <processusCentreOperationLacherBloc+0x100>)
 8003bc4:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8003bc6:	e054      	b.n	8003c72 <processusCentreOperationLacherBloc+0xf2>
		}
	}

	if (processusCentreReceptionErreur() == 1)
 8003bc8:	f7fe fc50 	bl	800246c <processusCentreReceptionErreur>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d109      	bne.n	8003be6 <processusCentreOperationLacherBloc+0x66>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8003bd2:	4b28      	ldr	r3, [pc, #160]	@ (8003c74 <processusCentreOperationLacherBloc+0xf4>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8003bd8:	4b27      	ldr	r3, [pc, #156]	@ (8003c78 <processusCentreOperationLacherBloc+0xf8>)
 8003bda:	2200      	movs	r2, #0
 8003bdc:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003bde:	4b27      	ldr	r3, [pc, #156]	@ (8003c7c <processusCentreOperationLacherBloc+0xfc>)
 8003be0:	4a27      	ldr	r2, [pc, #156]	@ (8003c80 <processusCentreOperationLacherBloc+0x100>)
 8003be2:	601a      	str	r2, [r3, #0]
				processusCentreModeErreur;
		return;
 8003be4:	e045      	b.n	8003c72 <processusCentreOperationLacherBloc+0xf2>
	}

	if (processusCentreReceptionArret() == 1)
 8003be6:	f7fe fc03 	bl	80023f0 <processusCentreReceptionArret>
 8003bea:	4603      	mov	r3, r0
 8003bec:	2b01      	cmp	r3, #1
 8003bee:	d109      	bne.n	8003c04 <processusCentreOperationLacherBloc+0x84>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8003bf0:	4b20      	ldr	r3, [pc, #128]	@ (8003c74 <processusCentreOperationLacherBloc+0xf4>)
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8003bf6:	4b20      	ldr	r3, [pc, #128]	@ (8003c78 <processusCentreOperationLacherBloc+0xf8>)
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003bfc:	4b1f      	ldr	r3, [pc, #124]	@ (8003c7c <processusCentreOperationLacherBloc+0xfc>)
 8003bfe:	4a21      	ldr	r2, [pc, #132]	@ (8003c84 <processusCentreOperationLacherBloc+0x104>)
 8003c00:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8003c02:	e036      	b.n	8003c72 <processusCentreOperationLacherBloc+0xf2>
	}

	if (VENTOUSE_BAS == 1 && VENTOUSE_HAUT != 1 && VACCUM_SOLE710 != 1
 8003c04:	4b1b      	ldr	r3, [pc, #108]	@ (8003c74 <processusCentreOperationLacherBloc+0xf4>)
 8003c06:	789b      	ldrb	r3, [r3, #2]
 8003c08:	085b      	lsrs	r3, r3, #1
 8003c0a:	b2db      	uxtb	r3, r3
 8003c0c:	f003 0301 	and.w	r3, r3, #1
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d028      	beq.n	8003c66 <processusCentreOperationLacherBloc+0xe6>
 8003c14:	4b17      	ldr	r3, [pc, #92]	@ (8003c74 <processusCentreOperationLacherBloc+0xf4>)
 8003c16:	789b      	ldrb	r3, [r3, #2]
 8003c18:	f003 0301 	and.w	r3, r3, #1
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d122      	bne.n	8003c66 <processusCentreOperationLacherBloc+0xe6>
 8003c20:	4b14      	ldr	r3, [pc, #80]	@ (8003c74 <processusCentreOperationLacherBloc+0xf4>)
 8003c22:	795b      	ldrb	r3, [r3, #5]
 8003c24:	08db      	lsrs	r3, r3, #3
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	f003 0301 	and.w	r3, r3, #1
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d11a      	bne.n	8003c66 <processusCentreOperationLacherBloc+0xe6>
			/*&& processusCentreReceptionPosition() == 1			 */)
	{
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8003c30:	4b10      	ldr	r3, [pc, #64]	@ (8003c74 <processusCentreOperationLacherBloc+0xf4>)
 8003c32:	2201      	movs	r2, #1
 8003c34:	705a      	strb	r2, [r3, #1]
		CLEAR_VACCUM_SOLE710();
 8003c36:	4b0f      	ldr	r3, [pc, #60]	@ (8003c74 <processusCentreOperationLacherBloc+0xf4>)
 8003c38:	795b      	ldrb	r3, [r3, #5]
 8003c3a:	f043 0308 	orr.w	r3, r3, #8
 8003c3e:	b2da      	uxtb	r2, r3
 8003c40:	4b0c      	ldr	r3, [pc, #48]	@ (8003c74 <processusCentreOperationLacherBloc+0xf4>)
 8003c42:	715a      	strb	r2, [r3, #5]
		CLEAR_VENTOUSE_BAS_SOLE704();
 8003c44:	4b0b      	ldr	r3, [pc, #44]	@ (8003c74 <processusCentreOperationLacherBloc+0xf4>)
 8003c46:	795b      	ldrb	r3, [r3, #5]
 8003c48:	f043 0302 	orr.w	r3, r3, #2
 8003c4c:	b2da      	uxtb	r2, r3
 8003c4e:	4b09      	ldr	r3, [pc, #36]	@ (8003c74 <processusCentreOperationLacherBloc+0xf4>)
 8003c50:	715a      	strb	r2, [r3, #5]
		SET_VENTOUSE_HAUT_SOLE707();
 8003c52:	4b08      	ldr	r3, [pc, #32]	@ (8003c74 <processusCentreOperationLacherBloc+0xf4>)
 8003c54:	795b      	ldrb	r3, [r3, #5]
 8003c56:	f023 0304 	bic.w	r3, r3, #4
 8003c5a:	b2da      	uxtb	r2, r3
 8003c5c:	4b05      	ldr	r3, [pc, #20]	@ (8003c74 <processusCentreOperationLacherBloc+0xf4>)
 8003c5e:	715a      	strb	r2, [r3, #5]

		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003c60:	4b06      	ldr	r3, [pc, #24]	@ (8003c7c <processusCentreOperationLacherBloc+0xfc>)
 8003c62:	4a09      	ldr	r2, [pc, #36]	@ (8003c88 <processusCentreOperationLacherBloc+0x108>)
 8003c64:	601a      	str	r2, [r3, #0]
				processusCentreOperationRetour;
	}

	interfacePCF8574.information = INFORMATION_TRAITEE;	//si changement mais aucune condition -> lecture encore
 8003c66:	4b03      	ldr	r3, [pc, #12]	@ (8003c74 <processusCentreOperationLacherBloc+0xf4>)
 8003c68:	2200      	movs	r2, #0
 8003c6a:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 8003c6c:	4b02      	ldr	r3, [pc, #8]	@ (8003c78 <processusCentreOperationLacherBloc+0xf8>)
 8003c6e:	2200      	movs	r2, #0
 8003c70:	701a      	strb	r2, [r3, #0]
}
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	200007f0 	.word	0x200007f0
 8003c78:	200007dc 	.word	0x200007dc
 8003c7c:	20000884 	.word	0x20000884
 8003c80:	08003ef1 	.word	0x08003ef1
 8003c84:	080026fd 	.word	0x080026fd
 8003c88:	08003c8d 	.word	0x08003c8d

08003c8c <processusCentreOperationRetour>:

void processusCentreOperationRetour(void)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	af00      	add	r7, sp, #0
	static uint8_t compteurPont = 0;

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8003c90:	4b5d      	ldr	r3, [pc, #372]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003c92:	781b      	ldrb	r3, [r3, #0]
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d11d      	bne.n	8003cd4 <processusCentreOperationRetour+0x48>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x57) != 0			//0x55= init
 8003c98:	4b5b      	ldr	r3, [pc, #364]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003c9a:	789b      	ldrb	r3, [r3, #2]
 8003c9c:	f023 0357 	bic.w	r3, r3, #87	@ 0x57
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d10b      	bne.n	8003cbc <processusCentreOperationRetour+0x30>
				|| (interfacePCF8574.entreesCarte2 & ~0x30) != 0	//0x30 = init, sauf boutons rouge/vert
 8003ca4:	4b58      	ldr	r3, [pc, #352]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003ca6:	78db      	ldrb	r3, [r3, #3]
 8003ca8:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d105      	bne.n	8003cbc <processusCentreOperationRetour+0x30>
				|| (interfacePCF8574.entreesCarte3 & 0x02) == 0) 	//0x02 = init, bit 2 = 0 = error
 8003cb0:	4b55      	ldr	r3, [pc, #340]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003cb2:	791b      	ldrb	r3, [r3, #4]
 8003cb4:	f003 0302 	and.w	r3, r3, #2
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d10b      	bne.n	8003cd4 <processusCentreOperationRetour+0x48>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8003cbc:	4b52      	ldr	r3, [pc, #328]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8003cc2:	4b52      	ldr	r3, [pc, #328]	@ (8003e0c <processusCentreOperationRetour+0x180>)
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	701a      	strb	r2, [r3, #0]
			processusCentreTransmettreErreur();
 8003cc8:	f7fe fb2a 	bl	8002320 <processusCentreTransmettreErreur>
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003ccc:	4b50      	ldr	r3, [pc, #320]	@ (8003e10 <processusCentreOperationRetour+0x184>)
 8003cce:	4a51      	ldr	r2, [pc, #324]	@ (8003e14 <processusCentreOperationRetour+0x188>)
 8003cd0:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8003cd2:	e098      	b.n	8003e06 <processusCentreOperationRetour+0x17a>
		}
	}

	if (processusCentreReceptionErreur() == 1)
 8003cd4:	f7fe fbca 	bl	800246c <processusCentreReceptionErreur>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	2b01      	cmp	r3, #1
 8003cdc:	d109      	bne.n	8003cf2 <processusCentreOperationRetour+0x66>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8003cde:	4b4a      	ldr	r3, [pc, #296]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8003ce4:	4b49      	ldr	r3, [pc, #292]	@ (8003e0c <processusCentreOperationRetour+0x180>)
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003cea:	4b49      	ldr	r3, [pc, #292]	@ (8003e10 <processusCentreOperationRetour+0x184>)
 8003cec:	4a49      	ldr	r2, [pc, #292]	@ (8003e14 <processusCentreOperationRetour+0x188>)
 8003cee:	601a      	str	r2, [r3, #0]
				processusCentreModeErreur;
		return;
 8003cf0:	e089      	b.n	8003e06 <processusCentreOperationRetour+0x17a>
	}

	if (processusCentreReceptionArret() == 1)
 8003cf2:	f7fe fb7d 	bl	80023f0 <processusCentreReceptionArret>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d109      	bne.n	8003d10 <processusCentreOperationRetour+0x84>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8003cfc:	4b42      	ldr	r3, [pc, #264]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003cfe:	2200      	movs	r2, #0
 8003d00:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8003d02:	4b42      	ldr	r3, [pc, #264]	@ (8003e0c <processusCentreOperationRetour+0x180>)
 8003d04:	2200      	movs	r2, #0
 8003d06:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003d08:	4b41      	ldr	r3, [pc, #260]	@ (8003e10 <processusCentreOperationRetour+0x184>)
 8003d0a:	4a43      	ldr	r2, [pc, #268]	@ (8003e18 <processusCentreOperationRetour+0x18c>)
 8003d0c:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8003d0e:	e07a      	b.n	8003e06 <processusCentreOperationRetour+0x17a>
	}

	if (requetePosition == REQUETE_ACTIVE)
 8003d10:	4b42      	ldr	r3, [pc, #264]	@ (8003e1c <processusCentreOperationRetour+0x190>)
 8003d12:	781b      	ldrb	r3, [r3, #0]
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d138      	bne.n	8003d8a <processusCentreOperationRetour+0xfe>
	{
		compteurPont++;
 8003d18:	4b41      	ldr	r3, [pc, #260]	@ (8003e20 <processusCentreOperationRetour+0x194>)
 8003d1a:	781b      	ldrb	r3, [r3, #0]
 8003d1c:	3301      	adds	r3, #1
 8003d1e:	b2da      	uxtb	r2, r3
 8003d20:	4b3f      	ldr	r3, [pc, #252]	@ (8003e20 <processusCentreOperationRetour+0x194>)
 8003d22:	701a      	strb	r2, [r3, #0]

		if (compteurPont == 1)
 8003d24:	4b3e      	ldr	r3, [pc, #248]	@ (8003e20 <processusCentreOperationRetour+0x194>)
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d109      	bne.n	8003d40 <processusCentreOperationRetour+0xb4>
		{
			interfacePCF8574.requete = REQUETE_ACTIVE;
 8003d2c:	4b36      	ldr	r3, [pc, #216]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003d2e:	2201      	movs	r2, #1
 8003d30:	705a      	strb	r2, [r3, #1]
			SET_START_POS_PROCESS();   // start of pulse
 8003d32:	4b35      	ldr	r3, [pc, #212]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003d34:	799b      	ldrb	r3, [r3, #6]
 8003d36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d3a:	b2da      	uxtb	r2, r3
 8003d3c:	4b32      	ldr	r3, [pc, #200]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003d3e:	719a      	strb	r2, [r3, #6]
		}

		// ensure at least N cycles before checking DEF_MOTION_COMPLETE
		if (compteurPont >= 150 && DEF_MOTION_COMPLETE != 0)
 8003d40:	4b37      	ldr	r3, [pc, #220]	@ (8003e20 <processusCentreOperationRetour+0x194>)
 8003d42:	781b      	ldrb	r3, [r3, #0]
 8003d44:	2b95      	cmp	r3, #149	@ 0x95
 8003d46:	d920      	bls.n	8003d8a <processusCentreOperationRetour+0xfe>
 8003d48:	4b2f      	ldr	r3, [pc, #188]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003d4a:	791b      	ldrb	r3, [r3, #4]
 8003d4c:	f003 0301 	and.w	r3, r3, #1
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d01a      	beq.n	8003d8a <processusCentreOperationRetour+0xfe>
		{
			interfacePCF8574.requete = REQUETE_ACTIVE;
 8003d54:	4b2c      	ldr	r3, [pc, #176]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003d56:	2201      	movs	r2, #1
 8003d58:	705a      	strb	r2, [r3, #1]
			CLEAR_LUMIERE_VERTE();
 8003d5a:	4b2b      	ldr	r3, [pc, #172]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003d5c:	795b      	ldrb	r3, [r3, #5]
 8003d5e:	f043 0301 	orr.w	r3, r3, #1
 8003d62:	b2da      	uxtb	r2, r3
 8003d64:	4b28      	ldr	r3, [pc, #160]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003d66:	715a      	strb	r2, [r3, #5]
			CLEAR_START_POS_PROCESS(); // end pulse
 8003d68:	4b27      	ldr	r3, [pc, #156]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003d6a:	799b      	ldrb	r3, [r3, #6]
 8003d6c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003d70:	b2da      	uxtb	r2, r3
 8003d72:	4b25      	ldr	r3, [pc, #148]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003d74:	719a      	strb	r2, [r3, #6]
			requetePosition = REQUETE_TRAITEE;
 8003d76:	4b29      	ldr	r3, [pc, #164]	@ (8003e1c <processusCentreOperationRetour+0x190>)
 8003d78:	2200      	movs	r2, #0
 8003d7a:	701a      	strb	r2, [r3, #0]
			compteurPont = 0;
 8003d7c:	4b28      	ldr	r3, [pc, #160]	@ (8003e20 <processusCentreOperationRetour+0x194>)
 8003d7e:	2200      	movs	r2, #0
 8003d80:	701a      	strb	r2, [r3, #0]

			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003d82:	4b23      	ldr	r3, [pc, #140]	@ (8003e10 <processusCentreOperationRetour+0x184>)
 8003d84:	4a27      	ldr	r2, [pc, #156]	@ (8003e24 <processusCentreOperationRetour+0x198>)
 8003d86:	601a      	str	r2, [r3, #0]
					processusCentreOperationMoteurDescendre;
			return;
 8003d88:	e03d      	b.n	8003e06 <processusCentreOperationRetour+0x17a>
		}
	}

	if (VENTOUSE_HAUT == 1 && VENTOUSE_BAS != 1 && requetePosition != REQUETE_ACTIVE)
 8003d8a:	4b1f      	ldr	r3, [pc, #124]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003d8c:	789b      	ldrb	r3, [r3, #2]
 8003d8e:	f003 0301 	and.w	r3, r3, #1
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d031      	beq.n	8003dfa <processusCentreOperationRetour+0x16e>
 8003d96:	4b1c      	ldr	r3, [pc, #112]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003d98:	789b      	ldrb	r3, [r3, #2]
 8003d9a:	085b      	lsrs	r3, r3, #1
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	f003 0301 	and.w	r3, r3, #1
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d129      	bne.n	8003dfa <processusCentreOperationRetour+0x16e>
 8003da6:	4b1d      	ldr	r3, [pc, #116]	@ (8003e1c <processusCentreOperationRetour+0x190>)
 8003da8:	781b      	ldrb	r3, [r3, #0]
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d025      	beq.n	8003dfa <processusCentreOperationRetour+0x16e>
	{
		SET_CONTROLLER_RELEASE();
 8003dae:	4b16      	ldr	r3, [pc, #88]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003db0:	799b      	ldrb	r3, [r3, #6]
 8003db2:	f023 0308 	bic.w	r3, r3, #8
 8003db6:	b2da      	uxtb	r2, r3
 8003db8:	4b13      	ldr	r3, [pc, #76]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003dba:	719a      	strb	r2, [r3, #6]
		SET_SELECT_POS_0();
 8003dbc:	4b12      	ldr	r3, [pc, #72]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003dbe:	799b      	ldrb	r3, [r3, #6]
 8003dc0:	f023 0310 	bic.w	r3, r3, #16
 8003dc4:	b2da      	uxtb	r2, r3
 8003dc6:	4b10      	ldr	r3, [pc, #64]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003dc8:	719a      	strb	r2, [r3, #6]
		CLEAR_SELECT_POS_1();
 8003dca:	4b0f      	ldr	r3, [pc, #60]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003dcc:	799b      	ldrb	r3, [r3, #6]
 8003dce:	f043 0320 	orr.w	r3, r3, #32
 8003dd2:	b2da      	uxtb	r2, r3
 8003dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003dd6:	719a      	strb	r2, [r3, #6]
		CLEAR_SELECT_POS_2();
 8003dd8:	4b0b      	ldr	r3, [pc, #44]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003dda:	799b      	ldrb	r3, [r3, #6]
 8003ddc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003de0:	b2da      	uxtb	r2, r3
 8003de2:	4b09      	ldr	r3, [pc, #36]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003de4:	719a      	strb	r2, [r3, #6]
		CLEAR_START_POS_PROCESS();
 8003de6:	4b08      	ldr	r3, [pc, #32]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003de8:	799b      	ldrb	r3, [r3, #6]
 8003dea:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003dee:	b2da      	uxtb	r2, r3
 8003df0:	4b05      	ldr	r3, [pc, #20]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003df2:	719a      	strb	r2, [r3, #6]
		requetePosition = REQUETE_ACTIVE;
 8003df4:	4b09      	ldr	r3, [pc, #36]	@ (8003e1c <processusCentreOperationRetour+0x190>)
 8003df6:	2201      	movs	r2, #1
 8003df8:	701a      	strb	r2, [r3, #0]
	}

	interfacePCF8574.information = INFORMATION_TRAITEE;	//si changement mais aucune condition -> lecture encore
 8003dfa:	4b03      	ldr	r3, [pc, #12]	@ (8003e08 <processusCentreOperationRetour+0x17c>)
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 8003e00:	4b02      	ldr	r3, [pc, #8]	@ (8003e0c <processusCentreOperationRetour+0x180>)
 8003e02:	2200      	movs	r2, #0
 8003e04:	701a      	strb	r2, [r3, #0]
}
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	200007f0 	.word	0x200007f0
 8003e0c:	200007dc 	.word	0x200007dc
 8003e10:	20000884 	.word	0x20000884
 8003e14:	08003ef1 	.word	0x08003ef1
 8003e18:	080026fd 	.word	0x080026fd
 8003e1c:	20000864 	.word	0x20000864
 8003e20:	2000087f 	.word	0x2000087f
 8003e24:	08003e29 	.word	0x08003e29

08003e28 <processusCentreOperationMoteurDescendre>:

void processusCentreOperationMoteurDescendre(void)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	af00      	add	r7, sp, #0
	static uint8_t compteurAscenceur = 0;

	compteurAscenceur++;
 8003e2c:	4b10      	ldr	r3, [pc, #64]	@ (8003e70 <processusCentreOperationMoteurDescendre+0x48>)
 8003e2e:	781b      	ldrb	r3, [r3, #0]
 8003e30:	3301      	adds	r3, #1
 8003e32:	b2da      	uxtb	r2, r3
 8003e34:	4b0e      	ldr	r3, [pc, #56]	@ (8003e70 <processusCentreOperationMoteurDescendre+0x48>)
 8003e36:	701a      	strb	r2, [r3, #0]

	if (compteurAscenceur == TEMPS_MAXIMUM)
 8003e38:	4b0d      	ldr	r3, [pc, #52]	@ (8003e70 <processusCentreOperationMoteurDescendre+0x48>)
 8003e3a:	781b      	ldrb	r3, [r3, #0]
 8003e3c:	2bc8      	cmp	r3, #200	@ 0xc8
 8003e3e:	d112      	bne.n	8003e66 <processusCentreOperationMoteurDescendre+0x3e>
	{
		compteurAscenceur = 0;
 8003e40:	4b0b      	ldr	r3, [pc, #44]	@ (8003e70 <processusCentreOperationMoteurDescendre+0x48>)
 8003e42:	2200      	movs	r2, #0
 8003e44:	701a      	strb	r2, [r3, #0]
		interfaceMoteur.requete = REQUETE_ACTIVE;
 8003e46:	4b0b      	ldr	r3, [pc, #44]	@ (8003e74 <processusCentreOperationMoteurDescendre+0x4c>)
 8003e48:	2201      	movs	r2, #1
 8003e4a:	709a      	strb	r2, [r3, #2]
		interfaceMoteur.directionMoteur = DESCENDRE;
 8003e4c:	4b09      	ldr	r3, [pc, #36]	@ (8003e74 <processusCentreOperationMoteurDescendre+0x4c>)
 8003e4e:	22ff      	movs	r2, #255	@ 0xff
 8003e50:	701a      	strb	r2, [r3, #0]
		interfaceMoteur.vitesseMoteur = VITESSE_RAPIDE;
 8003e52:	4b08      	ldr	r3, [pc, #32]	@ (8003e74 <processusCentreOperationMoteurDescendre+0x4c>)
 8003e54:	2201      	movs	r2, #1
 8003e56:	705a      	strb	r2, [r3, #1]
		interfaceMoteur.nombre_steps = STEPS_LONGUEUR_TOTALE;
 8003e58:	4b06      	ldr	r3, [pc, #24]	@ (8003e74 <processusCentreOperationMoteurDescendre+0x4c>)
 8003e5a:	f240 42f6 	movw	r2, #1270	@ 0x4f6
 8003e5e:	809a      	strh	r2, [r3, #4]

		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003e60:	4b05      	ldr	r3, [pc, #20]	@ (8003e78 <processusCentreOperationMoteurDescendre+0x50>)
 8003e62:	4a06      	ldr	r2, [pc, #24]	@ (8003e7c <processusCentreOperationMoteurDescendre+0x54>)
 8003e64:	601a      	str	r2, [r3, #0]
				processusCentreOperationMoteurMonter;
	}

}
 8003e66:	bf00      	nop
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr
 8003e70:	20000880 	.word	0x20000880
 8003e74:	200007e8 	.word	0x200007e8
 8003e78:	20000884 	.word	0x20000884
 8003e7c:	08003e81 	.word	0x08003e81

08003e80 <processusCentreOperationMoteurMonter>:

void processusCentreOperationMoteurMonter(void)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	af00      	add	r7, sp, #0
	static uint8_t compteurAscenceur = 0;

	compteurAscenceur++;
 8003e84:	4b15      	ldr	r3, [pc, #84]	@ (8003edc <processusCentreOperationMoteurMonter+0x5c>)
 8003e86:	781b      	ldrb	r3, [r3, #0]
 8003e88:	3301      	adds	r3, #1
 8003e8a:	b2da      	uxtb	r2, r3
 8003e8c:	4b13      	ldr	r3, [pc, #76]	@ (8003edc <processusCentreOperationMoteurMonter+0x5c>)
 8003e8e:	701a      	strb	r2, [r3, #0]

	if (compteurAscenceur == TEMPS_MAXIMUM)
 8003e90:	4b12      	ldr	r3, [pc, #72]	@ (8003edc <processusCentreOperationMoteurMonter+0x5c>)
 8003e92:	781b      	ldrb	r3, [r3, #0]
 8003e94:	2bc8      	cmp	r3, #200	@ 0xc8
 8003e96:	d120      	bne.n	8003eda <processusCentreOperationMoteurMonter+0x5a>
	{
		if (interfaceMoteur.requete != REQUETE_TRAITEE)
 8003e98:	4b11      	ldr	r3, [pc, #68]	@ (8003ee0 <processusCentreOperationMoteurMonter+0x60>)
 8003e9a:	789b      	ldrb	r3, [r3, #2]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d11b      	bne.n	8003ed8 <processusCentreOperationMoteurMonter+0x58>
		{
			return;
		}
		compteurAscenceur = 0;
 8003ea0:	4b0e      	ldr	r3, [pc, #56]	@ (8003edc <processusCentreOperationMoteurMonter+0x5c>)
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	701a      	strb	r2, [r3, #0]
		interfaceMoteur.requete = REQUETE_ACTIVE;
 8003ea6:	4b0e      	ldr	r3, [pc, #56]	@ (8003ee0 <processusCentreOperationMoteurMonter+0x60>)
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	709a      	strb	r2, [r3, #2]
		interfaceMoteur.directionMoteur = MONTER;
 8003eac:	4b0c      	ldr	r3, [pc, #48]	@ (8003ee0 <processusCentreOperationMoteurMonter+0x60>)
 8003eae:	2201      	movs	r2, #1
 8003eb0:	701a      	strb	r2, [r3, #0]
		interfaceMoteur.vitesseMoteur = VITESSE_RAPIDE;
 8003eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8003ee0 <processusCentreOperationMoteurMonter+0x60>)
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	705a      	strb	r2, [r3, #1]
		interfaceMoteur.nombre_steps = STEPS_LONGUEUR_TOTALE;
 8003eb8:	4b09      	ldr	r3, [pc, #36]	@ (8003ee0 <processusCentreOperationMoteurMonter+0x60>)
 8003eba:	f240 42f6 	movw	r2, #1270	@ 0x4f6
 8003ebe:	809a      	strh	r2, [r3, #4]

		//RESET COULEUR BLOC
		centreDeTri.couleurBloc = 0;
 8003ec0:	4b08      	ldr	r3, [pc, #32]	@ (8003ee4 <processusCentreOperationMoteurMonter+0x64>)
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	70da      	strb	r2, [r3, #3]
		//Mode ATTENTE pour transmettre etat terminer
		centreDeTri.mode = ATTENTE;
 8003ec6:	4b07      	ldr	r3, [pc, #28]	@ (8003ee4 <processusCentreOperationMoteurMonter+0x64>)
 8003ec8:	2201      	movs	r2, #1
 8003eca:	701a      	strb	r2, [r3, #0]

		processusCentreTransmettreEtat();
 8003ecc:	f7fe f9da 	bl	8002284 <processusCentreTransmettreEtat>

		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003ed0:	4b05      	ldr	r3, [pc, #20]	@ (8003ee8 <processusCentreOperationMoteurMonter+0x68>)
 8003ed2:	4a06      	ldr	r2, [pc, #24]	@ (8003eec <processusCentreOperationMoteurMonter+0x6c>)
 8003ed4:	601a      	str	r2, [r3, #0]
 8003ed6:	e000      	b.n	8003eda <processusCentreOperationMoteurMonter+0x5a>
			return;
 8003ed8:	bf00      	nop
				processusCentreModeAttente;
	}
}
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	20000881 	.word	0x20000881
 8003ee0:	200007e8 	.word	0x200007e8
 8003ee4:	20000868 	.word	0x20000868
 8003ee8:	20000884 	.word	0x20000884
 8003eec:	080024e9 	.word	0x080024e9

08003ef0 <processusCentreModeErreur>:

void processusCentreModeErreur(void)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	af00      	add	r7, sp, #0
	centreDeTri.mode = ERREUR;
 8003ef4:	4b07      	ldr	r3, [pc, #28]	@ (8003f14 <processusCentreModeErreur+0x24>)
 8003ef6:	2205      	movs	r2, #5
 8003ef8:	701a      	strb	r2, [r3, #0]
	if (serviceCan637.requete == REQUETE_TRAITEE)
 8003efa:	4b07      	ldr	r3, [pc, #28]	@ (8003f18 <processusCentreModeErreur+0x28>)
 8003efc:	7a9b      	ldrb	r3, [r3, #10]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d102      	bne.n	8003f08 <processusCentreModeErreur+0x18>
	{
//		piloteTimer14_arreteLesInterruptions();
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003f02:	4b06      	ldr	r3, [pc, #24]	@ (8003f1c <processusCentreModeErreur+0x2c>)
 8003f04:	4a06      	ldr	r2, [pc, #24]	@ (8003f20 <processusCentreModeErreur+0x30>)
 8003f06:	601a      	str	r2, [r3, #0]
				doNothing;
	}
}
 8003f08:	bf00      	nop
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr
 8003f12:	bf00      	nop
 8003f14:	20000868 	.word	0x20000868
 8003f18:	200008ac 	.word	0x200008ac
 8003f1c:	20000884 	.word	0x20000884
 8003f20:	08000f81 	.word	0x08000f81

08003f24 <processusCentreDeTri_Init>:


void processusCentreDeTri_Init(void)
{
 8003f24:	b480      	push	{r7}
 8003f26:	af00      	add	r7, sp, #0
	//initialiser sorties
	CLEAR_LUMIERE_VERTE();
 8003f28:	4b3f      	ldr	r3, [pc, #252]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003f2a:	795b      	ldrb	r3, [r3, #5]
 8003f2c:	f043 0301 	orr.w	r3, r3, #1
 8003f30:	b2da      	uxtb	r2, r3
 8003f32:	4b3d      	ldr	r3, [pc, #244]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003f34:	715a      	strb	r2, [r3, #5]
	CLEAR_VENTOUSE_BAS_SOLE704();
 8003f36:	4b3c      	ldr	r3, [pc, #240]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003f38:	795b      	ldrb	r3, [r3, #5]
 8003f3a:	f043 0302 	orr.w	r3, r3, #2
 8003f3e:	b2da      	uxtb	r2, r3
 8003f40:	4b39      	ldr	r3, [pc, #228]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003f42:	715a      	strb	r2, [r3, #5]
	SET_VENTOUSE_HAUT_SOLE707();
 8003f44:	4b38      	ldr	r3, [pc, #224]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003f46:	795b      	ldrb	r3, [r3, #5]
 8003f48:	f023 0304 	bic.w	r3, r3, #4
 8003f4c:	b2da      	uxtb	r2, r3
 8003f4e:	4b36      	ldr	r3, [pc, #216]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003f50:	715a      	strb	r2, [r3, #5]
	CLEAR_VACCUM_SOLE710();
 8003f52:	4b35      	ldr	r3, [pc, #212]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003f54:	795b      	ldrb	r3, [r3, #5]
 8003f56:	f043 0308 	orr.w	r3, r3, #8
 8003f5a:	b2da      	uxtb	r2, r3
 8003f5c:	4b32      	ldr	r3, [pc, #200]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003f5e:	715a      	strb	r2, [r3, #5]
	SET_ELEV_BAS_SOLE713();
 8003f60:	4b31      	ldr	r3, [pc, #196]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003f62:	795b      	ldrb	r3, [r3, #5]
 8003f64:	f023 0310 	bic.w	r3, r3, #16
 8003f68:	b2da      	uxtb	r2, r3
 8003f6a:	4b2f      	ldr	r3, [pc, #188]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003f6c:	715a      	strb	r2, [r3, #5]
	CLEAR_ELEV_HAUT_SOLE716();
 8003f6e:	4b2e      	ldr	r3, [pc, #184]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003f70:	795b      	ldrb	r3, [r3, #5]
 8003f72:	f043 0320 	orr.w	r3, r3, #32
 8003f76:	b2da      	uxtb	r2, r3
 8003f78:	4b2b      	ldr	r3, [pc, #172]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003f7a:	715a      	strb	r2, [r3, #5]
	CLEAR_EJECT_POS_ENTREE_SOLE719();
 8003f7c:	4b2a      	ldr	r3, [pc, #168]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003f7e:	795b      	ldrb	r3, [r3, #5]
 8003f80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f84:	b2da      	uxtb	r2, r3
 8003f86:	4b28      	ldr	r3, [pc, #160]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003f88:	715a      	strb	r2, [r3, #5]
	SET_EJECT_POS_SORTIE_SOLE722();
 8003f8a:	4b27      	ldr	r3, [pc, #156]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003f8c:	795b      	ldrb	r3, [r3, #5]
 8003f8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f92:	b2da      	uxtb	r2, r3
 8003f94:	4b24      	ldr	r3, [pc, #144]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003f96:	715a      	strb	r2, [r3, #5]
	CLEAR_POUSSOIR_POS_SORTIE_SOLE725();
 8003f98:	4b23      	ldr	r3, [pc, #140]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003f9a:	799b      	ldrb	r3, [r3, #6]
 8003f9c:	f043 0301 	orr.w	r3, r3, #1
 8003fa0:	b2da      	uxtb	r2, r3
 8003fa2:	4b21      	ldr	r3, [pc, #132]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003fa4:	719a      	strb	r2, [r3, #6]
	CLEAR_RELAIS_MOTEUR_CONVOYEUR();
 8003fa6:	4b20      	ldr	r3, [pc, #128]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003fa8:	799b      	ldrb	r3, [r3, #6]
 8003faa:	f043 0302 	orr.w	r3, r3, #2
 8003fae:	b2da      	uxtb	r2, r3
 8003fb0:	4b1d      	ldr	r3, [pc, #116]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003fb2:	719a      	strb	r2, [r3, #6]

	SET_CONTROLLER_RELEASE();
 8003fb4:	4b1c      	ldr	r3, [pc, #112]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003fb6:	799b      	ldrb	r3, [r3, #6]
 8003fb8:	f023 0308 	bic.w	r3, r3, #8
 8003fbc:	b2da      	uxtb	r2, r3
 8003fbe:	4b1a      	ldr	r3, [pc, #104]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003fc0:	719a      	strb	r2, [r3, #6]
	SET_SELECT_POS_0();
 8003fc2:	4b19      	ldr	r3, [pc, #100]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003fc4:	799b      	ldrb	r3, [r3, #6]
 8003fc6:	f023 0310 	bic.w	r3, r3, #16
 8003fca:	b2da      	uxtb	r2, r3
 8003fcc:	4b16      	ldr	r3, [pc, #88]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003fce:	719a      	strb	r2, [r3, #6]
	CLEAR_SELECT_POS_1();
 8003fd0:	4b15      	ldr	r3, [pc, #84]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003fd2:	799b      	ldrb	r3, [r3, #6]
 8003fd4:	f043 0320 	orr.w	r3, r3, #32
 8003fd8:	b2da      	uxtb	r2, r3
 8003fda:	4b13      	ldr	r3, [pc, #76]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003fdc:	719a      	strb	r2, [r3, #6]
	CLEAR_SELECT_POS_2();
 8003fde:	4b12      	ldr	r3, [pc, #72]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003fe0:	799b      	ldrb	r3, [r3, #6]
 8003fe2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003fe6:	b2da      	uxtb	r2, r3
 8003fe8:	4b0f      	ldr	r3, [pc, #60]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003fea:	719a      	strb	r2, [r3, #6]
	CLEAR_START_POS_PROCESS();
 8003fec:	4b0e      	ldr	r3, [pc, #56]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003fee:	799b      	ldrb	r3, [r3, #6]
 8003ff0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003ff4:	b2da      	uxtb	r2, r3
 8003ff6:	4b0c      	ldr	r3, [pc, #48]	@ (8004028 <processusCentreDeTri_Init+0x104>)
 8003ff8:	719a      	strb	r2, [r3, #6]
	requetePosition = REQUETE_ACTIVE;
 8003ffa:	4b0c      	ldr	r3, [pc, #48]	@ (800402c <processusCentreDeTri_Init+0x108>)
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	701a      	strb	r2, [r3, #0]

	centreDeTri.couleurBloc = 0;
 8004000:	4b0b      	ldr	r3, [pc, #44]	@ (8004030 <processusCentreDeTri_Init+0x10c>)
 8004002:	2200      	movs	r2, #0
 8004004:	70da      	strb	r2, [r3, #3]
	centreDeTri.information = INFORMATION_TRAITEE;
 8004006:	4b0a      	ldr	r3, [pc, #40]	@ (8004030 <processusCentreDeTri_Init+0x10c>)
 8004008:	2200      	movs	r2, #0
 800400a:	709a      	strb	r2, [r3, #2]
	centreDeTri.mode = ATTENTE;
 800400c:	4b08      	ldr	r3, [pc, #32]	@ (8004030 <processusCentreDeTri_Init+0x10c>)
 800400e:	2201      	movs	r2, #1
 8004010:	701a      	strb	r2, [r3, #0]
	centreDeTri.requete = REQUETE_TRAITEE;
 8004012:	4b07      	ldr	r3, [pc, #28]	@ (8004030 <processusCentreDeTri_Init+0x10c>)
 8004014:	2200      	movs	r2, #0
 8004016:	705a      	strb	r2, [r3, #1]

	serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8004018:	4b06      	ldr	r3, [pc, #24]	@ (8004034 <processusCentreDeTri_Init+0x110>)
 800401a:	4a07      	ldr	r2, [pc, #28]	@ (8004038 <processusCentreDeTri_Init+0x114>)
 800401c:	601a      	str	r2, [r3, #0]
				processusCentreModeAttente;
}
 800401e:	bf00      	nop
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr
 8004028:	200007f0 	.word	0x200007f0
 800402c:	20000864 	.word	0x20000864
 8004030:	20000868 	.word	0x20000868
 8004034:	20000884 	.word	0x20000884
 8004038:	080024e9 	.word	0x080024e9

0800403c <processusEntreeAnalogique_Lire>:
#include "processusEntreeAnalogique.h"

void processusEntreeAnalogique_Lire(void);

void processusEntreeAnalogique_Lire(void)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b082      	sub	sp, #8
 8004040:	af00      	add	r7, sp, #0
	uint8_t valeurAnalogique = interfaceADC.valeurADC;
 8004042:	4b0b      	ldr	r3, [pc, #44]	@ (8004070 <processusEntreeAnalogique_Lire+0x34>)
 8004044:	885b      	ldrh	r3, [r3, #2]
 8004046:	71fb      	strb	r3, [r7, #7]

	if (interfaceADC.information != INFORMATION_DISPONIBLE)
 8004048:	4b09      	ldr	r3, [pc, #36]	@ (8004070 <processusEntreeAnalogique_Lire+0x34>)
 800404a:	781b      	ldrb	r3, [r3, #0]
 800404c:	2b01      	cmp	r3, #1
 800404e:	d001      	beq.n	8004054 <processusEntreeAnalogique_Lire+0x18>
	{
		lectureADC();
 8004050:	f7fd fbae 	bl	80017b0 <lectureADC>
	}

	if (valeurAnalogique != interfaceADC.valeurADC)
 8004054:	79fb      	ldrb	r3, [r7, #7]
 8004056:	b29a      	uxth	r2, r3
 8004058:	4b05      	ldr	r3, [pc, #20]	@ (8004070 <processusEntreeAnalogique_Lire+0x34>)
 800405a:	885b      	ldrh	r3, [r3, #2]
 800405c:	429a      	cmp	r2, r3
 800405e:	d002      	beq.n	8004066 <processusEntreeAnalogique_Lire+0x2a>
	{
		interfaceADC.information = INFORMATION_DISPONIBLE;
 8004060:	4b03      	ldr	r3, [pc, #12]	@ (8004070 <processusEntreeAnalogique_Lire+0x34>)
 8004062:	2201      	movs	r2, #1
 8004064:	701a      	strb	r2, [r3, #0]
	}
}
 8004066:	bf00      	nop
 8004068:	3708      	adds	r7, #8
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	200007dc 	.word	0x200007dc

08004074 <processusEntreeAnalogique_Init>:

void processusEntreeAnalogique_Init(void)
{
 8004074:	b480      	push	{r7}
 8004076:	af00      	add	r7, sp, #0
	serviceBaseDeTemps_execute[ENTREE_ANALOGUE_PHASE] =
 8004078:	4b03      	ldr	r3, [pc, #12]	@ (8004088 <processusEntreeAnalogique_Init+0x14>)
 800407a:	4a04      	ldr	r2, [pc, #16]	@ (800408c <processusEntreeAnalogique_Init+0x18>)
 800407c:	609a      	str	r2, [r3, #8]
			processusEntreeAnalogique_Lire;
}
 800407e:	bf00      	nop
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr
 8004088:	20000884 	.word	0x20000884
 800408c:	0800403d 	.word	0x0800403d

08004090 <processusEntreesNum_Lire>:

//fonctions privees
void processusEntreesNum_Lire(void);

void processusEntreesNum_Lire(void)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b082      	sub	sp, #8
 8004094:	af00      	add	r7, sp, #0
	uint8_t carteEntrees1 = interfacePCF8574.entreesCarte1;
 8004096:	4b12      	ldr	r3, [pc, #72]	@ (80040e0 <processusEntreesNum_Lire+0x50>)
 8004098:	789b      	ldrb	r3, [r3, #2]
 800409a:	71fb      	strb	r3, [r7, #7]
	uint8_t carteEntrees2 = interfacePCF8574.entreesCarte2;
 800409c:	4b10      	ldr	r3, [pc, #64]	@ (80040e0 <processusEntreesNum_Lire+0x50>)
 800409e:	78db      	ldrb	r3, [r3, #3]
 80040a0:	71bb      	strb	r3, [r7, #6]
	uint8_t carteEntrees3 = interfacePCF8574.entreesCarte3;
 80040a2:	4b0f      	ldr	r3, [pc, #60]	@ (80040e0 <processusEntreesNum_Lire+0x50>)
 80040a4:	791b      	ldrb	r3, [r3, #4]
 80040a6:	717b      	strb	r3, [r7, #5]

	if (interfacePCF8574.information != INFORMATION_DISPONIBLE)
 80040a8:	4b0d      	ldr	r3, [pc, #52]	@ (80040e0 <processusEntreesNum_Lire+0x50>)
 80040aa:	781b      	ldrb	r3, [r3, #0]
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d001      	beq.n	80040b4 <processusEntreesNum_Lire+0x24>
	{
		lectureEntrees();
 80040b0:	f7fd fd58 	bl	8001b64 <lectureEntrees>
	}

	if (carteEntrees1 != interfacePCF8574.entreesCarte1
 80040b4:	4b0a      	ldr	r3, [pc, #40]	@ (80040e0 <processusEntreesNum_Lire+0x50>)
 80040b6:	789b      	ldrb	r3, [r3, #2]
 80040b8:	79fa      	ldrb	r2, [r7, #7]
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d109      	bne.n	80040d2 <processusEntreesNum_Lire+0x42>
			|| carteEntrees2 != interfacePCF8574.entreesCarte2
 80040be:	4b08      	ldr	r3, [pc, #32]	@ (80040e0 <processusEntreesNum_Lire+0x50>)
 80040c0:	78db      	ldrb	r3, [r3, #3]
 80040c2:	79ba      	ldrb	r2, [r7, #6]
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d104      	bne.n	80040d2 <processusEntreesNum_Lire+0x42>
			|| carteEntrees3 != interfacePCF8574.entreesCarte3)
 80040c8:	4b05      	ldr	r3, [pc, #20]	@ (80040e0 <processusEntreesNum_Lire+0x50>)
 80040ca:	791b      	ldrb	r3, [r3, #4]
 80040cc:	797a      	ldrb	r2, [r7, #5]
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d002      	beq.n	80040d8 <processusEntreesNum_Lire+0x48>
	{
		interfacePCF8574.information = INFORMATION_DISPONIBLE;
 80040d2:	4b03      	ldr	r3, [pc, #12]	@ (80040e0 <processusEntreesNum_Lire+0x50>)
 80040d4:	2201      	movs	r2, #1
 80040d6:	701a      	strb	r2, [r3, #0]
	}
}
 80040d8:	bf00      	nop
 80040da:	3708      	adds	r7, #8
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}
 80040e0:	200007f0 	.word	0x200007f0

080040e4 <processusEntreesNum_Init>:

void processusEntreesNum_Init(void)
{
 80040e4:	b480      	push	{r7}
 80040e6:	af00      	add	r7, sp, #0
	serviceBaseDeTemps_execute[ENTREES_NUM_PHASE] =
 80040e8:	4b03      	ldr	r3, [pc, #12]	@ (80040f8 <processusEntreesNum_Init+0x14>)
 80040ea:	4a04      	ldr	r2, [pc, #16]	@ (80040fc <processusEntreesNum_Init+0x18>)
 80040ec:	605a      	str	r2, [r3, #4]
			processusEntreesNum_Lire;
}
 80040ee:	bf00      	nop
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr
 80040f8:	20000884 	.word	0x20000884
 80040fc:	08004091 	.word	0x08004091

08004100 <processusSortiesNum_Ecrire>:
#include "interface_PCF8574.h"

void processusSortiesNum_Ecrire(void);

void processusSortiesNum_Ecrire(void)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	af00      	add	r7, sp, #0
	if (interfacePCF8574.requete == REQUETE_ACTIVE)
 8004104:	4b05      	ldr	r3, [pc, #20]	@ (800411c <processusSortiesNum_Ecrire+0x1c>)
 8004106:	785b      	ldrb	r3, [r3, #1]
 8004108:	2b01      	cmp	r3, #1
 800410a:	d104      	bne.n	8004116 <processusSortiesNum_Ecrire+0x16>
	{
		ecritureSorties();
 800410c:	f7fd fd4c 	bl	8001ba8 <ecritureSorties>
		interfacePCF8574.requete = REQUETE_TRAITEE;
 8004110:	4b02      	ldr	r3, [pc, #8]	@ (800411c <processusSortiesNum_Ecrire+0x1c>)
 8004112:	2200      	movs	r2, #0
 8004114:	705a      	strb	r2, [r3, #1]
	}
}
 8004116:	bf00      	nop
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	200007f0 	.word	0x200007f0

08004120 <processusSortiesNum_Init>:

void processusSortiesNum_Init(void)
{
 8004120:	b480      	push	{r7}
 8004122:	af00      	add	r7, sp, #0
	serviceBaseDeTemps_execute[SORTIES_NUM_PHASE] =
 8004124:	4b03      	ldr	r3, [pc, #12]	@ (8004134 <processusSortiesNum_Init+0x14>)
 8004126:	4a04      	ldr	r2, [pc, #16]	@ (8004138 <processusSortiesNum_Init+0x18>)
 8004128:	60da      	str	r2, [r3, #12]
				processusSortiesNum_Ecrire;
}
 800412a:	bf00      	nop
 800412c:	46bd      	mov	sp, r7
 800412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004132:	4770      	bx	lr
 8004134:	20000884 	.word	0x20000884
 8004138:	08004101 	.word	0x08004101

0800413c <uint16ToHex>:
void processusAffichage_Afficher(void);
void uint16ToHex(uint16_t value, uint8_t *dest);


void uint16ToHex(uint16_t value, uint8_t *dest)
{
 800413c:	b4b0      	push	{r4, r5, r7}
 800413e:	b089      	sub	sp, #36	@ 0x24
 8004140:	af00      	add	r7, sp, #0
 8004142:	4603      	mov	r3, r0
 8004144:	6039      	str	r1, [r7, #0]
 8004146:	80fb      	strh	r3, [r7, #6]
    const char hex[] = "0123456789ABCDEF";
 8004148:	4b1c      	ldr	r3, [pc, #112]	@ (80041bc <uint16ToHex+0x80>)
 800414a:	f107 040c 	add.w	r4, r7, #12
 800414e:	461d      	mov	r5, r3
 8004150:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004152:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004154:	682b      	ldr	r3, [r5, #0]
 8004156:	7023      	strb	r3, [r4, #0]
    dest[0] = hex[(value >> 12) & 0x0F];
 8004158:	88fb      	ldrh	r3, [r7, #6]
 800415a:	0b1b      	lsrs	r3, r3, #12
 800415c:	b29b      	uxth	r3, r3
 800415e:	f003 030f 	and.w	r3, r3, #15
 8004162:	3320      	adds	r3, #32
 8004164:	443b      	add	r3, r7
 8004166:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	701a      	strb	r2, [r3, #0]
    dest[1] = hex[(value >> 8)  & 0x0F];
 800416e:	88fb      	ldrh	r3, [r7, #6]
 8004170:	0a1b      	lsrs	r3, r3, #8
 8004172:	b29b      	uxth	r3, r3
 8004174:	f003 020f 	and.w	r2, r3, #15
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	3301      	adds	r3, #1
 800417c:	3220      	adds	r2, #32
 800417e:	443a      	add	r2, r7
 8004180:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8004184:	701a      	strb	r2, [r3, #0]
    dest[2] = hex[(value >> 4)  & 0x0F];
 8004186:	88fb      	ldrh	r3, [r7, #6]
 8004188:	091b      	lsrs	r3, r3, #4
 800418a:	b29b      	uxth	r3, r3
 800418c:	f003 020f 	and.w	r2, r3, #15
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	3302      	adds	r3, #2
 8004194:	3220      	adds	r2, #32
 8004196:	443a      	add	r2, r7
 8004198:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800419c:	701a      	strb	r2, [r3, #0]
    dest[3] = hex[value & 0x0F];
 800419e:	88fb      	ldrh	r3, [r7, #6]
 80041a0:	f003 020f 	and.w	r2, r3, #15
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	3303      	adds	r3, #3
 80041a8:	3220      	adds	r2, #32
 80041aa:	443a      	add	r2, r7
 80041ac:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 80041b0:	701a      	strb	r2, [r3, #0]
}
 80041b2:	bf00      	nop
 80041b4:	3724      	adds	r7, #36	@ 0x24
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bcb0      	pop	{r4, r5, r7}
 80041ba:	4770      	bx	lr
 80041bc:	0800dcac 	.word	0x0800dcac

080041c0 <byteToBinary>:

void byteToBinary(uint8_t value, uint8_t *dest)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b085      	sub	sp, #20
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	4603      	mov	r3, r0
 80041c8:	6039      	str	r1, [r7, #0]
 80041ca:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++)
 80041cc:	2300      	movs	r3, #0
 80041ce:	60fb      	str	r3, [r7, #12]
 80041d0:	e014      	b.n	80041fc <byteToBinary+0x3c>
    {
        dest[i] = (value & (1 << (7 - i))) ? '1' : '0';
 80041d2:	79fa      	ldrb	r2, [r7, #7]
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	f1c3 0307 	rsb	r3, r3, #7
 80041da:	fa42 f303 	asr.w	r3, r2, r3
 80041de:	f003 0301 	and.w	r3, r3, #1
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d001      	beq.n	80041ea <byteToBinary+0x2a>
 80041e6:	2131      	movs	r1, #49	@ 0x31
 80041e8:	e000      	b.n	80041ec <byteToBinary+0x2c>
 80041ea:	2130      	movs	r1, #48	@ 0x30
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	683a      	ldr	r2, [r7, #0]
 80041f0:	4413      	add	r3, r2
 80041f2:	460a      	mov	r2, r1
 80041f4:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 8; i++)
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	3301      	adds	r3, #1
 80041fa:	60fb      	str	r3, [r7, #12]
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2b07      	cmp	r3, #7
 8004200:	dde7      	ble.n	80041d2 <byteToBinary+0x12>
    }
}
 8004202:	bf00      	nop
 8004204:	bf00      	nop
 8004206:	3714      	adds	r7, #20
 8004208:	46bd      	mov	sp, r7
 800420a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420e:	4770      	bx	lr

08004210 <processusAffichage_Afficher>:


void processusAffichage_Afficher(void)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b08c      	sub	sp, #48	@ 0x30
 8004214:	af00      	add	r7, sp, #0

	uint8_t sorties_Num1[8];
	uint8_t sorties_Num2[8];

	uint8_t entree_ADC[4];
	uint8_t boutonBleu = 'X';
 8004216:	2358      	movs	r3, #88	@ 0x58
 8004218:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if(interfaceBtnBleu.information == INFORMATION_DISPONIBLE)
 800421c:	4bd6      	ldr	r3, [pc, #856]	@ (8004578 <processusAffichage_Afficher+0x368>)
 800421e:	785b      	ldrb	r3, [r3, #1]
 8004220:	2b01      	cmp	r3, #1
 8004222:	d111      	bne.n	8004248 <processusAffichage_Afficher+0x38>
	{
//		interfaceBtnBleu.information = INFORMATION_TRAITEE;

		if(interfaceBtnBleu.etatBouton == BOUTON_APPUYE)
 8004224:	4bd4      	ldr	r3, [pc, #848]	@ (8004578 <processusAffichage_Afficher+0x368>)
 8004226:	781b      	ldrb	r3, [r3, #0]
 8004228:	2b01      	cmp	r3, #1
 800422a:	d103      	bne.n	8004234 <processusAffichage_Afficher+0x24>
//				break;
//			case DESCENDRE:
//				interfaceMoteur.directionMoteur = MONTER;
//				break;
//			}
			boutonBleu = '1';
 800422c:	2331      	movs	r3, #49	@ 0x31
 800422e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8004232:	e002      	b.n	800423a <processusAffichage_Afficher+0x2a>
//				}
//			}
		}
		else
		{
			boutonBleu = '0';
 8004234:	2330      	movs	r3, #48	@ 0x30
 8004236:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}

		vPutCharGLcd(boutonBleu, 6, 12, 5);
 800423a:	f897 002f 	ldrb.w	r0, [r7, #47]	@ 0x2f
 800423e:	2305      	movs	r3, #5
 8004240:	220c      	movs	r2, #12
 8004242:	2106      	movs	r1, #6
 8004244:	f7fc f9ea 	bl	800061c <vPutCharGLcd>
	}

	byteToBinary(interfacePCF8574.entreesCarte1, entrees_Num1);
 8004248:	4bcc      	ldr	r3, [pc, #816]	@ (800457c <processusAffichage_Afficher+0x36c>)
 800424a:	789b      	ldrb	r3, [r3, #2]
 800424c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8004250:	4611      	mov	r1, r2
 8004252:	4618      	mov	r0, r3
 8004254:	f7ff ffb4 	bl	80041c0 <byteToBinary>
	byteToBinary(interfacePCF8574.entreesCarte2, entrees_Num2);
 8004258:	4bc8      	ldr	r3, [pc, #800]	@ (800457c <processusAffichage_Afficher+0x36c>)
 800425a:	78db      	ldrb	r3, [r3, #3]
 800425c:	f107 021c 	add.w	r2, r7, #28
 8004260:	4611      	mov	r1, r2
 8004262:	4618      	mov	r0, r3
 8004264:	f7ff ffac 	bl	80041c0 <byteToBinary>
	byteToBinary(interfacePCF8574.entreesCarte3, entrees_Num3);
 8004268:	4bc4      	ldr	r3, [pc, #784]	@ (800457c <processusAffichage_Afficher+0x36c>)
 800426a:	791b      	ldrb	r3, [r3, #4]
 800426c:	f107 0214 	add.w	r2, r7, #20
 8004270:	4611      	mov	r1, r2
 8004272:	4618      	mov	r0, r3
 8004274:	f7ff ffa4 	bl	80041c0 <byteToBinary>
	byteToBinary(interfacePCF8574.sortiesCarte1, sorties_Num1);
 8004278:	4bc0      	ldr	r3, [pc, #768]	@ (800457c <processusAffichage_Afficher+0x36c>)
 800427a:	795b      	ldrb	r3, [r3, #5]
 800427c:	f107 020c 	add.w	r2, r7, #12
 8004280:	4611      	mov	r1, r2
 8004282:	4618      	mov	r0, r3
 8004284:	f7ff ff9c 	bl	80041c0 <byteToBinary>
	byteToBinary(interfacePCF8574.sortiesCarte2, sorties_Num2);
 8004288:	4bbc      	ldr	r3, [pc, #752]	@ (800457c <processusAffichage_Afficher+0x36c>)
 800428a:	799b      	ldrb	r3, [r3, #6]
 800428c:	1d3a      	adds	r2, r7, #4
 800428e:	4611      	mov	r1, r2
 8004290:	4618      	mov	r0, r3
 8004292:	f7ff ff95 	bl	80041c0 <byteToBinary>

	uint16ToHex(interfaceADC.valeurADC, entree_ADC);
 8004296:	4bba      	ldr	r3, [pc, #744]	@ (8004580 <processusAffichage_Afficher+0x370>)
 8004298:	885b      	ldrh	r3, [r3, #2]
 800429a:	463a      	mov	r2, r7
 800429c:	4611      	mov	r1, r2
 800429e:	4618      	mov	r0, r3
 80042a0:	f7ff ff4c 	bl	800413c <uint16ToHex>

	vPutCharGLcd(sorties_Num1[0], 1, 5, 5);
 80042a4:	7b38      	ldrb	r0, [r7, #12]
 80042a6:	2305      	movs	r3, #5
 80042a8:	2205      	movs	r2, #5
 80042aa:	2101      	movs	r1, #1
 80042ac:	f7fc f9b6 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[1], 1, 6, 5);
 80042b0:	7b78      	ldrb	r0, [r7, #13]
 80042b2:	2305      	movs	r3, #5
 80042b4:	2206      	movs	r2, #6
 80042b6:	2101      	movs	r1, #1
 80042b8:	f7fc f9b0 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[2], 1, 7, 5);
 80042bc:	7bb8      	ldrb	r0, [r7, #14]
 80042be:	2305      	movs	r3, #5
 80042c0:	2207      	movs	r2, #7
 80042c2:	2101      	movs	r1, #1
 80042c4:	f7fc f9aa 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[3], 1, 8, 5);
 80042c8:	7bf8      	ldrb	r0, [r7, #15]
 80042ca:	2305      	movs	r3, #5
 80042cc:	2208      	movs	r2, #8
 80042ce:	2101      	movs	r1, #1
 80042d0:	f7fc f9a4 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[4], 1, 12, 5);
 80042d4:	7c38      	ldrb	r0, [r7, #16]
 80042d6:	2305      	movs	r3, #5
 80042d8:	220c      	movs	r2, #12
 80042da:	2101      	movs	r1, #1
 80042dc:	f7fc f99e 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[5], 1, 13, 5);
 80042e0:	7c78      	ldrb	r0, [r7, #17]
 80042e2:	2305      	movs	r3, #5
 80042e4:	220d      	movs	r2, #13
 80042e6:	2101      	movs	r1, #1
 80042e8:	f7fc f998 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[6], 1, 14, 5);
 80042ec:	7cb8      	ldrb	r0, [r7, #18]
 80042ee:	2305      	movs	r3, #5
 80042f0:	220e      	movs	r2, #14
 80042f2:	2101      	movs	r1, #1
 80042f4:	f7fc f992 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[7], 1, 15, 5);
 80042f8:	7cf8      	ldrb	r0, [r7, #19]
 80042fa:	2305      	movs	r3, #5
 80042fc:	220f      	movs	r2, #15
 80042fe:	2101      	movs	r1, #1
 8004300:	f7fc f98c 	bl	800061c <vPutCharGLcd>

	vPutCharGLcd(sorties_Num2[0], 2, 5, 5);
 8004304:	7938      	ldrb	r0, [r7, #4]
 8004306:	2305      	movs	r3, #5
 8004308:	2205      	movs	r2, #5
 800430a:	2102      	movs	r1, #2
 800430c:	f7fc f986 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[1], 2, 6, 5);
 8004310:	7978      	ldrb	r0, [r7, #5]
 8004312:	2305      	movs	r3, #5
 8004314:	2206      	movs	r2, #6
 8004316:	2102      	movs	r1, #2
 8004318:	f7fc f980 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[2], 2, 7, 5);
 800431c:	79b8      	ldrb	r0, [r7, #6]
 800431e:	2305      	movs	r3, #5
 8004320:	2207      	movs	r2, #7
 8004322:	2102      	movs	r1, #2
 8004324:	f7fc f97a 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[3], 2, 8, 5);
 8004328:	79f8      	ldrb	r0, [r7, #7]
 800432a:	2305      	movs	r3, #5
 800432c:	2208      	movs	r2, #8
 800432e:	2102      	movs	r1, #2
 8004330:	f7fc f974 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[4], 2, 12, 5);
 8004334:	7a38      	ldrb	r0, [r7, #8]
 8004336:	2305      	movs	r3, #5
 8004338:	220c      	movs	r2, #12
 800433a:	2102      	movs	r1, #2
 800433c:	f7fc f96e 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[5], 2, 13, 5);
 8004340:	7a78      	ldrb	r0, [r7, #9]
 8004342:	2305      	movs	r3, #5
 8004344:	220d      	movs	r2, #13
 8004346:	2102      	movs	r1, #2
 8004348:	f7fc f968 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[6], 2, 14, 5);
 800434c:	7ab8      	ldrb	r0, [r7, #10]
 800434e:	2305      	movs	r3, #5
 8004350:	220e      	movs	r2, #14
 8004352:	2102      	movs	r1, #2
 8004354:	f7fc f962 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[7], 2, 15, 5);
 8004358:	7af8      	ldrb	r0, [r7, #11]
 800435a:	2305      	movs	r3, #5
 800435c:	220f      	movs	r2, #15
 800435e:	2102      	movs	r1, #2
 8004360:	f7fc f95c 	bl	800061c <vPutCharGLcd>

//	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
//	{
//		interfacePCF8574.information = INFORMATION_TRAITEE;

		vPutCharGLcd(entrees_Num1[0], 3, 5, 5);
 8004364:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 8004368:	2305      	movs	r3, #5
 800436a:	2205      	movs	r2, #5
 800436c:	2103      	movs	r1, #3
 800436e:	f7fc f955 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[1], 3, 6, 5);
 8004372:	f897 0025 	ldrb.w	r0, [r7, #37]	@ 0x25
 8004376:	2305      	movs	r3, #5
 8004378:	2206      	movs	r2, #6
 800437a:	2103      	movs	r1, #3
 800437c:	f7fc f94e 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[2], 3, 7, 5);
 8004380:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 8004384:	2305      	movs	r3, #5
 8004386:	2207      	movs	r2, #7
 8004388:	2103      	movs	r1, #3
 800438a:	f7fc f947 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[3], 3, 8, 5);
 800438e:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 8004392:	2305      	movs	r3, #5
 8004394:	2208      	movs	r2, #8
 8004396:	2103      	movs	r1, #3
 8004398:	f7fc f940 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[4], 3, 12, 5);
 800439c:	f897 0028 	ldrb.w	r0, [r7, #40]	@ 0x28
 80043a0:	2305      	movs	r3, #5
 80043a2:	220c      	movs	r2, #12
 80043a4:	2103      	movs	r1, #3
 80043a6:	f7fc f939 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[5], 3, 13, 5);
 80043aa:	f897 0029 	ldrb.w	r0, [r7, #41]	@ 0x29
 80043ae:	2305      	movs	r3, #5
 80043b0:	220d      	movs	r2, #13
 80043b2:	2103      	movs	r1, #3
 80043b4:	f7fc f932 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[6], 3, 14, 5);
 80043b8:	f897 002a 	ldrb.w	r0, [r7, #42]	@ 0x2a
 80043bc:	2305      	movs	r3, #5
 80043be:	220e      	movs	r2, #14
 80043c0:	2103      	movs	r1, #3
 80043c2:	f7fc f92b 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[7], 3, 15, 5);
 80043c6:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 80043ca:	2305      	movs	r3, #5
 80043cc:	220f      	movs	r2, #15
 80043ce:	2103      	movs	r1, #3
 80043d0:	f7fc f924 	bl	800061c <vPutCharGLcd>

		vPutCharGLcd(entrees_Num2[0], 4, 5, 5);
 80043d4:	7f38      	ldrb	r0, [r7, #28]
 80043d6:	2305      	movs	r3, #5
 80043d8:	2205      	movs	r2, #5
 80043da:	2104      	movs	r1, #4
 80043dc:	f7fc f91e 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[1], 4, 6, 5);
 80043e0:	7f78      	ldrb	r0, [r7, #29]
 80043e2:	2305      	movs	r3, #5
 80043e4:	2206      	movs	r2, #6
 80043e6:	2104      	movs	r1, #4
 80043e8:	f7fc f918 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[2], 4, 7, 5);
 80043ec:	7fb8      	ldrb	r0, [r7, #30]
 80043ee:	2305      	movs	r3, #5
 80043f0:	2207      	movs	r2, #7
 80043f2:	2104      	movs	r1, #4
 80043f4:	f7fc f912 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[3], 4, 8, 5);
 80043f8:	7ff8      	ldrb	r0, [r7, #31]
 80043fa:	2305      	movs	r3, #5
 80043fc:	2208      	movs	r2, #8
 80043fe:	2104      	movs	r1, #4
 8004400:	f7fc f90c 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[4], 4, 12, 5);
 8004404:	f897 0020 	ldrb.w	r0, [r7, #32]
 8004408:	2305      	movs	r3, #5
 800440a:	220c      	movs	r2, #12
 800440c:	2104      	movs	r1, #4
 800440e:	f7fc f905 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[5], 4, 13, 5);
 8004412:	f897 0021 	ldrb.w	r0, [r7, #33]	@ 0x21
 8004416:	2305      	movs	r3, #5
 8004418:	220d      	movs	r2, #13
 800441a:	2104      	movs	r1, #4
 800441c:	f7fc f8fe 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[6], 4, 14, 5);
 8004420:	f897 0022 	ldrb.w	r0, [r7, #34]	@ 0x22
 8004424:	2305      	movs	r3, #5
 8004426:	220e      	movs	r2, #14
 8004428:	2104      	movs	r1, #4
 800442a:	f7fc f8f7 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[7], 4, 15, 5);
 800442e:	f897 0023 	ldrb.w	r0, [r7, #35]	@ 0x23
 8004432:	2305      	movs	r3, #5
 8004434:	220f      	movs	r2, #15
 8004436:	2104      	movs	r1, #4
 8004438:	f7fc f8f0 	bl	800061c <vPutCharGLcd>

		vPutCharGLcd(entrees_Num3[0], 5, 5, 5);
 800443c:	7d38      	ldrb	r0, [r7, #20]
 800443e:	2305      	movs	r3, #5
 8004440:	2205      	movs	r2, #5
 8004442:	2105      	movs	r1, #5
 8004444:	f7fc f8ea 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[1], 5, 6, 5);
 8004448:	7d78      	ldrb	r0, [r7, #21]
 800444a:	2305      	movs	r3, #5
 800444c:	2206      	movs	r2, #6
 800444e:	2105      	movs	r1, #5
 8004450:	f7fc f8e4 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[2], 5, 7, 5);
 8004454:	7db8      	ldrb	r0, [r7, #22]
 8004456:	2305      	movs	r3, #5
 8004458:	2207      	movs	r2, #7
 800445a:	2105      	movs	r1, #5
 800445c:	f7fc f8de 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[3], 5, 8, 5);
 8004460:	7df8      	ldrb	r0, [r7, #23]
 8004462:	2305      	movs	r3, #5
 8004464:	2208      	movs	r2, #8
 8004466:	2105      	movs	r1, #5
 8004468:	f7fc f8d8 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[4], 5, 12, 5);
 800446c:	7e38      	ldrb	r0, [r7, #24]
 800446e:	2305      	movs	r3, #5
 8004470:	220c      	movs	r2, #12
 8004472:	2105      	movs	r1, #5
 8004474:	f7fc f8d2 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[5], 5, 13, 5);
 8004478:	7e78      	ldrb	r0, [r7, #25]
 800447a:	2305      	movs	r3, #5
 800447c:	220d      	movs	r2, #13
 800447e:	2105      	movs	r1, #5
 8004480:	f7fc f8cc 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[6], 5, 14, 5);
 8004484:	7eb8      	ldrb	r0, [r7, #26]
 8004486:	2305      	movs	r3, #5
 8004488:	220e      	movs	r2, #14
 800448a:	2105      	movs	r1, #5
 800448c:	f7fc f8c6 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[7], 5, 15, 5);
 8004490:	7ef8      	ldrb	r0, [r7, #27]
 8004492:	2305      	movs	r3, #5
 8004494:	220f      	movs	r2, #15
 8004496:	2105      	movs	r1, #5
 8004498:	f7fc f8c0 	bl	800061c <vPutCharGLcd>
//	}

	vPutCharGLcd(entree_ADC[0], 7, 7, 5);
 800449c:	7838      	ldrb	r0, [r7, #0]
 800449e:	2305      	movs	r3, #5
 80044a0:	2207      	movs	r2, #7
 80044a2:	2107      	movs	r1, #7
 80044a4:	f7fc f8ba 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entree_ADC[1], 7, 8, 5);
 80044a8:	7878      	ldrb	r0, [r7, #1]
 80044aa:	2305      	movs	r3, #5
 80044ac:	2208      	movs	r2, #8
 80044ae:	2107      	movs	r1, #7
 80044b0:	f7fc f8b4 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entree_ADC[2], 7, 9, 5);
 80044b4:	78b8      	ldrb	r0, [r7, #2]
 80044b6:	2305      	movs	r3, #5
 80044b8:	2209      	movs	r2, #9
 80044ba:	2107      	movs	r1, #7
 80044bc:	f7fc f8ae 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entree_ADC[3], 7, 10, 5);
 80044c0:	78f8      	ldrb	r0, [r7, #3]
 80044c2:	2305      	movs	r3, #5
 80044c4:	220a      	movs	r2, #10
 80044c6:	2107      	movs	r1, #7
 80044c8:	f7fc f8a8 	bl	800061c <vPutCharGLcd>

	switch (centreDeTri.mode)
 80044cc:	4b2d      	ldr	r3, [pc, #180]	@ (8004584 <processusAffichage_Afficher+0x374>)
 80044ce:	781b      	ldrb	r3, [r3, #0]
 80044d0:	3b01      	subs	r3, #1
 80044d2:	2b04      	cmp	r3, #4
 80044d4:	d82f      	bhi.n	8004536 <processusAffichage_Afficher+0x326>
 80044d6:	a201      	add	r2, pc, #4	@ (adr r2, 80044dc <processusAffichage_Afficher+0x2cc>)
 80044d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044dc:	080044f1 	.word	0x080044f1
 80044e0:	080044ff 	.word	0x080044ff
 80044e4:	0800450d 	.word	0x0800450d
 80044e8:	0800451b 	.word	0x0800451b
 80044ec:	08004529 	.word	0x08004529
	{
	case ATTENTE:
		vPutCharGLcd('W', 7, 18, 5);
 80044f0:	2305      	movs	r3, #5
 80044f2:	2212      	movs	r2, #18
 80044f4:	2107      	movs	r1, #7
 80044f6:	2057      	movs	r0, #87	@ 0x57
 80044f8:	f7fc f890 	bl	800061c <vPutCharGLcd>
		break;
 80044fc:	e01b      	b.n	8004536 <processusAffichage_Afficher+0x326>
	case ARRET:
		vPutCharGLcd('A', 7, 18, 5);
 80044fe:	2305      	movs	r3, #5
 8004500:	2212      	movs	r2, #18
 8004502:	2107      	movs	r1, #7
 8004504:	2041      	movs	r0, #65	@ 0x41
 8004506:	f7fc f889 	bl	800061c <vPutCharGLcd>
		break;
 800450a:	e014      	b.n	8004536 <processusAffichage_Afficher+0x326>
	case OPERATION:
		vPutCharGLcd('O', 7, 18, 5);
 800450c:	2305      	movs	r3, #5
 800450e:	2212      	movs	r2, #18
 8004510:	2107      	movs	r1, #7
 8004512:	204f      	movs	r0, #79	@ 0x4f
 8004514:	f7fc f882 	bl	800061c <vPutCharGLcd>
		break;
 8004518:	e00d      	b.n	8004536 <processusAffichage_Afficher+0x326>
	case TEST:
		vPutCharGLcd('T', 7, 18, 5);
 800451a:	2305      	movs	r3, #5
 800451c:	2212      	movs	r2, #18
 800451e:	2107      	movs	r1, #7
 8004520:	2054      	movs	r0, #84	@ 0x54
 8004522:	f7fc f87b 	bl	800061c <vPutCharGLcd>
		break;
 8004526:	e006      	b.n	8004536 <processusAffichage_Afficher+0x326>
	case ERREUR:
		vPutCharGLcd('E', 7, 18, 5);
 8004528:	2305      	movs	r3, #5
 800452a:	2212      	movs	r2, #18
 800452c:	2107      	movs	r1, #7
 800452e:	2045      	movs	r0, #69	@ 0x45
 8004530:	f7fc f874 	bl	800061c <vPutCharGLcd>
		break;
 8004534:	bf00      	nop
	}
	switch (centreDeTri.couleurBloc)
 8004536:	4b13      	ldr	r3, [pc, #76]	@ (8004584 <processusAffichage_Afficher+0x374>)
 8004538:	78db      	ldrb	r3, [r3, #3]
 800453a:	2b03      	cmp	r3, #3
 800453c:	d014      	beq.n	8004568 <processusAffichage_Afficher+0x358>
 800453e:	2b03      	cmp	r3, #3
 8004540:	dc22      	bgt.n	8004588 <processusAffichage_Afficher+0x378>
 8004542:	2b01      	cmp	r3, #1
 8004544:	d002      	beq.n	800454c <processusAffichage_Afficher+0x33c>
 8004546:	2b02      	cmp	r3, #2
 8004548:	d007      	beq.n	800455a <processusAffichage_Afficher+0x34a>
 800454a:	e01d      	b.n	8004588 <processusAffichage_Afficher+0x378>
	{
	case BLOC_NOIR:
		vPutCharGLcd('N', 6, 18, 5);
 800454c:	2305      	movs	r3, #5
 800454e:	2212      	movs	r2, #18
 8004550:	2106      	movs	r1, #6
 8004552:	204e      	movs	r0, #78	@ 0x4e
 8004554:	f7fc f862 	bl	800061c <vPutCharGLcd>
		break;
 8004558:	e01d      	b.n	8004596 <processusAffichage_Afficher+0x386>
	case BLOC_ORANGE:
		vPutCharGLcd('O', 6, 18, 5);
 800455a:	2305      	movs	r3, #5
 800455c:	2212      	movs	r2, #18
 800455e:	2106      	movs	r1, #6
 8004560:	204f      	movs	r0, #79	@ 0x4f
 8004562:	f7fc f85b 	bl	800061c <vPutCharGLcd>
		break;
 8004566:	e016      	b.n	8004596 <processusAffichage_Afficher+0x386>
	case BLOC_METAL:
		vPutCharGLcd('M', 6, 18, 5);
 8004568:	2305      	movs	r3, #5
 800456a:	2212      	movs	r2, #18
 800456c:	2106      	movs	r1, #6
 800456e:	204d      	movs	r0, #77	@ 0x4d
 8004570:	f7fc f854 	bl	800061c <vPutCharGLcd>
		break;
 8004574:	e00f      	b.n	8004596 <processusAffichage_Afficher+0x386>
 8004576:	bf00      	nop
 8004578:	200007e4 	.word	0x200007e4
 800457c:	200007f0 	.word	0x200007f0
 8004580:	200007dc 	.word	0x200007dc
 8004584:	20000868 	.word	0x20000868
	default:
		vPutCharGLcd('A', 6, 18, 5);
 8004588:	2305      	movs	r3, #5
 800458a:	2212      	movs	r2, #18
 800458c:	2106      	movs	r1, #6
 800458e:	2041      	movs	r0, #65	@ 0x41
 8004590:	f7fc f844 	bl	800061c <vPutCharGLcd>
		break;
 8004594:	bf00      	nop
	}
}
 8004596:	bf00      	nop
 8004598:	3730      	adds	r7, #48	@ 0x30
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
 800459e:	bf00      	nop

080045a0 <processusAffichageInit>:


AFFICHAGE affichageLCD;

void processusAffichageInit(void)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET);
 80045a4:	2200      	movs	r2, #0
 80045a6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80045aa:	4826      	ldr	r0, [pc, #152]	@ (8004644 <processusAffichageInit+0xa4>)
 80045ac:	f001 fae8 	bl	8005b80 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET);
 80045b0:	2201      	movs	r2, #1
 80045b2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80045b6:	4823      	ldr	r0, [pc, #140]	@ (8004644 <processusAffichageInit+0xa4>)
 80045b8:	f001 fae2 	bl	8005b80 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET);
 80045bc:	2201      	movs	r2, #1
 80045be:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80045c2:	4820      	ldr	r0, [pc, #128]	@ (8004644 <processusAffichageInit+0xa4>)
 80045c4:	f001 fadc 	bl	8005b80 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET);
 80045c8:	2201      	movs	r2, #1
 80045ca:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80045ce:	481d      	ldr	r0, [pc, #116]	@ (8004644 <processusAffichageInit+0xa4>)
 80045d0:	f001 fad6 	bl	8005b80 <HAL_GPIO_WritePin>

  HAL_Delay(100);
 80045d4:	2064      	movs	r0, #100	@ 0x64
 80045d6:	f000 fb7b 	bl	8004cd0 <HAL_Delay>
  vInitGLcd();
 80045da:	f7fb ffb3 	bl	8000544 <vInitGLcd>
  HAL_Delay(100);
 80045de:	2064      	movs	r0, #100	@ 0x64
 80045e0:	f000 fb76 	bl	8004cd0 <HAL_Delay>
  vClearGLcd(0x00);
 80045e4:	2000      	movs	r0, #0
 80045e6:	f7fb ffd9 	bl	800059c <vClearGLcd>

  vPutStringGLcd(base_affichage[0], 0, 5);
 80045ea:	2205      	movs	r2, #5
 80045ec:	2100      	movs	r1, #0
 80045ee:	4816      	ldr	r0, [pc, #88]	@ (8004648 <processusAffichageInit+0xa8>)
 80045f0:	f7fc f8dc 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[1], 1, 5);
 80045f4:	2205      	movs	r2, #5
 80045f6:	2101      	movs	r1, #1
 80045f8:	4814      	ldr	r0, [pc, #80]	@ (800464c <processusAffichageInit+0xac>)
 80045fa:	f7fc f8d7 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[2], 2, 5);
 80045fe:	2205      	movs	r2, #5
 8004600:	2102      	movs	r1, #2
 8004602:	4813      	ldr	r0, [pc, #76]	@ (8004650 <processusAffichageInit+0xb0>)
 8004604:	f7fc f8d2 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[3], 3, 5);
 8004608:	2205      	movs	r2, #5
 800460a:	2103      	movs	r1, #3
 800460c:	4811      	ldr	r0, [pc, #68]	@ (8004654 <processusAffichageInit+0xb4>)
 800460e:	f7fc f8cd 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[4], 4, 5);
 8004612:	2205      	movs	r2, #5
 8004614:	2104      	movs	r1, #4
 8004616:	4810      	ldr	r0, [pc, #64]	@ (8004658 <processusAffichageInit+0xb8>)
 8004618:	f7fc f8c8 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[5], 5, 5);
 800461c:	2205      	movs	r2, #5
 800461e:	2105      	movs	r1, #5
 8004620:	480e      	ldr	r0, [pc, #56]	@ (800465c <processusAffichageInit+0xbc>)
 8004622:	f7fc f8c3 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[6], 6, 5);
 8004626:	2205      	movs	r2, #5
 8004628:	2106      	movs	r1, #6
 800462a:	480d      	ldr	r0, [pc, #52]	@ (8004660 <processusAffichageInit+0xc0>)
 800462c:	f7fc f8be 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[7], 7, 5);
 8004630:	2205      	movs	r2, #5
 8004632:	2107      	movs	r1, #7
 8004634:	480b      	ldr	r0, [pc, #44]	@ (8004664 <processusAffichageInit+0xc4>)
 8004636:	f7fc f8b9 	bl	80007ac <vPutStringGLcd>

  serviceBaseDeTemps_execute[PROCESSUS_AFFICHAGE_PHASE] =
 800463a:	4b0b      	ldr	r3, [pc, #44]	@ (8004668 <processusAffichageInit+0xc8>)
 800463c:	4a0b      	ldr	r2, [pc, #44]	@ (800466c <processusAffichageInit+0xcc>)
 800463e:	619a      	str	r2, [r3, #24]
      processusAffichage_Afficher;
}
 8004640:	bf00      	nop
 8004642:	bd80      	pop	{r7, pc}
 8004644:	40020400 	.word	0x40020400
 8004648:	2000057c 	.word	0x2000057c
 800464c:	20000593 	.word	0x20000593
 8004650:	200005aa 	.word	0x200005aa
 8004654:	200005c1 	.word	0x200005c1
 8004658:	200005d8 	.word	0x200005d8
 800465c:	200005ef 	.word	0x200005ef
 8004660:	20000606 	.word	0x20000606
 8004664:	2000061d 	.word	0x2000061d
 8004668:	20000884 	.word	0x20000884
 800466c:	08004211 	.word	0x08004211

08004670 <serviceBaseDeTemps_gere>:
//Definitions de variables privees:
//pas de variables privees

//Definitions de fonctions privees:
void serviceBaseDeTemps_gere(void)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b082      	sub	sp, #8
 8004674:	af00      	add	r7, sp, #0
unsigned char i;
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 8004676:	2300      	movs	r3, #0
 8004678:	71fb      	strb	r3, [r7, #7]
 800467a:	e007      	b.n	800468c <serviceBaseDeTemps_gere+0x1c>
  {
    serviceBaseDeTemps_execute[i]();
 800467c:	79fb      	ldrb	r3, [r7, #7]
 800467e:	4a07      	ldr	r2, [pc, #28]	@ (800469c <serviceBaseDeTemps_gere+0x2c>)
 8004680:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004684:	4798      	blx	r3
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 8004686:	79fb      	ldrb	r3, [r7, #7]
 8004688:	3301      	adds	r3, #1
 800468a:	71fb      	strb	r3, [r7, #7]
 800468c:	79fb      	ldrb	r3, [r7, #7]
 800468e:	2b09      	cmp	r3, #9
 8004690:	d9f4      	bls.n	800467c <serviceBaseDeTemps_gere+0xc>
  }
}
 8004692:	bf00      	nop
 8004694:	bf00      	nop
 8004696:	3708      	adds	r7, #8
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}
 800469c:	20000884 	.word	0x20000884

080046a0 <serviceBaseDeTemps_initialise>:
//Definitions de variables publiques:
void (*serviceBaseDeTemps_execute[SERVICEBASEDETEMPS_NOMBRE_DE_PHASES])(void);

//Definitions de fonctions publiques:
void serviceBaseDeTemps_initialise(void)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b083      	sub	sp, #12
 80046a4:	af00      	add	r7, sp, #0
unsigned char i;
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 80046a6:	2300      	movs	r3, #0
 80046a8:	71fb      	strb	r3, [r7, #7]
 80046aa:	e007      	b.n	80046bc <serviceBaseDeTemps_initialise+0x1c>
  {
    serviceBaseDeTemps_execute[i] = doNothing;
 80046ac:	79fb      	ldrb	r3, [r7, #7]
 80046ae:	4a09      	ldr	r2, [pc, #36]	@ (80046d4 <serviceBaseDeTemps_initialise+0x34>)
 80046b0:	4909      	ldr	r1, [pc, #36]	@ (80046d8 <serviceBaseDeTemps_initialise+0x38>)
 80046b2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 80046b6:	79fb      	ldrb	r3, [r7, #7]
 80046b8:	3301      	adds	r3, #1
 80046ba:	71fb      	strb	r3, [r7, #7]
 80046bc:	79fb      	ldrb	r3, [r7, #7]
 80046be:	2b09      	cmp	r3, #9
 80046c0:	d9f4      	bls.n	80046ac <serviceBaseDeTemps_initialise+0xc>
  }
  piloteTimer14_execute = serviceBaseDeTemps_gere;
 80046c2:	4b06      	ldr	r3, [pc, #24]	@ (80046dc <serviceBaseDeTemps_initialise+0x3c>)
 80046c4:	4a06      	ldr	r2, [pc, #24]	@ (80046e0 <serviceBaseDeTemps_initialise+0x40>)
 80046c6:	601a      	str	r2, [r3, #0]
}
 80046c8:	bf00      	nop
 80046ca:	370c      	adds	r7, #12
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr
 80046d4:	20000884 	.word	0x20000884
 80046d8:	08000f81 	.word	0x08000f81
 80046dc:	20000858 	.word	0x20000858
 80046e0:	08004671 	.word	0x08004671

080046e4 <serviceCan637_gereLaTransmission>:

// ---------------------------------------------------------------------
//                     GESTION DE LA TRANSMISSION
// ---------------------------------------------------------------------
void serviceCan637_gereLaTransmission(void)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	af00      	add	r7, sp, #0
  // Aucune requï¿½te en attente ?
  if (serviceCan637.requete == REQUETE_TRAITEE)
 80046e8:	4b1d      	ldr	r3, [pc, #116]	@ (8004760 <serviceCan637_gereLaTransmission+0x7c>)
 80046ea:	7a9b      	ldrb	r3, [r3, #10]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d033      	beq.n	8004758 <serviceCan637_gereLaTransmission+0x74>
  {
    return;
  }

  // Validation de la longueur demandï¿½e
  if (serviceCan637.nombreATransmettre == 0)
 80046f0:	4b1b      	ldr	r3, [pc, #108]	@ (8004760 <serviceCan637_gereLaTransmission+0x7c>)
 80046f2:	7adb      	ldrb	r3, [r3, #11]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d106      	bne.n	8004706 <serviceCan637_gereLaTransmission+0x22>
  {
    serviceCan637.statut  = SERVICECAN637_ERREUR_LONGUEUR_NULLE;
 80046f8:	4b19      	ldr	r3, [pc, #100]	@ (8004760 <serviceCan637_gereLaTransmission+0x7c>)
 80046fa:	2203      	movs	r2, #3
 80046fc:	765a      	strb	r2, [r3, #25]
    serviceCan637.requete = REQUETE_TRAITEE;
 80046fe:	4b18      	ldr	r3, [pc, #96]	@ (8004760 <serviceCan637_gereLaTransmission+0x7c>)
 8004700:	2200      	movs	r2, #0
 8004702:	729a      	strb	r2, [r3, #10]
    return;
 8004704:	e02b      	b.n	800475e <serviceCan637_gereLaTransmission+0x7a>
  }

  if (serviceCan637.nombreATransmettre > SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM)
 8004706:	4b16      	ldr	r3, [pc, #88]	@ (8004760 <serviceCan637_gereLaTransmission+0x7c>)
 8004708:	7adb      	ldrb	r3, [r3, #11]
 800470a:	2b08      	cmp	r3, #8
 800470c:	d906      	bls.n	800471c <serviceCan637_gereLaTransmission+0x38>
  {
    serviceCan637.statut  = SERVICECAN637_ERREUR_LONGUEUR_TROP_GRANDE;
 800470e:	4b14      	ldr	r3, [pc, #80]	@ (8004760 <serviceCan637_gereLaTransmission+0x7c>)
 8004710:	2204      	movs	r2, #4
 8004712:	765a      	strb	r2, [r3, #25]
    serviceCan637.requete = REQUETE_TRAITEE;
 8004714:	4b12      	ldr	r3, [pc, #72]	@ (8004760 <serviceCan637_gereLaTransmission+0x7c>)
 8004716:	2200      	movs	r2, #0
 8004718:	729a      	strb	r2, [r3, #10]
    return;
 800471a:	e020      	b.n	800475e <serviceCan637_gereLaTransmission+0x7a>
  }

  // Si aucune mailbox CAN n'est libre, on rï¿½essaiera au prochain tick
  if (piloteCAN1_messageTransmis() == 0)
 800471c:	f7fd fa82 	bl	8001c24 <piloteCAN1_messageTransmis>
 8004720:	4603      	mov	r3, r0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d01a      	beq.n	800475c <serviceCan637_gereLaTransmission+0x78>
    return;
  }

  // Transmission CAN via le pilote
  // L'ID utilisï¿½ vient de main.h : PILOTECAN1_IDENTIFICATION_EN_TRANSMISSION
  if (piloteCAN1_transmetDesDonnes(serviceCan637.idATransmettre,
 8004726:	4b0e      	ldr	r3, [pc, #56]	@ (8004760 <serviceCan637_gereLaTransmission+0x7c>)
 8004728:	695b      	ldr	r3, [r3, #20]
 800472a:	4a0d      	ldr	r2, [pc, #52]	@ (8004760 <serviceCan637_gereLaTransmission+0x7c>)
 800472c:	7ad2      	ldrb	r2, [r2, #11]
 800472e:	490d      	ldr	r1, [pc, #52]	@ (8004764 <serviceCan637_gereLaTransmission+0x80>)
 8004730:	4618      	mov	r0, r3
 8004732:	f7fd fa99 	bl	8001c68 <piloteCAN1_transmetDesDonnes>
 8004736:	4603      	mov	r3, r0
 8004738:	2b00      	cmp	r3, #0
 800473a:	d006      	beq.n	800474a <serviceCan637_gereLaTransmission+0x66>
                                   serviceCan637.octetsATransmettre,
                                   serviceCan637.nombreATransmettre)
      != PILOTECAN1_TRANSMIS)
  {
    serviceCan637.statut  = SERVICECAN637_ERREUR_TRANSMISSION;
 800473c:	4b08      	ldr	r3, [pc, #32]	@ (8004760 <serviceCan637_gereLaTransmission+0x7c>)
 800473e:	2201      	movs	r2, #1
 8004740:	765a      	strb	r2, [r3, #25]
    serviceCan637.requete = REQUETE_TRAITEE;
 8004742:	4b07      	ldr	r3, [pc, #28]	@ (8004760 <serviceCan637_gereLaTransmission+0x7c>)
 8004744:	2200      	movs	r2, #0
 8004746:	729a      	strb	r2, [r3, #10]
    return;
 8004748:	e009      	b.n	800475e <serviceCan637_gereLaTransmission+0x7a>
  }

  // Tout s'est bien passï¿½
  serviceCan637.statut  = SERVICECAN637_PAS_D_ERREURS;
 800474a:	4b05      	ldr	r3, [pc, #20]	@ (8004760 <serviceCan637_gereLaTransmission+0x7c>)
 800474c:	2200      	movs	r2, #0
 800474e:	765a      	strb	r2, [r3, #25]
  serviceCan637.requete = REQUETE_TRAITEE;
 8004750:	4b03      	ldr	r3, [pc, #12]	@ (8004760 <serviceCan637_gereLaTransmission+0x7c>)
 8004752:	2200      	movs	r2, #0
 8004754:	729a      	strb	r2, [r3, #10]
 8004756:	e002      	b.n	800475e <serviceCan637_gereLaTransmission+0x7a>
    return;
 8004758:	bf00      	nop
 800475a:	e000      	b.n	800475e <serviceCan637_gereLaTransmission+0x7a>
    return;
 800475c:	bf00      	nop
}
 800475e:	bd80      	pop	{r7, pc}
 8004760:	200008ac 	.word	0x200008ac
 8004764:	200008b8 	.word	0x200008b8

08004768 <serviceCan637_gereLaReception>:

// ---------------------------------------------------------------------
//                     GESTION DE LA Rï¿½CEPTION
// ---------------------------------------------------------------------
 void serviceCan637_gereLaReception(void)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b084      	sub	sp, #16
 800476c:	af00      	add	r7, sp, #0
  unsigned char tampon[8];  // tampon brut, 8 max en CAN
  unsigned char i;

  // Si l'information prï¿½cï¿½dente n'a pas encore ï¿½tï¿½ lue par l'interface,
  // on ne remplace pas le buffer pour ï¿½viter d'ï¿½craser des donnï¿½es.
  if (serviceCan637.information == INFORMATION_DISPONIBLE)
 800476e:	4b2a      	ldr	r3, [pc, #168]	@ (8004818 <serviceCan637_gereLaReception+0xb0>)
 8004770:	785b      	ldrb	r3, [r3, #1]
 8004772:	2b01      	cmp	r3, #1
 8004774:	d049      	beq.n	800480a <serviceCan637_gereLaReception+0xa2>
  {
    return;
  }

  // Est-ce qu'il y a au moins une trame dans le FIFO CAN ?
  if (piloteCAN1_messageDisponible() == 0)
 8004776:	f7fd fa49 	bl	8001c0c <piloteCAN1_messageDisponible>
 800477a:	4603      	mov	r3, r0
 800477c:	2b00      	cmp	r3, #0
 800477e:	d046      	beq.n	800480e <serviceCan637_gereLaReception+0xa6>
  {
    return;
  }

  // On lit UNE trame via le pilote de base
  if (piloteCAN1_litUnMessageRecu(tampon) != PILOTECAN1_DISPONIBLE)
 8004780:	1d3b      	adds	r3, r7, #4
 8004782:	4618      	mov	r0, r3
 8004784:	f7fd fa58 	bl	8001c38 <piloteCAN1_litUnMessageRecu>
 8004788:	4603      	mov	r3, r0
 800478a:	2b01      	cmp	r3, #1
 800478c:	d009      	beq.n	80047a2 <serviceCan637_gereLaReception+0x3a>
  {
    // Erreur ou aucune trame avec ID acceptï¿½
    serviceCan637.nombreARecevoir = 0;
 800478e:	4b22      	ldr	r3, [pc, #136]	@ (8004818 <serviceCan637_gereLaReception+0xb0>)
 8004790:	2200      	movs	r2, #0
 8004792:	761a      	strb	r2, [r3, #24]
    serviceCan637.statut          = SERVICECAN637_ERREUR_RECEPTION;
 8004794:	4b20      	ldr	r3, [pc, #128]	@ (8004818 <serviceCan637_gereLaReception+0xb0>)
 8004796:	2202      	movs	r2, #2
 8004798:	765a      	strb	r2, [r3, #25]
    serviceCan637.information     = INFORMATION_DISPONIBLE; // signale une info d'erreur
 800479a:	4b1f      	ldr	r3, [pc, #124]	@ (8004818 <serviceCan637_gereLaReception+0xb0>)
 800479c:	2201      	movs	r2, #1
 800479e:	705a      	strb	r2, [r3, #1]
    return;
 80047a0:	e036      	b.n	8004810 <serviceCan637_gereLaReception+0xa8>
  }

  // Le nombre d'octets reï¿½us est dans le header CAN (DLC)
  serviceCan637.nombreARecevoir = piloteCAN1_reception.DLC;
 80047a2:	4b1e      	ldr	r3, [pc, #120]	@ (800481c <serviceCan637_gereLaReception+0xb4>)
 80047a4:	691b      	ldr	r3, [r3, #16]
 80047a6:	b2da      	uxtb	r2, r3
 80047a8:	4b1b      	ldr	r3, [pc, #108]	@ (8004818 <serviceCan637_gereLaReception+0xb0>)
 80047aa:	761a      	strb	r2, [r3, #24]

  // Sï¿½curitï¿½ : limiter au buffer maximum du service
  if (serviceCan637.nombreARecevoir > SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM)
 80047ac:	4b1a      	ldr	r3, [pc, #104]	@ (8004818 <serviceCan637_gereLaReception+0xb0>)
 80047ae:	7e1b      	ldrb	r3, [r3, #24]
 80047b0:	2b08      	cmp	r3, #8
 80047b2:	d902      	bls.n	80047ba <serviceCan637_gereLaReception+0x52>
  {
    serviceCan637.nombreARecevoir = SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM;
 80047b4:	4b18      	ldr	r3, [pc, #96]	@ (8004818 <serviceCan637_gereLaReception+0xb0>)
 80047b6:	2208      	movs	r2, #8
 80047b8:	761a      	strb	r2, [r3, #24]
  }

  // Copie dans le buffer public
  for (i = 0; i < serviceCan637.nombreARecevoir; i++)
 80047ba:	2300      	movs	r3, #0
 80047bc:	73fb      	strb	r3, [r7, #15]
 80047be:	e00c      	b.n	80047da <serviceCan637_gereLaReception+0x72>
  {
    serviceCan637.octetsRecus[i] = tampon[i];
 80047c0:	7bfa      	ldrb	r2, [r7, #15]
 80047c2:	7bfb      	ldrb	r3, [r7, #15]
 80047c4:	3210      	adds	r2, #16
 80047c6:	443a      	add	r2, r7
 80047c8:	f812 1c0c 	ldrb.w	r1, [r2, #-12]
 80047cc:	4a12      	ldr	r2, [pc, #72]	@ (8004818 <serviceCan637_gereLaReception+0xb0>)
 80047ce:	4413      	add	r3, r2
 80047d0:	460a      	mov	r2, r1
 80047d2:	709a      	strb	r2, [r3, #2]
  for (i = 0; i < serviceCan637.nombreARecevoir; i++)
 80047d4:	7bfb      	ldrb	r3, [r7, #15]
 80047d6:	3301      	adds	r3, #1
 80047d8:	73fb      	strb	r3, [r7, #15]
 80047da:	4b0f      	ldr	r3, [pc, #60]	@ (8004818 <serviceCan637_gereLaReception+0xb0>)
 80047dc:	7e1b      	ldrb	r3, [r3, #24]
 80047de:	7bfa      	ldrb	r2, [r7, #15]
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d3ed      	bcc.n	80047c0 <serviceCan637_gereLaReception+0x58>
  }

  // Zero du reste du buffer pour ï¿½tre propre
  for (; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 80047e4:	e007      	b.n	80047f6 <serviceCan637_gereLaReception+0x8e>
  {
    serviceCan637.octetsRecus[i] = 0;
 80047e6:	7bfb      	ldrb	r3, [r7, #15]
 80047e8:	4a0b      	ldr	r2, [pc, #44]	@ (8004818 <serviceCan637_gereLaReception+0xb0>)
 80047ea:	4413      	add	r3, r2
 80047ec:	2200      	movs	r2, #0
 80047ee:	709a      	strb	r2, [r3, #2]
  for (; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 80047f0:	7bfb      	ldrb	r3, [r7, #15]
 80047f2:	3301      	adds	r3, #1
 80047f4:	73fb      	strb	r3, [r7, #15]
 80047f6:	7bfb      	ldrb	r3, [r7, #15]
 80047f8:	2b07      	cmp	r3, #7
 80047fa:	d9f4      	bls.n	80047e6 <serviceCan637_gereLaReception+0x7e>
  }

  serviceCan637.statut      = SERVICECAN637_PAS_D_ERREURS;
 80047fc:	4b06      	ldr	r3, [pc, #24]	@ (8004818 <serviceCan637_gereLaReception+0xb0>)
 80047fe:	2200      	movs	r2, #0
 8004800:	765a      	strb	r2, [r3, #25]
  serviceCan637.information = INFORMATION_DISPONIBLE;
 8004802:	4b05      	ldr	r3, [pc, #20]	@ (8004818 <serviceCan637_gereLaReception+0xb0>)
 8004804:	2201      	movs	r2, #1
 8004806:	705a      	strb	r2, [r3, #1]
 8004808:	e002      	b.n	8004810 <serviceCan637_gereLaReception+0xa8>
    return;
 800480a:	bf00      	nop
 800480c:	e000      	b.n	8004810 <serviceCan637_gereLaReception+0xa8>
    return;
 800480e:	bf00      	nop
}
 8004810:	3710      	adds	r7, #16
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
 8004816:	bf00      	nop
 8004818:	200008ac 	.word	0x200008ac
 800481c:	200007f8 	.word	0x200007f8

08004820 <serviceCan637_initialise>:

// ---------------------------------------------------------------------
//                     INITIALISATION DU SERVICE CAN637
// ---------------------------------------------------------------------
void serviceCan637_initialise(void)
{
 8004820:	b480      	push	{r7}
 8004822:	b083      	sub	sp, #12
 8004824:	af00      	add	r7, sp, #0
  unsigned char i;
  serviceCan637.idATransmettre = CAN_ID_ARRET;
 8004826:	4b1c      	ldr	r3, [pc, #112]	@ (8004898 <serviceCan637_initialise+0x78>)
 8004828:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800482c:	615a      	str	r2, [r3, #20]
  serviceCan637.etatDuModuleDeReception = MODULE_PAS_EN_FONCTION;
 800482e:	4b1a      	ldr	r3, [pc, #104]	@ (8004898 <serviceCan637_initialise+0x78>)
 8004830:	2200      	movs	r2, #0
 8004832:	701a      	strb	r2, [r3, #0]
  serviceCan637.information             = INFORMATION_TRAITEE;
 8004834:	4b18      	ldr	r3, [pc, #96]	@ (8004898 <serviceCan637_initialise+0x78>)
 8004836:	2200      	movs	r2, #0
 8004838:	705a      	strb	r2, [r3, #1]
  serviceCan637.requete                 = REQUETE_TRAITEE;
 800483a:	4b17      	ldr	r3, [pc, #92]	@ (8004898 <serviceCan637_initialise+0x78>)
 800483c:	2200      	movs	r2, #0
 800483e:	729a      	strb	r2, [r3, #10]
  serviceCan637.nombreATransmettre      = 0;
 8004840:	4b15      	ldr	r3, [pc, #84]	@ (8004898 <serviceCan637_initialise+0x78>)
 8004842:	2200      	movs	r2, #0
 8004844:	72da      	strb	r2, [r3, #11]
  serviceCan637.nombreARecevoir         = 0;
 8004846:	4b14      	ldr	r3, [pc, #80]	@ (8004898 <serviceCan637_initialise+0x78>)
 8004848:	2200      	movs	r2, #0
 800484a:	761a      	strb	r2, [r3, #24]
  serviceCan637.statut                  = SERVICECAN637_PAS_D_ERREURS;
 800484c:	4b12      	ldr	r3, [pc, #72]	@ (8004898 <serviceCan637_initialise+0x78>)
 800484e:	2200      	movs	r2, #0
 8004850:	765a      	strb	r2, [r3, #25]

  for (i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8004852:	2300      	movs	r3, #0
 8004854:	71fb      	strb	r3, [r7, #7]
 8004856:	e00c      	b.n	8004872 <serviceCan637_initialise+0x52>
  {
    serviceCan637.octetsATransmettre[i] = 0;
 8004858:	79fb      	ldrb	r3, [r7, #7]
 800485a:	4a0f      	ldr	r2, [pc, #60]	@ (8004898 <serviceCan637_initialise+0x78>)
 800485c:	4413      	add	r3, r2
 800485e:	2200      	movs	r2, #0
 8004860:	731a      	strb	r2, [r3, #12]
    serviceCan637.octetsRecus[i]        = 0;
 8004862:	79fb      	ldrb	r3, [r7, #7]
 8004864:	4a0c      	ldr	r2, [pc, #48]	@ (8004898 <serviceCan637_initialise+0x78>)
 8004866:	4413      	add	r3, r2
 8004868:	2200      	movs	r2, #0
 800486a:	709a      	strb	r2, [r3, #2]
  for (i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 800486c:	79fb      	ldrb	r3, [r7, #7]
 800486e:	3301      	adds	r3, #1
 8004870:	71fb      	strb	r3, [r7, #7]
 8004872:	79fb      	ldrb	r3, [r7, #7]
 8004874:	2b07      	cmp	r3, #7
 8004876:	d9ef      	bls.n	8004858 <serviceCan637_initialise+0x38>
  }

  // Enregistrement des fonctions dans le service de base de temps
  serviceBaseDeTemps_execute[TRANSMISSION_CAN_PHASE] =
 8004878:	4b08      	ldr	r3, [pc, #32]	@ (800489c <serviceCan637_initialise+0x7c>)
 800487a:	4a09      	ldr	r2, [pc, #36]	@ (80048a0 <serviceCan637_initialise+0x80>)
 800487c:	621a      	str	r2, [r3, #32]
      serviceCan637_gereLaTransmission;

  serviceBaseDeTemps_execute[RECEPTION_CAN_PHASE] =
 800487e:	4b07      	ldr	r3, [pc, #28]	@ (800489c <serviceCan637_initialise+0x7c>)
 8004880:	4a08      	ldr	r2, [pc, #32]	@ (80048a4 <serviceCan637_initialise+0x84>)
 8004882:	61da      	str	r2, [r3, #28]
      serviceCan637_gereLaReception;

  serviceCan637.etatDuModuleDeReception = MODULE_EN_FONCTION;
 8004884:	4b04      	ldr	r3, [pc, #16]	@ (8004898 <serviceCan637_initialise+0x78>)
 8004886:	2201      	movs	r2, #1
 8004888:	701a      	strb	r2, [r3, #0]
}
 800488a:	bf00      	nop
 800488c:	370c      	adds	r7, #12
 800488e:	46bd      	mov	sp, r7
 8004890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004894:	4770      	bx	lr
 8004896:	bf00      	nop
 8004898:	200008ac 	.word	0x200008ac
 800489c:	20000884 	.word	0x20000884
 80048a0:	080046e5 	.word	0x080046e5
 80048a4:	08004769 	.word	0x08004769

080048a8 <serviceLEDs_gere>:
#include "interface_ADC.h"

void serviceLEDs_gere(void);

void serviceLEDs_gere(void)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	af00      	add	r7, sp, #0
	switch(centreDeTri.mode)
 80048ac:	4b60      	ldr	r3, [pc, #384]	@ (8004a30 <serviceLEDs_gere+0x188>)
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	3b01      	subs	r3, #1
 80048b2:	2b04      	cmp	r3, #4
 80048b4:	f200 80bb 	bhi.w	8004a2e <serviceLEDs_gere+0x186>
 80048b8:	a201      	add	r2, pc, #4	@ (adr r2, 80048c0 <serviceLEDs_gere+0x18>)
 80048ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048be:	bf00      	nop
 80048c0:	080048d5 	.word	0x080048d5
 80048c4:	08004949 	.word	0x08004949
 80048c8:	080048e9 	.word	0x080048e9
 80048cc:	0800495d 	.word	0x0800495d
 80048d0:	08004a19 	.word	0x08004a19
	{
	case ATTENTE:
		clignoterLED(LED_VERT);
 80048d4:	2002      	movs	r0, #2
 80048d6:	f7fd f82b 	bl	8001930 <clignoterLED>
		eteindreLED(LED_ROUGE);
 80048da:	2001      	movs	r0, #1
 80048dc:	f7fd f80c 	bl	80018f8 <eteindreLED>
		eteindreLED(LED_JAUNE);
 80048e0:	2003      	movs	r0, #3
 80048e2:	f7fd f809 	bl	80018f8 <eteindreLED>
		break;
 80048e6:	e0a2      	b.n	8004a2e <serviceLEDs_gere+0x186>
	case OPERATION:
		if (centreDeTri.couleurBloc != 0)
 80048e8:	4b51      	ldr	r3, [pc, #324]	@ (8004a30 <serviceLEDs_gere+0x188>)
 80048ea:	78db      	ldrb	r3, [r3, #3]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	f000 809d 	beq.w	8004a2c <serviceLEDs_gere+0x184>
		{
			switch (centreDeTri.couleurBloc)
 80048f2:	4b4f      	ldr	r3, [pc, #316]	@ (8004a30 <serviceLEDs_gere+0x188>)
 80048f4:	78db      	ldrb	r3, [r3, #3]
 80048f6:	2b03      	cmp	r3, #3
 80048f8:	d01b      	beq.n	8004932 <serviceLEDs_gere+0x8a>
 80048fa:	2b03      	cmp	r3, #3
 80048fc:	f300 8096 	bgt.w	8004a2c <serviceLEDs_gere+0x184>
 8004900:	2b01      	cmp	r3, #1
 8004902:	d002      	beq.n	800490a <serviceLEDs_gere+0x62>
 8004904:	2b02      	cmp	r3, #2
 8004906:	d00a      	beq.n	800491e <serviceLEDs_gere+0x76>
				eteindreLED(LED_ROUGE);
				eteindreLED(LED_JAUNE);
				break;
			}
		}
		break;
 8004908:	e090      	b.n	8004a2c <serviceLEDs_gere+0x184>
				clignoterLED(LED_JAUNE);
 800490a:	2003      	movs	r0, #3
 800490c:	f7fd f810 	bl	8001930 <clignoterLED>
				eteindreLED(LED_ROUGE);
 8004910:	2001      	movs	r0, #1
 8004912:	f7fc fff1 	bl	80018f8 <eteindreLED>
				eteindreLED(LED_VERT);
 8004916:	2002      	movs	r0, #2
 8004918:	f7fc ffee 	bl	80018f8 <eteindreLED>
				break;
 800491c:	e013      	b.n	8004946 <serviceLEDs_gere+0x9e>
				allumerLED(LED_JAUNE);
 800491e:	2003      	movs	r0, #3
 8004920:	f7fc ffce 	bl	80018c0 <allumerLED>
				eteindreLED(LED_ROUGE);
 8004924:	2001      	movs	r0, #1
 8004926:	f7fc ffe7 	bl	80018f8 <eteindreLED>
				eteindreLED(LED_VERT);
 800492a:	2002      	movs	r0, #2
 800492c:	f7fc ffe4 	bl	80018f8 <eteindreLED>
				break;
 8004930:	e009      	b.n	8004946 <serviceLEDs_gere+0x9e>
				allumerLED(LED_VERT);
 8004932:	2002      	movs	r0, #2
 8004934:	f7fc ffc4 	bl	80018c0 <allumerLED>
				eteindreLED(LED_ROUGE);
 8004938:	2001      	movs	r0, #1
 800493a:	f7fc ffdd 	bl	80018f8 <eteindreLED>
				eteindreLED(LED_JAUNE);
 800493e:	2003      	movs	r0, #3
 8004940:	f7fc ffda 	bl	80018f8 <eteindreLED>
				break;
 8004944:	bf00      	nop
		break;
 8004946:	e071      	b.n	8004a2c <serviceLEDs_gere+0x184>
	case ARRET:
		allumerLED(LED_ROUGE);
 8004948:	2001      	movs	r0, #1
 800494a:	f7fc ffb9 	bl	80018c0 <allumerLED>
		eteindreLED(LED_JAUNE);
 800494e:	2003      	movs	r0, #3
 8004950:	f7fc ffd2 	bl	80018f8 <eteindreLED>
		eteindreLED(LED_VERT);
 8004954:	2002      	movs	r0, #2
 8004956:	f7fc ffcf 	bl	80018f8 <eteindreLED>
		break;
 800495a:	e068      	b.n	8004a2e <serviceLEDs_gere+0x186>
	case TEST:
		if (DETECT_MAGNETIQUE != 0)
 800495c:	4b35      	ldr	r3, [pc, #212]	@ (8004a34 <serviceLEDs_gere+0x18c>)
 800495e:	78db      	ldrb	r3, [r3, #3]
 8004960:	f003 0301 	and.w	r3, r3, #1
 8004964:	2b00      	cmp	r3, #0
 8004966:	d009      	beq.n	800497c <serviceLEDs_gere+0xd4>
		{
			allumerLED(LED_JAUNE);
 8004968:	2003      	movs	r0, #3
 800496a:	f7fc ffa9 	bl	80018c0 <allumerLED>
			eteindreLED(LED_ROUGE);
 800496e:	2001      	movs	r0, #1
 8004970:	f7fc ffc2 	bl	80018f8 <eteindreLED>
			eteindreLED(LED_VERT);
 8004974:	2002      	movs	r0, #2
 8004976:	f7fc ffbf 	bl	80018f8 <eteindreLED>
			return;
 800497a:	e058      	b.n	8004a2e <serviceLEDs_gere+0x186>
		}
		else if (DETECT_CAPACITIF != 0)
 800497c:	4b2d      	ldr	r3, [pc, #180]	@ (8004a34 <serviceLEDs_gere+0x18c>)
 800497e:	78db      	ldrb	r3, [r3, #3]
 8004980:	085b      	lsrs	r3, r3, #1
 8004982:	b2db      	uxtb	r3, r3
 8004984:	f003 0301 	and.w	r3, r3, #1
 8004988:	2b00      	cmp	r3, #0
 800498a:	d009      	beq.n	80049a0 <serviceLEDs_gere+0xf8>
		{
			allumerLED(LED_ROUGE);
 800498c:	2001      	movs	r0, #1
 800498e:	f7fc ff97 	bl	80018c0 <allumerLED>
			eteindreLED(LED_JAUNE);
 8004992:	2003      	movs	r0, #3
 8004994:	f7fc ffb0 	bl	80018f8 <eteindreLED>
			eteindreLED(LED_VERT);
 8004998:	2002      	movs	r0, #2
 800499a:	f7fc ffad 	bl	80018f8 <eteindreLED>
			return;
 800499e:	e046      	b.n	8004a2e <serviceLEDs_gere+0x186>
		}
		else if (DETECT_OPT_PLATEAU  != 0)
 80049a0:	4b24      	ldr	r3, [pc, #144]	@ (8004a34 <serviceLEDs_gere+0x18c>)
 80049a2:	78db      	ldrb	r3, [r3, #3]
 80049a4:	089b      	lsrs	r3, r3, #2
 80049a6:	b2db      	uxtb	r3, r3
 80049a8:	f003 0301 	and.w	r3, r3, #1
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d009      	beq.n	80049c4 <serviceLEDs_gere+0x11c>
		{
			allumerLED(LED_VERT);
 80049b0:	2002      	movs	r0, #2
 80049b2:	f7fc ff85 	bl	80018c0 <allumerLED>
			eteindreLED(LED_JAUNE);
 80049b6:	2003      	movs	r0, #3
 80049b8:	f7fc ff9e 	bl	80018f8 <eteindreLED>
			eteindreLED(LED_ROUGE);
 80049bc:	2001      	movs	r0, #1
 80049be:	f7fc ff9b 	bl	80018f8 <eteindreLED>
			return;
 80049c2:	e034      	b.n	8004a2e <serviceLEDs_gere+0x186>
		}
		else if (DETECT_OPT_CHUTE != 0)
 80049c4:	4b1b      	ldr	r3, [pc, #108]	@ (8004a34 <serviceLEDs_gere+0x18c>)
 80049c6:	78db      	ldrb	r3, [r3, #3]
 80049c8:	08db      	lsrs	r3, r3, #3
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	f003 0301 	and.w	r3, r3, #1
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d009      	beq.n	80049e8 <serviceLEDs_gere+0x140>
		{
			allumerLED(LED_VERT);
 80049d4:	2002      	movs	r0, #2
 80049d6:	f7fc ff73 	bl	80018c0 <allumerLED>
			eteindreLED(LED_JAUNE);
 80049da:	2003      	movs	r0, #3
 80049dc:	f7fc ff8c 	bl	80018f8 <eteindreLED>
			eteindreLED(LED_ROUGE);
 80049e0:	2001      	movs	r0, #1
 80049e2:	f7fc ff89 	bl	80018f8 <eteindreLED>
			return;
 80049e6:	e022      	b.n	8004a2e <serviceLEDs_gere+0x186>
		}
		else if (interfaceADC.valeurADC >= 0x050)
 80049e8:	4b13      	ldr	r3, [pc, #76]	@ (8004a38 <serviceLEDs_gere+0x190>)
 80049ea:	885b      	ldrh	r3, [r3, #2]
 80049ec:	2b4f      	cmp	r3, #79	@ 0x4f
 80049ee:	d909      	bls.n	8004a04 <serviceLEDs_gere+0x15c>
		{
			allumerLED(LED_JAUNE);
 80049f0:	2003      	movs	r0, #3
 80049f2:	f7fc ff65 	bl	80018c0 <allumerLED>
			allumerLED(LED_ROUGE);
 80049f6:	2001      	movs	r0, #1
 80049f8:	f7fc ff62 	bl	80018c0 <allumerLED>
			eteindreLED(LED_VERT);
 80049fc:	2002      	movs	r0, #2
 80049fe:	f7fc ff7b 	bl	80018f8 <eteindreLED>
		{
			eteindreLED(LED_JAUNE);
			eteindreLED(LED_ROUGE);
			eteindreLED(LED_VERT);
		}
		break;
 8004a02:	e014      	b.n	8004a2e <serviceLEDs_gere+0x186>
			eteindreLED(LED_JAUNE);
 8004a04:	2003      	movs	r0, #3
 8004a06:	f7fc ff77 	bl	80018f8 <eteindreLED>
			eteindreLED(LED_ROUGE);
 8004a0a:	2001      	movs	r0, #1
 8004a0c:	f7fc ff74 	bl	80018f8 <eteindreLED>
			eteindreLED(LED_VERT);
 8004a10:	2002      	movs	r0, #2
 8004a12:	f7fc ff71 	bl	80018f8 <eteindreLED>
		break;
 8004a16:	e00a      	b.n	8004a2e <serviceLEDs_gere+0x186>
	case ERREUR:
		clignoterLED(LED_ROUGE);
 8004a18:	2001      	movs	r0, #1
 8004a1a:	f7fc ff89 	bl	8001930 <clignoterLED>
		eteindreLED(LED_VERT);
 8004a1e:	2002      	movs	r0, #2
 8004a20:	f7fc ff6a 	bl	80018f8 <eteindreLED>
		eteindreLED(LED_JAUNE);
 8004a24:	2003      	movs	r0, #3
 8004a26:	f7fc ff67 	bl	80018f8 <eteindreLED>
		break;
 8004a2a:	e000      	b.n	8004a2e <serviceLEDs_gere+0x186>
		break;
 8004a2c:	bf00      	nop
	}
}
 8004a2e:	bd80      	pop	{r7, pc}
 8004a30:	20000868 	.word	0x20000868
 8004a34:	200007f0 	.word	0x200007f0
 8004a38:	200007dc 	.word	0x200007dc

08004a3c <serviceLEDsInit>:

void serviceLEDsInit(void)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	af00      	add	r7, sp, #0
	serviceBaseDeTemps_execute[LEDS_PHASE] =
 8004a40:	4b03      	ldr	r3, [pc, #12]	@ (8004a50 <serviceLEDsInit+0x14>)
 8004a42:	4a04      	ldr	r2, [pc, #16]	@ (8004a54 <serviceLEDsInit+0x18>)
 8004a44:	625a      	str	r2, [r3, #36]	@ 0x24
			serviceLEDs_gere;
}
 8004a46:	bf00      	nop
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr
 8004a50:	20000884 	.word	0x20000884
 8004a54:	080048a9 	.word	0x080048a9

08004a58 <serviceTriac_initialise>:

/**
 * @brief  Initialisation du service triac
 */
void serviceTriac_initialise(void)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	af00      	add	r7, sp, #0
    serviceTriac_actif = 0;
 8004a5c:	4b09      	ldr	r3, [pc, #36]	@ (8004a84 <serviceTriac_initialise+0x2c>)
 8004a5e:	2200      	movs	r2, #0
 8004a60:	701a      	strb	r2, [r3, #0]
    serviceTriac_niveau = 0;
 8004a62:	4b09      	ldr	r3, [pc, #36]	@ (8004a88 <serviceTriac_initialise+0x30>)
 8004a64:	2200      	movs	r2, #0
 8004a66:	701a      	strb	r2, [r3, #0]
    serviceTriac_delaiTicks = SERVICETRIAC_MAX_TICKS;
 8004a68:	4b08      	ldr	r3, [pc, #32]	@ (8004a8c <serviceTriac_initialise+0x34>)
 8004a6a:	2250      	movs	r2, #80	@ 0x50
 8004a6c:	601a      	str	r2, [r3, #0]
    compteurTicks = 0;
 8004a6e:	4b08      	ldr	r3, [pc, #32]	@ (8004a90 <serviceTriac_initialise+0x38>)
 8004a70:	2200      	movs	r2, #0
 8004a72:	601a      	str	r2, [r3, #0]
    attenteDeclenchement = 0;
 8004a74:	4b07      	ldr	r3, [pc, #28]	@ (8004a94 <serviceTriac_initialise+0x3c>)
 8004a76:	2200      	movs	r2, #0
 8004a78:	701a      	strb	r2, [r3, #0]
    piloteTriac_setCTRL();
 8004a7a:	f7fd fad3 	bl	8002024 <piloteTriac_setCTRL>
}
 8004a7e:	bf00      	nop
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop
 8004a84:	200008c8 	.word	0x200008c8
 8004a88:	200008c9 	.word	0x200008c9
 8004a8c:	20000634 	.word	0x20000634
 8004a90:	200008cc 	.word	0x200008cc
 8004a94:	200008ca 	.word	0x200008ca

08004a98 <serviceTriac_active>:

/**
 * @brief  Active le contrï¿½le du triac
 */
void serviceTriac_active(void)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	af00      	add	r7, sp, #0
    serviceTriac_actif = 1;
 8004a9c:	4b03      	ldr	r3, [pc, #12]	@ (8004aac <serviceTriac_active+0x14>)
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	701a      	strb	r2, [r3, #0]
}
 8004aa2:	bf00      	nop
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aaa:	4770      	bx	lr
 8004aac:	200008c8 	.word	0x200008c8

08004ab0 <serviceTriac_fixeNiveau>:
/**
 * @brief  Fixe le niveau de puissance du triac
 * @param  niveau_pourcent : Niveau en % (0-100)
 */
void serviceTriac_fixeNiveau(unsigned char niveau_pourcent)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b085      	sub	sp, #20
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	71fb      	strb	r3, [r7, #7]
    if (niveau_pourcent > 100)
 8004aba:	79fb      	ldrb	r3, [r7, #7]
 8004abc:	2b64      	cmp	r3, #100	@ 0x64
 8004abe:	d901      	bls.n	8004ac4 <serviceTriac_fixeNiveau+0x14>
    {
        niveau_pourcent = 100;
 8004ac0:	2364      	movs	r3, #100	@ 0x64
 8004ac2:	71fb      	strb	r3, [r7, #7]
    }

    serviceTriac_niveau = niveau_pourcent;
 8004ac4:	4a12      	ldr	r2, [pc, #72]	@ (8004b10 <serviceTriac_fixeNiveau+0x60>)
 8004ac6:	79fb      	ldrb	r3, [r7, #7]
 8004ac8:	7013      	strb	r3, [r2, #0]

    // 0%  -> dï¿½lai MAX (triac dï¿½clenchï¿½ trï¿½s tard  ? faible lumiï¿½re)
    // 100%-> dï¿½lai MIN (triac dï¿½clenchï¿½ trï¿½s tï¿½t  ? forte lumiï¿½re)

    unsigned int delta = (SERVICETRIAC_MAX_TICKS - SERVICETRIAC_MIN_TICKS);
 8004aca:	234f      	movs	r3, #79	@ 0x4f
 8004acc:	60fb      	str	r3, [r7, #12]

    serviceTriac_delaiTicks =
        SERVICETRIAC_MAX_TICKS - ( (unsigned int)niveau_pourcent * delta / 100 );
 8004ace:	79fb      	ldrb	r3, [r7, #7]
 8004ad0:	68fa      	ldr	r2, [r7, #12]
 8004ad2:	fb02 f303 	mul.w	r3, r2, r3
 8004ad6:	4a0f      	ldr	r2, [pc, #60]	@ (8004b14 <serviceTriac_fixeNiveau+0x64>)
 8004ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8004adc:	095b      	lsrs	r3, r3, #5
 8004ade:	f1c3 0350 	rsb	r3, r3, #80	@ 0x50
    serviceTriac_delaiTicks =
 8004ae2:	4a0d      	ldr	r2, [pc, #52]	@ (8004b18 <serviceTriac_fixeNiveau+0x68>)
 8004ae4:	6013      	str	r3, [r2, #0]

    // sï¿½curitï¿½
    if (serviceTriac_delaiTicks < SERVICETRIAC_MIN_TICKS)
 8004ae6:	4b0c      	ldr	r3, [pc, #48]	@ (8004b18 <serviceTriac_fixeNiveau+0x68>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d102      	bne.n	8004af4 <serviceTriac_fixeNiveau+0x44>
        serviceTriac_delaiTicks = SERVICETRIAC_MIN_TICKS;
 8004aee:	4b0a      	ldr	r3, [pc, #40]	@ (8004b18 <serviceTriac_fixeNiveau+0x68>)
 8004af0:	2201      	movs	r2, #1
 8004af2:	601a      	str	r2, [r3, #0]

    if (serviceTriac_delaiTicks > SERVICETRIAC_MAX_TICKS)
 8004af4:	4b08      	ldr	r3, [pc, #32]	@ (8004b18 <serviceTriac_fixeNiveau+0x68>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	2b50      	cmp	r3, #80	@ 0x50
 8004afa:	d902      	bls.n	8004b02 <serviceTriac_fixeNiveau+0x52>
        serviceTriac_delaiTicks = SERVICETRIAC_MAX_TICKS;
 8004afc:	4b06      	ldr	r3, [pc, #24]	@ (8004b18 <serviceTriac_fixeNiveau+0x68>)
 8004afe:	2250      	movs	r2, #80	@ 0x50
 8004b00:	601a      	str	r2, [r3, #0]
}
 8004b02:	bf00      	nop
 8004b04:	3714      	adds	r7, #20
 8004b06:	46bd      	mov	sp, r7
 8004b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0c:	4770      	bx	lr
 8004b0e:	bf00      	nop
 8004b10:	200008c9 	.word	0x200008c9
 8004b14:	51eb851f 	.word	0x51eb851f
 8004b18:	20000634 	.word	0x20000634

08004b1c <serviceTriac_ITTimer7>:

/**
 * @brief  Interruption TIM7 - Dï¿½clenche le triac aprï¿½s le dï¿½lai
 */
void serviceTriac_ITTimer7(void)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b082      	sub	sp, #8
 8004b20:	af00      	add	r7, sp, #0
  if (!serviceTriac_actif)
 8004b22:	4b19      	ldr	r3, [pc, #100]	@ (8004b88 <serviceTriac_ITTimer7+0x6c>)
 8004b24:	781b      	ldrb	r3, [r3, #0]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d028      	beq.n	8004b7c <serviceTriac_ITTimer7+0x60>
    {
        return;
    }

    if (!attenteDeclenchement)
 8004b2a:	4b18      	ldr	r3, [pc, #96]	@ (8004b8c <serviceTriac_ITTimer7+0x70>)
 8004b2c:	781b      	ldrb	r3, [r3, #0]
 8004b2e:	b2db      	uxtb	r3, r3
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d025      	beq.n	8004b80 <serviceTriac_ITTimer7+0x64>
        // Rien ï¿½ faire sur cette demi-pï¿½riode
        return;
    }

    // On avance le dï¿½lai : +1 tick = +100 ï¿½s
    if (compteurTicks < serviceTriac_delaiTicks)
 8004b34:	4b16      	ldr	r3, [pc, #88]	@ (8004b90 <serviceTriac_ITTimer7+0x74>)
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	4b16      	ldr	r3, [pc, #88]	@ (8004b94 <serviceTriac_ITTimer7+0x78>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d204      	bcs.n	8004b4a <serviceTriac_ITTimer7+0x2e>
    {
        compteurTicks++;
 8004b40:	4b13      	ldr	r3, [pc, #76]	@ (8004b90 <serviceTriac_ITTimer7+0x74>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	3301      	adds	r3, #1
 8004b46:	4a12      	ldr	r2, [pc, #72]	@ (8004b90 <serviceTriac_ITTimer7+0x74>)
 8004b48:	6013      	str	r3, [r2, #0]
    }

    if (compteurTicks >= serviceTriac_delaiTicks)
 8004b4a:	4b11      	ldr	r3, [pc, #68]	@ (8004b90 <serviceTriac_ITTimer7+0x74>)
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	4b11      	ldr	r3, [pc, #68]	@ (8004b94 <serviceTriac_ITTimer7+0x78>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d315      	bcc.n	8004b82 <serviceTriac_ITTimer7+0x66>
    {
        // On a atteint le dï¿½lai ? pulse gate sur le triac
        attenteDeclenchement = 0;   // ne pas relancer dans la mï¿½me demi-pï¿½riode
 8004b56:	4b0d      	ldr	r3, [pc, #52]	@ (8004b8c <serviceTriac_ITTimer7+0x70>)
 8004b58:	2200      	movs	r2, #0
 8004b5a:	701a      	strb	r2, [r3, #0]

        piloteTriac_resetCTRL();
 8004b5c:	f7fd fa6e 	bl	800203c <piloteTriac_resetCTRL>

        // Petite impulsion (~quelques ï¿½s ; garde ï¿½a court pour ne pas bloquer l'IT trop longtemps)
        for (volatile unsigned int i = 0; i < 2000; i++)
 8004b60:	2300      	movs	r3, #0
 8004b62:	607b      	str	r3, [r7, #4]
 8004b64:	e003      	b.n	8004b6e <serviceTriac_ITTimer7+0x52>
        {
            __NOP();  // ou rien, juste une boucle
 8004b66:	bf00      	nop
        for (volatile unsigned int i = 0; i < 2000; i++)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	3301      	adds	r3, #1
 8004b6c:	607b      	str	r3, [r7, #4]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8004b74:	d3f7      	bcc.n	8004b66 <serviceTriac_ITTimer7+0x4a>
        }

        piloteTriac_setCTRL();
 8004b76:	f7fd fa55 	bl	8002024 <piloteTriac_setCTRL>
 8004b7a:	e002      	b.n	8004b82 <serviceTriac_ITTimer7+0x66>
        return;
 8004b7c:	bf00      	nop
 8004b7e:	e000      	b.n	8004b82 <serviceTriac_ITTimer7+0x66>
        return;
 8004b80:	bf00      	nop
    }
}
 8004b82:	3708      	adds	r7, #8
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}
 8004b88:	200008c8 	.word	0x200008c8
 8004b8c:	200008ca 	.word	0x200008ca
 8004b90:	200008cc 	.word	0x200008cc
 8004b94:	20000634 	.word	0x20000634

08004b98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004b98:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004bd0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004b9c:	f7fc fdf6 	bl	800178c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004ba0:	480c      	ldr	r0, [pc, #48]	@ (8004bd4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004ba2:	490d      	ldr	r1, [pc, #52]	@ (8004bd8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004ba4:	4a0d      	ldr	r2, [pc, #52]	@ (8004bdc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004ba6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004ba8:	e002      	b.n	8004bb0 <LoopCopyDataInit>

08004baa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004baa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004bac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004bae:	3304      	adds	r3, #4

08004bb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004bb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004bb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004bb4:	d3f9      	bcc.n	8004baa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004bb6:	4a0a      	ldr	r2, [pc, #40]	@ (8004be0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004bb8:	4c0a      	ldr	r4, [pc, #40]	@ (8004be4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004bba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004bbc:	e001      	b.n	8004bc2 <LoopFillZerobss>

08004bbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004bbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004bc0:	3204      	adds	r2, #4

08004bc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004bc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004bc4:	d3fb      	bcc.n	8004bbe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004bc6:	f008 fff5 	bl	800dbb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004bca:	f7fc f9e0 	bl	8000f8e <main>
  bx  lr    
 8004bce:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004bd0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004bd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004bd8:	200006b0 	.word	0x200006b0
  ldr r2, =_sidata
 8004bdc:	0800dcec 	.word	0x0800dcec
  ldr r2, =_sbss
 8004be0:	200006b0 	.word	0x200006b0
  ldr r4, =_ebss
 8004be4:	200011d8 	.word	0x200011d8

08004be8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004be8:	e7fe      	b.n	8004be8 <ADC_IRQHandler>
	...

08004bec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004bf0:	4b0e      	ldr	r3, [pc, #56]	@ (8004c2c <HAL_Init+0x40>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a0d      	ldr	r2, [pc, #52]	@ (8004c2c <HAL_Init+0x40>)
 8004bf6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004bfa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004bfc:	4b0b      	ldr	r3, [pc, #44]	@ (8004c2c <HAL_Init+0x40>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a0a      	ldr	r2, [pc, #40]	@ (8004c2c <HAL_Init+0x40>)
 8004c02:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004c06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004c08:	4b08      	ldr	r3, [pc, #32]	@ (8004c2c <HAL_Init+0x40>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a07      	ldr	r2, [pc, #28]	@ (8004c2c <HAL_Init+0x40>)
 8004c0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004c14:	2003      	movs	r0, #3
 8004c16:	f000 fdbd 	bl	8005794 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004c1a:	2000      	movs	r0, #0
 8004c1c:	f000 f808 	bl	8004c30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004c20:	f7fc fc2c 	bl	800147c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004c24:	2300      	movs	r3, #0
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop
 8004c2c:	40023c00 	.word	0x40023c00

08004c30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b082      	sub	sp, #8
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004c38:	4b12      	ldr	r3, [pc, #72]	@ (8004c84 <HAL_InitTick+0x54>)
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	4b12      	ldr	r3, [pc, #72]	@ (8004c88 <HAL_InitTick+0x58>)
 8004c3e:	781b      	ldrb	r3, [r3, #0]
 8004c40:	4619      	mov	r1, r3
 8004c42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004c46:	fbb3 f3f1 	udiv	r3, r3, r1
 8004c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f000 fdd5 	bl	80057fe <HAL_SYSTICK_Config>
 8004c54:	4603      	mov	r3, r0
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d001      	beq.n	8004c5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e00e      	b.n	8004c7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2b0f      	cmp	r3, #15
 8004c62:	d80a      	bhi.n	8004c7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004c64:	2200      	movs	r2, #0
 8004c66:	6879      	ldr	r1, [r7, #4]
 8004c68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004c6c:	f000 fd9d 	bl	80057aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004c70:	4a06      	ldr	r2, [pc, #24]	@ (8004c8c <HAL_InitTick+0x5c>)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004c76:	2300      	movs	r3, #0
 8004c78:	e000      	b.n	8004c7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3708      	adds	r7, #8
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}
 8004c84:	20000554 	.word	0x20000554
 8004c88:	2000063c 	.word	0x2000063c
 8004c8c:	20000638 	.word	0x20000638

08004c90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004c90:	b480      	push	{r7}
 8004c92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004c94:	4b06      	ldr	r3, [pc, #24]	@ (8004cb0 <HAL_IncTick+0x20>)
 8004c96:	781b      	ldrb	r3, [r3, #0]
 8004c98:	461a      	mov	r2, r3
 8004c9a:	4b06      	ldr	r3, [pc, #24]	@ (8004cb4 <HAL_IncTick+0x24>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4413      	add	r3, r2
 8004ca0:	4a04      	ldr	r2, [pc, #16]	@ (8004cb4 <HAL_IncTick+0x24>)
 8004ca2:	6013      	str	r3, [r2, #0]
}
 8004ca4:	bf00      	nop
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr
 8004cae:	bf00      	nop
 8004cb0:	2000063c 	.word	0x2000063c
 8004cb4:	200008d0 	.word	0x200008d0

08004cb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	af00      	add	r7, sp, #0
  return uwTick;
 8004cbc:	4b03      	ldr	r3, [pc, #12]	@ (8004ccc <HAL_GetTick+0x14>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc8:	4770      	bx	lr
 8004cca:	bf00      	nop
 8004ccc:	200008d0 	.word	0x200008d0

08004cd0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004cd8:	f7ff ffee 	bl	8004cb8 <HAL_GetTick>
 8004cdc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ce8:	d005      	beq.n	8004cf6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004cea:	4b0a      	ldr	r3, [pc, #40]	@ (8004d14 <HAL_Delay+0x44>)
 8004cec:	781b      	ldrb	r3, [r3, #0]
 8004cee:	461a      	mov	r2, r3
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	4413      	add	r3, r2
 8004cf4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004cf6:	bf00      	nop
 8004cf8:	f7ff ffde 	bl	8004cb8 <HAL_GetTick>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	68fa      	ldr	r2, [r7, #12]
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d8f7      	bhi.n	8004cf8 <HAL_Delay+0x28>
  {
  }
}
 8004d08:	bf00      	nop
 8004d0a:	bf00      	nop
 8004d0c:	3710      	adds	r7, #16
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}
 8004d12:	bf00      	nop
 8004d14:	2000063c 	.word	0x2000063c

08004d18 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b084      	sub	sp, #16
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d101      	bne.n	8004d2a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e0ed      	b.n	8004f06 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d102      	bne.n	8004d3c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f7fc fbc8 	bl	80014cc <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f042 0201 	orr.w	r2, r2, #1
 8004d4a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004d4c:	f7ff ffb4 	bl	8004cb8 <HAL_GetTick>
 8004d50:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004d52:	e012      	b.n	8004d7a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004d54:	f7ff ffb0 	bl	8004cb8 <HAL_GetTick>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	1ad3      	subs	r3, r2, r3
 8004d5e:	2b0a      	cmp	r3, #10
 8004d60:	d90b      	bls.n	8004d7a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d66:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2205      	movs	r2, #5
 8004d72:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e0c5      	b.n	8004f06 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	f003 0301 	and.w	r3, r3, #1
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d0e5      	beq.n	8004d54 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f022 0202 	bic.w	r2, r2, #2
 8004d96:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004d98:	f7ff ff8e 	bl	8004cb8 <HAL_GetTick>
 8004d9c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004d9e:	e012      	b.n	8004dc6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004da0:	f7ff ff8a 	bl	8004cb8 <HAL_GetTick>
 8004da4:	4602      	mov	r2, r0
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	2b0a      	cmp	r3, #10
 8004dac:	d90b      	bls.n	8004dc6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004db2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2205      	movs	r2, #5
 8004dbe:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e09f      	b.n	8004f06 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	f003 0302 	and.w	r3, r3, #2
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d1e5      	bne.n	8004da0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	7e1b      	ldrb	r3, [r3, #24]
 8004dd8:	2b01      	cmp	r3, #1
 8004dda:	d108      	bne.n	8004dee <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004dea:	601a      	str	r2, [r3, #0]
 8004dec:	e007      	b.n	8004dfe <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004dfc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	7e5b      	ldrb	r3, [r3, #25]
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	d108      	bne.n	8004e18 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e14:	601a      	str	r2, [r3, #0]
 8004e16:	e007      	b.n	8004e28 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e26:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	7e9b      	ldrb	r3, [r3, #26]
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d108      	bne.n	8004e42 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f042 0220 	orr.w	r2, r2, #32
 8004e3e:	601a      	str	r2, [r3, #0]
 8004e40:	e007      	b.n	8004e52 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f022 0220 	bic.w	r2, r2, #32
 8004e50:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	7edb      	ldrb	r3, [r3, #27]
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d108      	bne.n	8004e6c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f022 0210 	bic.w	r2, r2, #16
 8004e68:	601a      	str	r2, [r3, #0]
 8004e6a:	e007      	b.n	8004e7c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f042 0210 	orr.w	r2, r2, #16
 8004e7a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	7f1b      	ldrb	r3, [r3, #28]
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d108      	bne.n	8004e96 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f042 0208 	orr.w	r2, r2, #8
 8004e92:	601a      	str	r2, [r3, #0]
 8004e94:	e007      	b.n	8004ea6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f022 0208 	bic.w	r2, r2, #8
 8004ea4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	7f5b      	ldrb	r3, [r3, #29]
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	d108      	bne.n	8004ec0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f042 0204 	orr.w	r2, r2, #4
 8004ebc:	601a      	str	r2, [r3, #0]
 8004ebe:	e007      	b.n	8004ed0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f022 0204 	bic.w	r2, r2, #4
 8004ece:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	689a      	ldr	r2, [r3, #8]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	431a      	orrs	r2, r3
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	691b      	ldr	r3, [r3, #16]
 8004ede:	431a      	orrs	r2, r3
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	695b      	ldr	r3, [r3, #20]
 8004ee4:	ea42 0103 	orr.w	r1, r2, r3
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	1e5a      	subs	r2, r3, #1
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	430a      	orrs	r2, r1
 8004ef4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004f04:	2300      	movs	r3, #0
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3710      	adds	r7, #16
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}
	...

08004f10 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b087      	sub	sp, #28
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f20:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8004f22:	7dfb      	ldrb	r3, [r7, #23]
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d003      	beq.n	8004f30 <HAL_CAN_ConfigFilter+0x20>
 8004f28:	7dfb      	ldrb	r3, [r7, #23]
 8004f2a:	2b02      	cmp	r3, #2
 8004f2c:	f040 80be 	bne.w	80050ac <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8004f30:	4b65      	ldr	r3, [pc, #404]	@ (80050c8 <HAL_CAN_ConfigFilter+0x1b8>)
 8004f32:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004f3a:	f043 0201 	orr.w	r2, r3, #1
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004f4a:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f5e:	021b      	lsls	r3, r3, #8
 8004f60:	431a      	orrs	r2, r3
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	695b      	ldr	r3, [r3, #20]
 8004f6c:	f003 031f 	and.w	r3, r3, #31
 8004f70:	2201      	movs	r2, #1
 8004f72:	fa02 f303 	lsl.w	r3, r2, r3
 8004f76:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	43db      	mvns	r3, r3
 8004f82:	401a      	ands	r2, r3
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	69db      	ldr	r3, [r3, #28]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d123      	bne.n	8004fda <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	43db      	mvns	r3, r3
 8004f9c:	401a      	ands	r2, r3
 8004f9e:	693b      	ldr	r3, [r7, #16]
 8004fa0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	68db      	ldr	r3, [r3, #12]
 8004fa8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004fb0:	683a      	ldr	r2, [r7, #0]
 8004fb2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004fb4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	3248      	adds	r2, #72	@ 0x48
 8004fba:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004fce:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004fd0:	6939      	ldr	r1, [r7, #16]
 8004fd2:	3348      	adds	r3, #72	@ 0x48
 8004fd4:	00db      	lsls	r3, r3, #3
 8004fd6:	440b      	add	r3, r1
 8004fd8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	69db      	ldr	r3, [r3, #28]
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d122      	bne.n	8005028 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	431a      	orrs	r2, r3
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004ffe:	683a      	ldr	r2, [r7, #0]
 8005000:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005002:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	3248      	adds	r2, #72	@ 0x48
 8005008:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	68db      	ldr	r3, [r3, #12]
 8005016:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800501c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800501e:	6939      	ldr	r1, [r7, #16]
 8005020:	3348      	adds	r3, #72	@ 0x48
 8005022:	00db      	lsls	r3, r3, #3
 8005024:	440b      	add	r3, r1
 8005026:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	699b      	ldr	r3, [r3, #24]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d109      	bne.n	8005044 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	43db      	mvns	r3, r3
 800503a:	401a      	ands	r2, r3
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8005042:	e007      	b.n	8005054 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	431a      	orrs	r2, r3
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	691b      	ldr	r3, [r3, #16]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d109      	bne.n	8005070 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	43db      	mvns	r3, r3
 8005066:	401a      	ands	r2, r3
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800506e:	e007      	b.n	8005080 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	431a      	orrs	r2, r3
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	6a1b      	ldr	r3, [r3, #32]
 8005084:	2b01      	cmp	r3, #1
 8005086:	d107      	bne.n	8005098 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	431a      	orrs	r2, r3
 8005092:	693b      	ldr	r3, [r7, #16]
 8005094:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800509e:	f023 0201 	bic.w	r2, r3, #1
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80050a8:	2300      	movs	r3, #0
 80050aa:	e006      	b.n	80050ba <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80050b8:	2301      	movs	r3, #1
  }
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	371c      	adds	r7, #28
 80050be:	46bd      	mov	sp, r7
 80050c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c4:	4770      	bx	lr
 80050c6:	bf00      	nop
 80050c8:	40006400 	.word	0x40006400

080050cc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b084      	sub	sp, #16
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80050da:	b2db      	uxtb	r3, r3
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d12e      	bne.n	800513e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2202      	movs	r2, #2
 80050e4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f022 0201 	bic.w	r2, r2, #1
 80050f6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80050f8:	f7ff fdde 	bl	8004cb8 <HAL_GetTick>
 80050fc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80050fe:	e012      	b.n	8005126 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005100:	f7ff fdda 	bl	8004cb8 <HAL_GetTick>
 8005104:	4602      	mov	r2, r0
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	1ad3      	subs	r3, r2, r3
 800510a:	2b0a      	cmp	r3, #10
 800510c:	d90b      	bls.n	8005126 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005112:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2205      	movs	r2, #5
 800511e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005122:	2301      	movs	r3, #1
 8005124:	e012      	b.n	800514c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	f003 0301 	and.w	r3, r3, #1
 8005130:	2b00      	cmp	r3, #0
 8005132:	d1e5      	bne.n	8005100 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2200      	movs	r2, #0
 8005138:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800513a:	2300      	movs	r3, #0
 800513c:	e006      	b.n	800514c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005142:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
  }
}
 800514c:	4618      	mov	r0, r3
 800514e:	3710      	adds	r7, #16
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}

08005154 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8005154:	b480      	push	{r7}
 8005156:	b089      	sub	sp, #36	@ 0x24
 8005158:	af00      	add	r7, sp, #0
 800515a:	60f8      	str	r0, [r7, #12]
 800515c:	60b9      	str	r1, [r7, #8]
 800515e:	607a      	str	r2, [r7, #4]
 8005160:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005168:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8005172:	7ffb      	ldrb	r3, [r7, #31]
 8005174:	2b01      	cmp	r3, #1
 8005176:	d003      	beq.n	8005180 <HAL_CAN_AddTxMessage+0x2c>
 8005178:	7ffb      	ldrb	r3, [r7, #31]
 800517a:	2b02      	cmp	r3, #2
 800517c:	f040 80ad 	bne.w	80052da <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005180:	69bb      	ldr	r3, [r7, #24]
 8005182:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005186:	2b00      	cmp	r3, #0
 8005188:	d10a      	bne.n	80051a0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800518a:	69bb      	ldr	r3, [r7, #24]
 800518c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005190:	2b00      	cmp	r3, #0
 8005192:	d105      	bne.n	80051a0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8005194:	69bb      	ldr	r3, [r7, #24]
 8005196:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800519a:	2b00      	cmp	r3, #0
 800519c:	f000 8095 	beq.w	80052ca <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80051a0:	69bb      	ldr	r3, [r7, #24]
 80051a2:	0e1b      	lsrs	r3, r3, #24
 80051a4:	f003 0303 	and.w	r3, r3, #3
 80051a8:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80051aa:	2201      	movs	r2, #1
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	409a      	lsls	r2, r3
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d10d      	bne.n	80051d8 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80051c6:	68f9      	ldr	r1, [r7, #12]
 80051c8:	6809      	ldr	r1, [r1, #0]
 80051ca:	431a      	orrs	r2, r3
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	3318      	adds	r3, #24
 80051d0:	011b      	lsls	r3, r3, #4
 80051d2:	440b      	add	r3, r1
 80051d4:	601a      	str	r2, [r3, #0]
 80051d6:	e00f      	b.n	80051f8 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80051e2:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80051e8:	68f9      	ldr	r1, [r7, #12]
 80051ea:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80051ec:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	3318      	adds	r3, #24
 80051f2:	011b      	lsls	r3, r3, #4
 80051f4:	440b      	add	r3, r1
 80051f6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6819      	ldr	r1, [r3, #0]
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	691a      	ldr	r2, [r3, #16]
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	3318      	adds	r3, #24
 8005204:	011b      	lsls	r3, r3, #4
 8005206:	440b      	add	r3, r1
 8005208:	3304      	adds	r3, #4
 800520a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	7d1b      	ldrb	r3, [r3, #20]
 8005210:	2b01      	cmp	r3, #1
 8005212:	d111      	bne.n	8005238 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	3318      	adds	r3, #24
 800521c:	011b      	lsls	r3, r3, #4
 800521e:	4413      	add	r3, r2
 8005220:	3304      	adds	r3, #4
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	68fa      	ldr	r2, [r7, #12]
 8005226:	6811      	ldr	r1, [r2, #0]
 8005228:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	3318      	adds	r3, #24
 8005230:	011b      	lsls	r3, r3, #4
 8005232:	440b      	add	r3, r1
 8005234:	3304      	adds	r3, #4
 8005236:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	3307      	adds	r3, #7
 800523c:	781b      	ldrb	r3, [r3, #0]
 800523e:	061a      	lsls	r2, r3, #24
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	3306      	adds	r3, #6
 8005244:	781b      	ldrb	r3, [r3, #0]
 8005246:	041b      	lsls	r3, r3, #16
 8005248:	431a      	orrs	r2, r3
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	3305      	adds	r3, #5
 800524e:	781b      	ldrb	r3, [r3, #0]
 8005250:	021b      	lsls	r3, r3, #8
 8005252:	4313      	orrs	r3, r2
 8005254:	687a      	ldr	r2, [r7, #4]
 8005256:	3204      	adds	r2, #4
 8005258:	7812      	ldrb	r2, [r2, #0]
 800525a:	4610      	mov	r0, r2
 800525c:	68fa      	ldr	r2, [r7, #12]
 800525e:	6811      	ldr	r1, [r2, #0]
 8005260:	ea43 0200 	orr.w	r2, r3, r0
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	011b      	lsls	r3, r3, #4
 8005268:	440b      	add	r3, r1
 800526a:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800526e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	3303      	adds	r3, #3
 8005274:	781b      	ldrb	r3, [r3, #0]
 8005276:	061a      	lsls	r2, r3, #24
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	3302      	adds	r3, #2
 800527c:	781b      	ldrb	r3, [r3, #0]
 800527e:	041b      	lsls	r3, r3, #16
 8005280:	431a      	orrs	r2, r3
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	3301      	adds	r3, #1
 8005286:	781b      	ldrb	r3, [r3, #0]
 8005288:	021b      	lsls	r3, r3, #8
 800528a:	4313      	orrs	r3, r2
 800528c:	687a      	ldr	r2, [r7, #4]
 800528e:	7812      	ldrb	r2, [r2, #0]
 8005290:	4610      	mov	r0, r2
 8005292:	68fa      	ldr	r2, [r7, #12]
 8005294:	6811      	ldr	r1, [r2, #0]
 8005296:	ea43 0200 	orr.w	r2, r3, r0
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	011b      	lsls	r3, r3, #4
 800529e:	440b      	add	r3, r1
 80052a0:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80052a4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	697b      	ldr	r3, [r7, #20]
 80052ac:	3318      	adds	r3, #24
 80052ae:	011b      	lsls	r3, r3, #4
 80052b0:	4413      	add	r3, r2
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	68fa      	ldr	r2, [r7, #12]
 80052b6:	6811      	ldr	r1, [r2, #0]
 80052b8:	f043 0201 	orr.w	r2, r3, #1
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	3318      	adds	r3, #24
 80052c0:	011b      	lsls	r3, r3, #4
 80052c2:	440b      	add	r3, r1
 80052c4:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80052c6:	2300      	movs	r3, #0
 80052c8:	e00e      	b.n	80052e8 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ce:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e006      	b.n	80052e8 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052de:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
  }
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	3724      	adds	r7, #36	@ 0x24
 80052ec:	46bd      	mov	sp, r7
 80052ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f2:	4770      	bx	lr

080052f4 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b085      	sub	sp, #20
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80052fc:	2300      	movs	r3, #0
 80052fe:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005306:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8005308:	7afb      	ldrb	r3, [r7, #11]
 800530a:	2b01      	cmp	r3, #1
 800530c:	d002      	beq.n	8005314 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 800530e:	7afb      	ldrb	r3, [r7, #11]
 8005310:	2b02      	cmp	r3, #2
 8005312:	d11d      	bne.n	8005350 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800531e:	2b00      	cmp	r3, #0
 8005320:	d002      	beq.n	8005328 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	3301      	adds	r3, #1
 8005326:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005332:	2b00      	cmp	r3, #0
 8005334:	d002      	beq.n	800533c <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	3301      	adds	r3, #1
 800533a:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005346:	2b00      	cmp	r3, #0
 8005348:	d002      	beq.n	8005350 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	3301      	adds	r3, #1
 800534e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8005350:	68fb      	ldr	r3, [r7, #12]
}
 8005352:	4618      	mov	r0, r3
 8005354:	3714      	adds	r7, #20
 8005356:	46bd      	mov	sp, r7
 8005358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535c:	4770      	bx	lr

0800535e <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800535e:	b480      	push	{r7}
 8005360:	b087      	sub	sp, #28
 8005362:	af00      	add	r7, sp, #0
 8005364:	60f8      	str	r0, [r7, #12]
 8005366:	60b9      	str	r1, [r7, #8]
 8005368:	607a      	str	r2, [r7, #4]
 800536a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005372:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005374:	7dfb      	ldrb	r3, [r7, #23]
 8005376:	2b01      	cmp	r3, #1
 8005378:	d003      	beq.n	8005382 <HAL_CAN_GetRxMessage+0x24>
 800537a:	7dfb      	ldrb	r3, [r7, #23]
 800537c:	2b02      	cmp	r3, #2
 800537e:	f040 8103 	bne.w	8005588 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d10e      	bne.n	80053a6 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	f003 0303 	and.w	r3, r3, #3
 8005392:	2b00      	cmp	r3, #0
 8005394:	d116      	bne.n	80053c4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800539a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e0f7      	b.n	8005596 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	691b      	ldr	r3, [r3, #16]
 80053ac:	f003 0303 	and.w	r3, r3, #3
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d107      	bne.n	80053c4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e0e8      	b.n	8005596 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681a      	ldr	r2, [r3, #0]
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	331b      	adds	r3, #27
 80053cc:	011b      	lsls	r3, r3, #4
 80053ce:	4413      	add	r3, r2
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f003 0204 	and.w	r2, r3, #4
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d10c      	bne.n	80053fc <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	331b      	adds	r3, #27
 80053ea:	011b      	lsls	r3, r3, #4
 80053ec:	4413      	add	r3, r2
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	0d5b      	lsrs	r3, r3, #21
 80053f2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	601a      	str	r2, [r3, #0]
 80053fa:	e00b      	b.n	8005414 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681a      	ldr	r2, [r3, #0]
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	331b      	adds	r3, #27
 8005404:	011b      	lsls	r3, r3, #4
 8005406:	4413      	add	r3, r2
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	08db      	lsrs	r3, r3, #3
 800540c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681a      	ldr	r2, [r3, #0]
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	331b      	adds	r3, #27
 800541c:	011b      	lsls	r3, r3, #4
 800541e:	4413      	add	r3, r2
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 0202 	and.w	r2, r3, #2
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	331b      	adds	r3, #27
 8005432:	011b      	lsls	r3, r3, #4
 8005434:	4413      	add	r3, r2
 8005436:	3304      	adds	r3, #4
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f003 0308 	and.w	r3, r3, #8
 800543e:	2b00      	cmp	r3, #0
 8005440:	d003      	beq.n	800544a <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2208      	movs	r2, #8
 8005446:	611a      	str	r2, [r3, #16]
 8005448:	e00b      	b.n	8005462 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	331b      	adds	r3, #27
 8005452:	011b      	lsls	r3, r3, #4
 8005454:	4413      	add	r3, r2
 8005456:	3304      	adds	r3, #4
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f003 020f 	and.w	r2, r3, #15
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	331b      	adds	r3, #27
 800546a:	011b      	lsls	r3, r3, #4
 800546c:	4413      	add	r3, r2
 800546e:	3304      	adds	r3, #4
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	0a1b      	lsrs	r3, r3, #8
 8005474:	b2da      	uxtb	r2, r3
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	331b      	adds	r3, #27
 8005482:	011b      	lsls	r3, r3, #4
 8005484:	4413      	add	r3, r2
 8005486:	3304      	adds	r3, #4
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	0c1b      	lsrs	r3, r3, #16
 800548c:	b29a      	uxth	r2, r3
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	011b      	lsls	r3, r3, #4
 800549a:	4413      	add	r3, r2
 800549c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	b2da      	uxtb	r2, r3
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	011b      	lsls	r3, r3, #4
 80054b0:	4413      	add	r3, r2
 80054b2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	0a1a      	lsrs	r2, r3, #8
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	3301      	adds	r3, #1
 80054be:	b2d2      	uxtb	r2, r2
 80054c0:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	011b      	lsls	r3, r3, #4
 80054ca:	4413      	add	r3, r2
 80054cc:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	0c1a      	lsrs	r2, r3, #16
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	3302      	adds	r3, #2
 80054d8:	b2d2      	uxtb	r2, r2
 80054da:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	011b      	lsls	r3, r3, #4
 80054e4:	4413      	add	r3, r2
 80054e6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	0e1a      	lsrs	r2, r3, #24
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	3303      	adds	r3, #3
 80054f2:	b2d2      	uxtb	r2, r2
 80054f4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	011b      	lsls	r3, r3, #4
 80054fe:	4413      	add	r3, r2
 8005500:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	3304      	adds	r3, #4
 800550a:	b2d2      	uxtb	r2, r2
 800550c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	011b      	lsls	r3, r3, #4
 8005516:	4413      	add	r3, r2
 8005518:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	0a1a      	lsrs	r2, r3, #8
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	3305      	adds	r3, #5
 8005524:	b2d2      	uxtb	r2, r2
 8005526:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	011b      	lsls	r3, r3, #4
 8005530:	4413      	add	r3, r2
 8005532:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	0c1a      	lsrs	r2, r3, #16
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	3306      	adds	r3, #6
 800553e:	b2d2      	uxtb	r2, r2
 8005540:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681a      	ldr	r2, [r3, #0]
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	011b      	lsls	r3, r3, #4
 800554a:	4413      	add	r3, r2
 800554c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	0e1a      	lsrs	r2, r3, #24
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	3307      	adds	r3, #7
 8005558:	b2d2      	uxtb	r2, r2
 800555a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d108      	bne.n	8005574 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	68da      	ldr	r2, [r3, #12]
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f042 0220 	orr.w	r2, r2, #32
 8005570:	60da      	str	r2, [r3, #12]
 8005572:	e007      	b.n	8005584 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	691a      	ldr	r2, [r3, #16]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f042 0220 	orr.w	r2, r2, #32
 8005582:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005584:	2300      	movs	r3, #0
 8005586:	e006      	b.n	8005596 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800558c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005594:	2301      	movs	r3, #1
  }
}
 8005596:	4618      	mov	r0, r3
 8005598:	371c      	adds	r7, #28
 800559a:	46bd      	mov	sp, r7
 800559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a0:	4770      	bx	lr

080055a2 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 80055a2:	b480      	push	{r7}
 80055a4:	b085      	sub	sp, #20
 80055a6:	af00      	add	r7, sp, #0
 80055a8:	6078      	str	r0, [r7, #4]
 80055aa:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 80055ac:	2300      	movs	r3, #0
 80055ae:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80055b6:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80055b8:	7afb      	ldrb	r3, [r7, #11]
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d002      	beq.n	80055c4 <HAL_CAN_GetRxFifoFillLevel+0x22>
 80055be:	7afb      	ldrb	r3, [r7, #11]
 80055c0:	2b02      	cmp	r3, #2
 80055c2:	d10f      	bne.n	80055e4 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d106      	bne.n	80055d8 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	68db      	ldr	r3, [r3, #12]
 80055d0:	f003 0303 	and.w	r3, r3, #3
 80055d4:	60fb      	str	r3, [r7, #12]
 80055d6:	e005      	b.n	80055e4 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	691b      	ldr	r3, [r3, #16]
 80055de:	f003 0303 	and.w	r3, r3, #3
 80055e2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 80055e4:	68fb      	ldr	r3, [r7, #12]
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	3714      	adds	r7, #20
 80055ea:	46bd      	mov	sp, r7
 80055ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f0:	4770      	bx	lr
	...

080055f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b085      	sub	sp, #20
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	f003 0307 	and.w	r3, r3, #7
 8005602:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005604:	4b0c      	ldr	r3, [pc, #48]	@ (8005638 <__NVIC_SetPriorityGrouping+0x44>)
 8005606:	68db      	ldr	r3, [r3, #12]
 8005608:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800560a:	68ba      	ldr	r2, [r7, #8]
 800560c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005610:	4013      	ands	r3, r2
 8005612:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800561c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005620:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005624:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005626:	4a04      	ldr	r2, [pc, #16]	@ (8005638 <__NVIC_SetPriorityGrouping+0x44>)
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	60d3      	str	r3, [r2, #12]
}
 800562c:	bf00      	nop
 800562e:	3714      	adds	r7, #20
 8005630:	46bd      	mov	sp, r7
 8005632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005636:	4770      	bx	lr
 8005638:	e000ed00 	.word	0xe000ed00

0800563c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800563c:	b480      	push	{r7}
 800563e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005640:	4b04      	ldr	r3, [pc, #16]	@ (8005654 <__NVIC_GetPriorityGrouping+0x18>)
 8005642:	68db      	ldr	r3, [r3, #12]
 8005644:	0a1b      	lsrs	r3, r3, #8
 8005646:	f003 0307 	and.w	r3, r3, #7
}
 800564a:	4618      	mov	r0, r3
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr
 8005654:	e000ed00 	.word	0xe000ed00

08005658 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005658:	b480      	push	{r7}
 800565a:	b083      	sub	sp, #12
 800565c:	af00      	add	r7, sp, #0
 800565e:	4603      	mov	r3, r0
 8005660:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005666:	2b00      	cmp	r3, #0
 8005668:	db0b      	blt.n	8005682 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800566a:	79fb      	ldrb	r3, [r7, #7]
 800566c:	f003 021f 	and.w	r2, r3, #31
 8005670:	4907      	ldr	r1, [pc, #28]	@ (8005690 <__NVIC_EnableIRQ+0x38>)
 8005672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005676:	095b      	lsrs	r3, r3, #5
 8005678:	2001      	movs	r0, #1
 800567a:	fa00 f202 	lsl.w	r2, r0, r2
 800567e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005682:	bf00      	nop
 8005684:	370c      	adds	r7, #12
 8005686:	46bd      	mov	sp, r7
 8005688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568c:	4770      	bx	lr
 800568e:	bf00      	nop
 8005690:	e000e100 	.word	0xe000e100

08005694 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005694:	b480      	push	{r7}
 8005696:	b083      	sub	sp, #12
 8005698:	af00      	add	r7, sp, #0
 800569a:	4603      	mov	r3, r0
 800569c:	6039      	str	r1, [r7, #0]
 800569e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	db0a      	blt.n	80056be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	b2da      	uxtb	r2, r3
 80056ac:	490c      	ldr	r1, [pc, #48]	@ (80056e0 <__NVIC_SetPriority+0x4c>)
 80056ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056b2:	0112      	lsls	r2, r2, #4
 80056b4:	b2d2      	uxtb	r2, r2
 80056b6:	440b      	add	r3, r1
 80056b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80056bc:	e00a      	b.n	80056d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	b2da      	uxtb	r2, r3
 80056c2:	4908      	ldr	r1, [pc, #32]	@ (80056e4 <__NVIC_SetPriority+0x50>)
 80056c4:	79fb      	ldrb	r3, [r7, #7]
 80056c6:	f003 030f 	and.w	r3, r3, #15
 80056ca:	3b04      	subs	r3, #4
 80056cc:	0112      	lsls	r2, r2, #4
 80056ce:	b2d2      	uxtb	r2, r2
 80056d0:	440b      	add	r3, r1
 80056d2:	761a      	strb	r2, [r3, #24]
}
 80056d4:	bf00      	nop
 80056d6:	370c      	adds	r7, #12
 80056d8:	46bd      	mov	sp, r7
 80056da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056de:	4770      	bx	lr
 80056e0:	e000e100 	.word	0xe000e100
 80056e4:	e000ed00 	.word	0xe000ed00

080056e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b089      	sub	sp, #36	@ 0x24
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	60f8      	str	r0, [r7, #12]
 80056f0:	60b9      	str	r1, [r7, #8]
 80056f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	f003 0307 	and.w	r3, r3, #7
 80056fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80056fc:	69fb      	ldr	r3, [r7, #28]
 80056fe:	f1c3 0307 	rsb	r3, r3, #7
 8005702:	2b04      	cmp	r3, #4
 8005704:	bf28      	it	cs
 8005706:	2304      	movcs	r3, #4
 8005708:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800570a:	69fb      	ldr	r3, [r7, #28]
 800570c:	3304      	adds	r3, #4
 800570e:	2b06      	cmp	r3, #6
 8005710:	d902      	bls.n	8005718 <NVIC_EncodePriority+0x30>
 8005712:	69fb      	ldr	r3, [r7, #28]
 8005714:	3b03      	subs	r3, #3
 8005716:	e000      	b.n	800571a <NVIC_EncodePriority+0x32>
 8005718:	2300      	movs	r3, #0
 800571a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800571c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005720:	69bb      	ldr	r3, [r7, #24]
 8005722:	fa02 f303 	lsl.w	r3, r2, r3
 8005726:	43da      	mvns	r2, r3
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	401a      	ands	r2, r3
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005730:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	fa01 f303 	lsl.w	r3, r1, r3
 800573a:	43d9      	mvns	r1, r3
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005740:	4313      	orrs	r3, r2
         );
}
 8005742:	4618      	mov	r0, r3
 8005744:	3724      	adds	r7, #36	@ 0x24
 8005746:	46bd      	mov	sp, r7
 8005748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574c:	4770      	bx	lr
	...

08005750 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b082      	sub	sp, #8
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	3b01      	subs	r3, #1
 800575c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005760:	d301      	bcc.n	8005766 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005762:	2301      	movs	r3, #1
 8005764:	e00f      	b.n	8005786 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005766:	4a0a      	ldr	r2, [pc, #40]	@ (8005790 <SysTick_Config+0x40>)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	3b01      	subs	r3, #1
 800576c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800576e:	210f      	movs	r1, #15
 8005770:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005774:	f7ff ff8e 	bl	8005694 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005778:	4b05      	ldr	r3, [pc, #20]	@ (8005790 <SysTick_Config+0x40>)
 800577a:	2200      	movs	r2, #0
 800577c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800577e:	4b04      	ldr	r3, [pc, #16]	@ (8005790 <SysTick_Config+0x40>)
 8005780:	2207      	movs	r2, #7
 8005782:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005784:	2300      	movs	r3, #0
}
 8005786:	4618      	mov	r0, r3
 8005788:	3708      	adds	r7, #8
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
 800578e:	bf00      	nop
 8005790:	e000e010 	.word	0xe000e010

08005794 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b082      	sub	sp, #8
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f7ff ff29 	bl	80055f4 <__NVIC_SetPriorityGrouping>
}
 80057a2:	bf00      	nop
 80057a4:	3708      	adds	r7, #8
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}

080057aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80057aa:	b580      	push	{r7, lr}
 80057ac:	b086      	sub	sp, #24
 80057ae:	af00      	add	r7, sp, #0
 80057b0:	4603      	mov	r3, r0
 80057b2:	60b9      	str	r1, [r7, #8]
 80057b4:	607a      	str	r2, [r7, #4]
 80057b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80057b8:	2300      	movs	r3, #0
 80057ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80057bc:	f7ff ff3e 	bl	800563c <__NVIC_GetPriorityGrouping>
 80057c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80057c2:	687a      	ldr	r2, [r7, #4]
 80057c4:	68b9      	ldr	r1, [r7, #8]
 80057c6:	6978      	ldr	r0, [r7, #20]
 80057c8:	f7ff ff8e 	bl	80056e8 <NVIC_EncodePriority>
 80057cc:	4602      	mov	r2, r0
 80057ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057d2:	4611      	mov	r1, r2
 80057d4:	4618      	mov	r0, r3
 80057d6:	f7ff ff5d 	bl	8005694 <__NVIC_SetPriority>
}
 80057da:	bf00      	nop
 80057dc:	3718      	adds	r7, #24
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}

080057e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057e2:	b580      	push	{r7, lr}
 80057e4:	b082      	sub	sp, #8
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	4603      	mov	r3, r0
 80057ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80057ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057f0:	4618      	mov	r0, r3
 80057f2:	f7ff ff31 	bl	8005658 <__NVIC_EnableIRQ>
}
 80057f6:	bf00      	nop
 80057f8:	3708      	adds	r7, #8
 80057fa:	46bd      	mov	sp, r7
 80057fc:	bd80      	pop	{r7, pc}

080057fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80057fe:	b580      	push	{r7, lr}
 8005800:	b082      	sub	sp, #8
 8005802:	af00      	add	r7, sp, #0
 8005804:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f7ff ffa2 	bl	8005750 <SysTick_Config>
 800580c:	4603      	mov	r3, r0
}
 800580e:	4618      	mov	r0, r3
 8005810:	3708      	adds	r7, #8
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}
	...

08005818 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005818:	b480      	push	{r7}
 800581a:	b089      	sub	sp, #36	@ 0x24
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005822:	2300      	movs	r3, #0
 8005824:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005826:	2300      	movs	r3, #0
 8005828:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800582a:	2300      	movs	r3, #0
 800582c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800582e:	2300      	movs	r3, #0
 8005830:	61fb      	str	r3, [r7, #28]
 8005832:	e16b      	b.n	8005b0c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005834:	2201      	movs	r2, #1
 8005836:	69fb      	ldr	r3, [r7, #28]
 8005838:	fa02 f303 	lsl.w	r3, r2, r3
 800583c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	697a      	ldr	r2, [r7, #20]
 8005844:	4013      	ands	r3, r2
 8005846:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005848:	693a      	ldr	r2, [r7, #16]
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	429a      	cmp	r2, r3
 800584e:	f040 815a 	bne.w	8005b06 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	f003 0303 	and.w	r3, r3, #3
 800585a:	2b01      	cmp	r3, #1
 800585c:	d005      	beq.n	800586a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	685b      	ldr	r3, [r3, #4]
 8005862:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005866:	2b02      	cmp	r3, #2
 8005868:	d130      	bne.n	80058cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005870:	69fb      	ldr	r3, [r7, #28]
 8005872:	005b      	lsls	r3, r3, #1
 8005874:	2203      	movs	r2, #3
 8005876:	fa02 f303 	lsl.w	r3, r2, r3
 800587a:	43db      	mvns	r3, r3
 800587c:	69ba      	ldr	r2, [r7, #24]
 800587e:	4013      	ands	r3, r2
 8005880:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	68da      	ldr	r2, [r3, #12]
 8005886:	69fb      	ldr	r3, [r7, #28]
 8005888:	005b      	lsls	r3, r3, #1
 800588a:	fa02 f303 	lsl.w	r3, r2, r3
 800588e:	69ba      	ldr	r2, [r7, #24]
 8005890:	4313      	orrs	r3, r2
 8005892:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	69ba      	ldr	r2, [r7, #24]
 8005898:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80058a0:	2201      	movs	r2, #1
 80058a2:	69fb      	ldr	r3, [r7, #28]
 80058a4:	fa02 f303 	lsl.w	r3, r2, r3
 80058a8:	43db      	mvns	r3, r3
 80058aa:	69ba      	ldr	r2, [r7, #24]
 80058ac:	4013      	ands	r3, r2
 80058ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	091b      	lsrs	r3, r3, #4
 80058b6:	f003 0201 	and.w	r2, r3, #1
 80058ba:	69fb      	ldr	r3, [r7, #28]
 80058bc:	fa02 f303 	lsl.w	r3, r2, r3
 80058c0:	69ba      	ldr	r2, [r7, #24]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	69ba      	ldr	r2, [r7, #24]
 80058ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	f003 0303 	and.w	r3, r3, #3
 80058d4:	2b03      	cmp	r3, #3
 80058d6:	d017      	beq.n	8005908 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	68db      	ldr	r3, [r3, #12]
 80058dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80058de:	69fb      	ldr	r3, [r7, #28]
 80058e0:	005b      	lsls	r3, r3, #1
 80058e2:	2203      	movs	r2, #3
 80058e4:	fa02 f303 	lsl.w	r3, r2, r3
 80058e8:	43db      	mvns	r3, r3
 80058ea:	69ba      	ldr	r2, [r7, #24]
 80058ec:	4013      	ands	r3, r2
 80058ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	689a      	ldr	r2, [r3, #8]
 80058f4:	69fb      	ldr	r3, [r7, #28]
 80058f6:	005b      	lsls	r3, r3, #1
 80058f8:	fa02 f303 	lsl.w	r3, r2, r3
 80058fc:	69ba      	ldr	r2, [r7, #24]
 80058fe:	4313      	orrs	r3, r2
 8005900:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	69ba      	ldr	r2, [r7, #24]
 8005906:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	f003 0303 	and.w	r3, r3, #3
 8005910:	2b02      	cmp	r3, #2
 8005912:	d123      	bne.n	800595c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005914:	69fb      	ldr	r3, [r7, #28]
 8005916:	08da      	lsrs	r2, r3, #3
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	3208      	adds	r2, #8
 800591c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005920:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005922:	69fb      	ldr	r3, [r7, #28]
 8005924:	f003 0307 	and.w	r3, r3, #7
 8005928:	009b      	lsls	r3, r3, #2
 800592a:	220f      	movs	r2, #15
 800592c:	fa02 f303 	lsl.w	r3, r2, r3
 8005930:	43db      	mvns	r3, r3
 8005932:	69ba      	ldr	r2, [r7, #24]
 8005934:	4013      	ands	r3, r2
 8005936:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	691a      	ldr	r2, [r3, #16]
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	f003 0307 	and.w	r3, r3, #7
 8005942:	009b      	lsls	r3, r3, #2
 8005944:	fa02 f303 	lsl.w	r3, r2, r3
 8005948:	69ba      	ldr	r2, [r7, #24]
 800594a:	4313      	orrs	r3, r2
 800594c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800594e:	69fb      	ldr	r3, [r7, #28]
 8005950:	08da      	lsrs	r2, r3, #3
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	3208      	adds	r2, #8
 8005956:	69b9      	ldr	r1, [r7, #24]
 8005958:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005962:	69fb      	ldr	r3, [r7, #28]
 8005964:	005b      	lsls	r3, r3, #1
 8005966:	2203      	movs	r2, #3
 8005968:	fa02 f303 	lsl.w	r3, r2, r3
 800596c:	43db      	mvns	r3, r3
 800596e:	69ba      	ldr	r2, [r7, #24]
 8005970:	4013      	ands	r3, r2
 8005972:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	f003 0203 	and.w	r2, r3, #3
 800597c:	69fb      	ldr	r3, [r7, #28]
 800597e:	005b      	lsls	r3, r3, #1
 8005980:	fa02 f303 	lsl.w	r3, r2, r3
 8005984:	69ba      	ldr	r2, [r7, #24]
 8005986:	4313      	orrs	r3, r2
 8005988:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	69ba      	ldr	r2, [r7, #24]
 800598e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	685b      	ldr	r3, [r3, #4]
 8005994:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005998:	2b00      	cmp	r3, #0
 800599a:	f000 80b4 	beq.w	8005b06 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800599e:	2300      	movs	r3, #0
 80059a0:	60fb      	str	r3, [r7, #12]
 80059a2:	4b60      	ldr	r3, [pc, #384]	@ (8005b24 <HAL_GPIO_Init+0x30c>)
 80059a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059a6:	4a5f      	ldr	r2, [pc, #380]	@ (8005b24 <HAL_GPIO_Init+0x30c>)
 80059a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80059ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80059ae:	4b5d      	ldr	r3, [pc, #372]	@ (8005b24 <HAL_GPIO_Init+0x30c>)
 80059b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80059b6:	60fb      	str	r3, [r7, #12]
 80059b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80059ba:	4a5b      	ldr	r2, [pc, #364]	@ (8005b28 <HAL_GPIO_Init+0x310>)
 80059bc:	69fb      	ldr	r3, [r7, #28]
 80059be:	089b      	lsrs	r3, r3, #2
 80059c0:	3302      	adds	r3, #2
 80059c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80059c8:	69fb      	ldr	r3, [r7, #28]
 80059ca:	f003 0303 	and.w	r3, r3, #3
 80059ce:	009b      	lsls	r3, r3, #2
 80059d0:	220f      	movs	r2, #15
 80059d2:	fa02 f303 	lsl.w	r3, r2, r3
 80059d6:	43db      	mvns	r3, r3
 80059d8:	69ba      	ldr	r2, [r7, #24]
 80059da:	4013      	ands	r3, r2
 80059dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	4a52      	ldr	r2, [pc, #328]	@ (8005b2c <HAL_GPIO_Init+0x314>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d02b      	beq.n	8005a3e <HAL_GPIO_Init+0x226>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4a51      	ldr	r2, [pc, #324]	@ (8005b30 <HAL_GPIO_Init+0x318>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d025      	beq.n	8005a3a <HAL_GPIO_Init+0x222>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4a50      	ldr	r2, [pc, #320]	@ (8005b34 <HAL_GPIO_Init+0x31c>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d01f      	beq.n	8005a36 <HAL_GPIO_Init+0x21e>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a4f      	ldr	r2, [pc, #316]	@ (8005b38 <HAL_GPIO_Init+0x320>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d019      	beq.n	8005a32 <HAL_GPIO_Init+0x21a>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4a4e      	ldr	r2, [pc, #312]	@ (8005b3c <HAL_GPIO_Init+0x324>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d013      	beq.n	8005a2e <HAL_GPIO_Init+0x216>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4a4d      	ldr	r2, [pc, #308]	@ (8005b40 <HAL_GPIO_Init+0x328>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d00d      	beq.n	8005a2a <HAL_GPIO_Init+0x212>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4a4c      	ldr	r2, [pc, #304]	@ (8005b44 <HAL_GPIO_Init+0x32c>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d007      	beq.n	8005a26 <HAL_GPIO_Init+0x20e>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	4a4b      	ldr	r2, [pc, #300]	@ (8005b48 <HAL_GPIO_Init+0x330>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d101      	bne.n	8005a22 <HAL_GPIO_Init+0x20a>
 8005a1e:	2307      	movs	r3, #7
 8005a20:	e00e      	b.n	8005a40 <HAL_GPIO_Init+0x228>
 8005a22:	2308      	movs	r3, #8
 8005a24:	e00c      	b.n	8005a40 <HAL_GPIO_Init+0x228>
 8005a26:	2306      	movs	r3, #6
 8005a28:	e00a      	b.n	8005a40 <HAL_GPIO_Init+0x228>
 8005a2a:	2305      	movs	r3, #5
 8005a2c:	e008      	b.n	8005a40 <HAL_GPIO_Init+0x228>
 8005a2e:	2304      	movs	r3, #4
 8005a30:	e006      	b.n	8005a40 <HAL_GPIO_Init+0x228>
 8005a32:	2303      	movs	r3, #3
 8005a34:	e004      	b.n	8005a40 <HAL_GPIO_Init+0x228>
 8005a36:	2302      	movs	r3, #2
 8005a38:	e002      	b.n	8005a40 <HAL_GPIO_Init+0x228>
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e000      	b.n	8005a40 <HAL_GPIO_Init+0x228>
 8005a3e:	2300      	movs	r3, #0
 8005a40:	69fa      	ldr	r2, [r7, #28]
 8005a42:	f002 0203 	and.w	r2, r2, #3
 8005a46:	0092      	lsls	r2, r2, #2
 8005a48:	4093      	lsls	r3, r2
 8005a4a:	69ba      	ldr	r2, [r7, #24]
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005a50:	4935      	ldr	r1, [pc, #212]	@ (8005b28 <HAL_GPIO_Init+0x310>)
 8005a52:	69fb      	ldr	r3, [r7, #28]
 8005a54:	089b      	lsrs	r3, r3, #2
 8005a56:	3302      	adds	r3, #2
 8005a58:	69ba      	ldr	r2, [r7, #24]
 8005a5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005a5e:	4b3b      	ldr	r3, [pc, #236]	@ (8005b4c <HAL_GPIO_Init+0x334>)
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	43db      	mvns	r3, r3
 8005a68:	69ba      	ldr	r2, [r7, #24]
 8005a6a:	4013      	ands	r3, r2
 8005a6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d003      	beq.n	8005a82 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005a7a:	69ba      	ldr	r2, [r7, #24]
 8005a7c:	693b      	ldr	r3, [r7, #16]
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005a82:	4a32      	ldr	r2, [pc, #200]	@ (8005b4c <HAL_GPIO_Init+0x334>)
 8005a84:	69bb      	ldr	r3, [r7, #24]
 8005a86:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005a88:	4b30      	ldr	r3, [pc, #192]	@ (8005b4c <HAL_GPIO_Init+0x334>)
 8005a8a:	68db      	ldr	r3, [r3, #12]
 8005a8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a8e:	693b      	ldr	r3, [r7, #16]
 8005a90:	43db      	mvns	r3, r3
 8005a92:	69ba      	ldr	r2, [r7, #24]
 8005a94:	4013      	ands	r3, r2
 8005a96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d003      	beq.n	8005aac <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005aa4:	69ba      	ldr	r2, [r7, #24]
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005aac:	4a27      	ldr	r2, [pc, #156]	@ (8005b4c <HAL_GPIO_Init+0x334>)
 8005aae:	69bb      	ldr	r3, [r7, #24]
 8005ab0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005ab2:	4b26      	ldr	r3, [pc, #152]	@ (8005b4c <HAL_GPIO_Init+0x334>)
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	43db      	mvns	r3, r3
 8005abc:	69ba      	ldr	r2, [r7, #24]
 8005abe:	4013      	ands	r3, r2
 8005ac0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d003      	beq.n	8005ad6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005ace:	69ba      	ldr	r2, [r7, #24]
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005ad6:	4a1d      	ldr	r2, [pc, #116]	@ (8005b4c <HAL_GPIO_Init+0x334>)
 8005ad8:	69bb      	ldr	r3, [r7, #24]
 8005ada:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005adc:	4b1b      	ldr	r3, [pc, #108]	@ (8005b4c <HAL_GPIO_Init+0x334>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ae2:	693b      	ldr	r3, [r7, #16]
 8005ae4:	43db      	mvns	r3, r3
 8005ae6:	69ba      	ldr	r2, [r7, #24]
 8005ae8:	4013      	ands	r3, r2
 8005aea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d003      	beq.n	8005b00 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005af8:	69ba      	ldr	r2, [r7, #24]
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	4313      	orrs	r3, r2
 8005afe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005b00:	4a12      	ldr	r2, [pc, #72]	@ (8005b4c <HAL_GPIO_Init+0x334>)
 8005b02:	69bb      	ldr	r3, [r7, #24]
 8005b04:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005b06:	69fb      	ldr	r3, [r7, #28]
 8005b08:	3301      	adds	r3, #1
 8005b0a:	61fb      	str	r3, [r7, #28]
 8005b0c:	69fb      	ldr	r3, [r7, #28]
 8005b0e:	2b0f      	cmp	r3, #15
 8005b10:	f67f ae90 	bls.w	8005834 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005b14:	bf00      	nop
 8005b16:	bf00      	nop
 8005b18:	3724      	adds	r7, #36	@ 0x24
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b20:	4770      	bx	lr
 8005b22:	bf00      	nop
 8005b24:	40023800 	.word	0x40023800
 8005b28:	40013800 	.word	0x40013800
 8005b2c:	40020000 	.word	0x40020000
 8005b30:	40020400 	.word	0x40020400
 8005b34:	40020800 	.word	0x40020800
 8005b38:	40020c00 	.word	0x40020c00
 8005b3c:	40021000 	.word	0x40021000
 8005b40:	40021400 	.word	0x40021400
 8005b44:	40021800 	.word	0x40021800
 8005b48:	40021c00 	.word	0x40021c00
 8005b4c:	40013c00 	.word	0x40013c00

08005b50 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b085      	sub	sp, #20
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
 8005b58:	460b      	mov	r3, r1
 8005b5a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	691a      	ldr	r2, [r3, #16]
 8005b60:	887b      	ldrh	r3, [r7, #2]
 8005b62:	4013      	ands	r3, r2
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d002      	beq.n	8005b6e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	73fb      	strb	r3, [r7, #15]
 8005b6c:	e001      	b.n	8005b72 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005b72:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	3714      	adds	r7, #20
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7e:	4770      	bx	lr

08005b80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b083      	sub	sp, #12
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
 8005b88:	460b      	mov	r3, r1
 8005b8a:	807b      	strh	r3, [r7, #2]
 8005b8c:	4613      	mov	r3, r2
 8005b8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005b90:	787b      	ldrb	r3, [r7, #1]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d003      	beq.n	8005b9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005b96:	887a      	ldrh	r2, [r7, #2]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005b9c:	e003      	b.n	8005ba6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005b9e:	887b      	ldrh	r3, [r7, #2]
 8005ba0:	041a      	lsls	r2, r3, #16
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	619a      	str	r2, [r3, #24]
}
 8005ba6:	bf00      	nop
 8005ba8:	370c      	adds	r7, #12
 8005baa:	46bd      	mov	sp, r7
 8005bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb0:	4770      	bx	lr

08005bb2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005bb2:	b480      	push	{r7}
 8005bb4:	b085      	sub	sp, #20
 8005bb6:	af00      	add	r7, sp, #0
 8005bb8:	6078      	str	r0, [r7, #4]
 8005bba:	460b      	mov	r3, r1
 8005bbc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	695b      	ldr	r3, [r3, #20]
 8005bc2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005bc4:	887a      	ldrh	r2, [r7, #2]
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	4013      	ands	r3, r2
 8005bca:	041a      	lsls	r2, r3, #16
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	43d9      	mvns	r1, r3
 8005bd0:	887b      	ldrh	r3, [r7, #2]
 8005bd2:	400b      	ands	r3, r1
 8005bd4:	431a      	orrs	r2, r3
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	619a      	str	r2, [r3, #24]
}
 8005bda:	bf00      	nop
 8005bdc:	3714      	adds	r7, #20
 8005bde:	46bd      	mov	sp, r7
 8005be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be4:	4770      	bx	lr
	...

08005be8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b082      	sub	sp, #8
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	4603      	mov	r3, r0
 8005bf0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005bf2:	4b08      	ldr	r3, [pc, #32]	@ (8005c14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005bf4:	695a      	ldr	r2, [r3, #20]
 8005bf6:	88fb      	ldrh	r3, [r7, #6]
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d006      	beq.n	8005c0c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005bfe:	4a05      	ldr	r2, [pc, #20]	@ (8005c14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005c00:	88fb      	ldrh	r3, [r7, #6]
 8005c02:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005c04:	88fb      	ldrh	r3, [r7, #6]
 8005c06:	4618      	mov	r0, r3
 8005c08:	f7fc fa00 	bl	800200c <HAL_GPIO_EXTI_Callback>
  }
}
 8005c0c:	bf00      	nop
 8005c0e:	3708      	adds	r7, #8
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}
 8005c14:	40013c00 	.word	0x40013c00

08005c18 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b086      	sub	sp, #24
 8005c1c:	af02      	add	r7, sp, #8
 8005c1e:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d101      	bne.n	8005c2a <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	e059      	b.n	8005cde <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8005c36:	b2db      	uxtb	r3, r3
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d106      	bne.n	8005c4a <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8005c44:	6878      	ldr	r0, [r7, #4]
 8005c46:	f007 fc3f 	bl	800d4c8 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2203      	movs	r2, #3
 8005c4e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005c58:	d102      	bne.n	8005c60 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4618      	mov	r0, r3
 8005c66:	f004 fa4c 	bl	800a102 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6818      	ldr	r0, [r3, #0]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	7c1a      	ldrb	r2, [r3, #16]
 8005c72:	f88d 2000 	strb.w	r2, [sp]
 8005c76:	3304      	adds	r3, #4
 8005c78:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005c7a:	f004 f9cd 	bl	800a018 <USB_CoreInit>
 8005c7e:	4603      	mov	r3, r0
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d005      	beq.n	8005c90 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2202      	movs	r2, #2
 8005c88:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e026      	b.n	8005cde <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	2101      	movs	r1, #1
 8005c96:	4618      	mov	r0, r3
 8005c98:	f004 fa44 	bl	800a124 <USB_SetCurrentMode>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d005      	beq.n	8005cae <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2202      	movs	r2, #2
 8005ca6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
 8005cac:	e017      	b.n	8005cde <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6818      	ldr	r0, [r3, #0]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	7c1a      	ldrb	r2, [r3, #16]
 8005cb6:	f88d 2000 	strb.w	r2, [sp]
 8005cba:	3304      	adds	r3, #4
 8005cbc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005cbe:	f004 fbed 	bl	800a49c <USB_HostInit>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d005      	beq.n	8005cd4 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2202      	movs	r2, #2
 8005ccc:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	e004      	b.n	8005cde <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8005cdc:	2300      	movs	r3, #0
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	3710      	adds	r7, #16
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}

08005ce6 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8005ce6:	b590      	push	{r4, r7, lr}
 8005ce8:	b08b      	sub	sp, #44	@ 0x2c
 8005cea:	af04      	add	r7, sp, #16
 8005cec:	6078      	str	r0, [r7, #4]
 8005cee:	4608      	mov	r0, r1
 8005cf0:	4611      	mov	r1, r2
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	70fb      	strb	r3, [r7, #3]
 8005cf8:	460b      	mov	r3, r1
 8005cfa:	70bb      	strb	r3, [r7, #2]
 8005cfc:	4613      	mov	r3, r2
 8005cfe:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8005d00:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005d02:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d101      	bne.n	8005d12 <HAL_HCD_HC_Init+0x2c>
 8005d0e:	2302      	movs	r3, #2
 8005d10:	e09d      	b.n	8005e4e <HAL_HCD_HC_Init+0x168>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2201      	movs	r2, #1
 8005d16:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8005d1a:	78fa      	ldrb	r2, [r7, #3]
 8005d1c:	6879      	ldr	r1, [r7, #4]
 8005d1e:	4613      	mov	r3, r2
 8005d20:	011b      	lsls	r3, r3, #4
 8005d22:	1a9b      	subs	r3, r3, r2
 8005d24:	009b      	lsls	r3, r3, #2
 8005d26:	440b      	add	r3, r1
 8005d28:	3319      	adds	r3, #25
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8005d2e:	78fa      	ldrb	r2, [r7, #3]
 8005d30:	6879      	ldr	r1, [r7, #4]
 8005d32:	4613      	mov	r3, r2
 8005d34:	011b      	lsls	r3, r3, #4
 8005d36:	1a9b      	subs	r3, r3, r2
 8005d38:	009b      	lsls	r3, r3, #2
 8005d3a:	440b      	add	r3, r1
 8005d3c:	3314      	adds	r3, #20
 8005d3e:	787a      	ldrb	r2, [r7, #1]
 8005d40:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8005d42:	78fa      	ldrb	r2, [r7, #3]
 8005d44:	6879      	ldr	r1, [r7, #4]
 8005d46:	4613      	mov	r3, r2
 8005d48:	011b      	lsls	r3, r3, #4
 8005d4a:	1a9b      	subs	r3, r3, r2
 8005d4c:	009b      	lsls	r3, r3, #2
 8005d4e:	440b      	add	r3, r1
 8005d50:	3315      	adds	r3, #21
 8005d52:	78fa      	ldrb	r2, [r7, #3]
 8005d54:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8005d56:	78fa      	ldrb	r2, [r7, #3]
 8005d58:	6879      	ldr	r1, [r7, #4]
 8005d5a:	4613      	mov	r3, r2
 8005d5c:	011b      	lsls	r3, r3, #4
 8005d5e:	1a9b      	subs	r3, r3, r2
 8005d60:	009b      	lsls	r3, r3, #2
 8005d62:	440b      	add	r3, r1
 8005d64:	3326      	adds	r3, #38	@ 0x26
 8005d66:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8005d6a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8005d6c:	78fa      	ldrb	r2, [r7, #3]
 8005d6e:	78bb      	ldrb	r3, [r7, #2]
 8005d70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d74:	b2d8      	uxtb	r0, r3
 8005d76:	6879      	ldr	r1, [r7, #4]
 8005d78:	4613      	mov	r3, r2
 8005d7a:	011b      	lsls	r3, r3, #4
 8005d7c:	1a9b      	subs	r3, r3, r2
 8005d7e:	009b      	lsls	r3, r3, #2
 8005d80:	440b      	add	r3, r1
 8005d82:	3316      	adds	r3, #22
 8005d84:	4602      	mov	r2, r0
 8005d86:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8005d88:	78fb      	ldrb	r3, [r7, #3]
 8005d8a:	4619      	mov	r1, r3
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f000 fba5 	bl	80064dc <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8005d92:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	da0a      	bge.n	8005db0 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8005d9a:	78fa      	ldrb	r2, [r7, #3]
 8005d9c:	6879      	ldr	r1, [r7, #4]
 8005d9e:	4613      	mov	r3, r2
 8005da0:	011b      	lsls	r3, r3, #4
 8005da2:	1a9b      	subs	r3, r3, r2
 8005da4:	009b      	lsls	r3, r3, #2
 8005da6:	440b      	add	r3, r1
 8005da8:	3317      	adds	r3, #23
 8005daa:	2201      	movs	r2, #1
 8005dac:	701a      	strb	r2, [r3, #0]
 8005dae:	e009      	b.n	8005dc4 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8005db0:	78fa      	ldrb	r2, [r7, #3]
 8005db2:	6879      	ldr	r1, [r7, #4]
 8005db4:	4613      	mov	r3, r2
 8005db6:	011b      	lsls	r3, r3, #4
 8005db8:	1a9b      	subs	r3, r3, r2
 8005dba:	009b      	lsls	r3, r3, #2
 8005dbc:	440b      	add	r3, r1
 8005dbe:	3317      	adds	r3, #23
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4618      	mov	r0, r3
 8005dca:	f004 fccb 	bl	800a764 <USB_GetHostSpeed>
 8005dce:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8005dd0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005dd4:	2b01      	cmp	r3, #1
 8005dd6:	d10b      	bne.n	8005df0 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8005dd8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d107      	bne.n	8005df0 <HAL_HCD_HC_Init+0x10a>
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d104      	bne.n	8005df0 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	2bbc      	cmp	r3, #188	@ 0xbc
 8005dea:	d901      	bls.n	8005df0 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8005dec:	23bc      	movs	r3, #188	@ 0xbc
 8005dee:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8005df0:	78fa      	ldrb	r2, [r7, #3]
 8005df2:	6879      	ldr	r1, [r7, #4]
 8005df4:	4613      	mov	r3, r2
 8005df6:	011b      	lsls	r3, r3, #4
 8005df8:	1a9b      	subs	r3, r3, r2
 8005dfa:	009b      	lsls	r3, r3, #2
 8005dfc:	440b      	add	r3, r1
 8005dfe:	3318      	adds	r3, #24
 8005e00:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8005e04:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8005e06:	78fa      	ldrb	r2, [r7, #3]
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	b298      	uxth	r0, r3
 8005e0c:	6879      	ldr	r1, [r7, #4]
 8005e0e:	4613      	mov	r3, r2
 8005e10:	011b      	lsls	r3, r3, #4
 8005e12:	1a9b      	subs	r3, r3, r2
 8005e14:	009b      	lsls	r3, r3, #2
 8005e16:	440b      	add	r3, r1
 8005e18:	3328      	adds	r3, #40	@ 0x28
 8005e1a:	4602      	mov	r2, r0
 8005e1c:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6818      	ldr	r0, [r3, #0]
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	787c      	ldrb	r4, [r7, #1]
 8005e28:	78ba      	ldrb	r2, [r7, #2]
 8005e2a:	78f9      	ldrb	r1, [r7, #3]
 8005e2c:	9302      	str	r3, [sp, #8]
 8005e2e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005e32:	9301      	str	r3, [sp, #4]
 8005e34:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005e38:	9300      	str	r3, [sp, #0]
 8005e3a:	4623      	mov	r3, r4
 8005e3c:	f004 fcba 	bl	800a7b4 <USB_HC_Init>
 8005e40:	4603      	mov	r3, r0
 8005e42:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2200      	movs	r2, #0
 8005e48:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8005e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	371c      	adds	r7, #28
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd90      	pop	{r4, r7, pc}
	...

08005e58 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b082      	sub	sp, #8
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
 8005e60:	4608      	mov	r0, r1
 8005e62:	4611      	mov	r1, r2
 8005e64:	461a      	mov	r2, r3
 8005e66:	4603      	mov	r3, r0
 8005e68:	70fb      	strb	r3, [r7, #3]
 8005e6a:	460b      	mov	r3, r1
 8005e6c:	70bb      	strb	r3, [r7, #2]
 8005e6e:	4613      	mov	r3, r2
 8005e70:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8005e72:	78fa      	ldrb	r2, [r7, #3]
 8005e74:	6879      	ldr	r1, [r7, #4]
 8005e76:	4613      	mov	r3, r2
 8005e78:	011b      	lsls	r3, r3, #4
 8005e7a:	1a9b      	subs	r3, r3, r2
 8005e7c:	009b      	lsls	r3, r3, #2
 8005e7e:	440b      	add	r3, r1
 8005e80:	3317      	adds	r3, #23
 8005e82:	78ba      	ldrb	r2, [r7, #2]
 8005e84:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8005e86:	78fa      	ldrb	r2, [r7, #3]
 8005e88:	6879      	ldr	r1, [r7, #4]
 8005e8a:	4613      	mov	r3, r2
 8005e8c:	011b      	lsls	r3, r3, #4
 8005e8e:	1a9b      	subs	r3, r3, r2
 8005e90:	009b      	lsls	r3, r3, #2
 8005e92:	440b      	add	r3, r1
 8005e94:	3326      	adds	r3, #38	@ 0x26
 8005e96:	787a      	ldrb	r2, [r7, #1]
 8005e98:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8005e9a:	7c3b      	ldrb	r3, [r7, #16]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d114      	bne.n	8005eca <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8005ea0:	78fa      	ldrb	r2, [r7, #3]
 8005ea2:	6879      	ldr	r1, [r7, #4]
 8005ea4:	4613      	mov	r3, r2
 8005ea6:	011b      	lsls	r3, r3, #4
 8005ea8:	1a9b      	subs	r3, r3, r2
 8005eaa:	009b      	lsls	r3, r3, #2
 8005eac:	440b      	add	r3, r1
 8005eae:	332a      	adds	r3, #42	@ 0x2a
 8005eb0:	2203      	movs	r2, #3
 8005eb2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8005eb4:	78fa      	ldrb	r2, [r7, #3]
 8005eb6:	6879      	ldr	r1, [r7, #4]
 8005eb8:	4613      	mov	r3, r2
 8005eba:	011b      	lsls	r3, r3, #4
 8005ebc:	1a9b      	subs	r3, r3, r2
 8005ebe:	009b      	lsls	r3, r3, #2
 8005ec0:	440b      	add	r3, r1
 8005ec2:	3319      	adds	r3, #25
 8005ec4:	7f3a      	ldrb	r2, [r7, #28]
 8005ec6:	701a      	strb	r2, [r3, #0]
 8005ec8:	e009      	b.n	8005ede <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005eca:	78fa      	ldrb	r2, [r7, #3]
 8005ecc:	6879      	ldr	r1, [r7, #4]
 8005ece:	4613      	mov	r3, r2
 8005ed0:	011b      	lsls	r3, r3, #4
 8005ed2:	1a9b      	subs	r3, r3, r2
 8005ed4:	009b      	lsls	r3, r3, #2
 8005ed6:	440b      	add	r3, r1
 8005ed8:	332a      	adds	r3, #42	@ 0x2a
 8005eda:	2202      	movs	r2, #2
 8005edc:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8005ede:	787b      	ldrb	r3, [r7, #1]
 8005ee0:	2b03      	cmp	r3, #3
 8005ee2:	f200 8102 	bhi.w	80060ea <HAL_HCD_HC_SubmitRequest+0x292>
 8005ee6:	a201      	add	r2, pc, #4	@ (adr r2, 8005eec <HAL_HCD_HC_SubmitRequest+0x94>)
 8005ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eec:	08005efd 	.word	0x08005efd
 8005ef0:	080060d5 	.word	0x080060d5
 8005ef4:	08005fc1 	.word	0x08005fc1
 8005ef8:	0800604b 	.word	0x0800604b
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8005efc:	7c3b      	ldrb	r3, [r7, #16]
 8005efe:	2b01      	cmp	r3, #1
 8005f00:	f040 80f5 	bne.w	80060ee <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8005f04:	78bb      	ldrb	r3, [r7, #2]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d12d      	bne.n	8005f66 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8005f0a:	8b3b      	ldrh	r3, [r7, #24]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d109      	bne.n	8005f24 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8005f10:	78fa      	ldrb	r2, [r7, #3]
 8005f12:	6879      	ldr	r1, [r7, #4]
 8005f14:	4613      	mov	r3, r2
 8005f16:	011b      	lsls	r3, r3, #4
 8005f18:	1a9b      	subs	r3, r3, r2
 8005f1a:	009b      	lsls	r3, r3, #2
 8005f1c:	440b      	add	r3, r1
 8005f1e:	333d      	adds	r3, #61	@ 0x3d
 8005f20:	2201      	movs	r2, #1
 8005f22:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8005f24:	78fa      	ldrb	r2, [r7, #3]
 8005f26:	6879      	ldr	r1, [r7, #4]
 8005f28:	4613      	mov	r3, r2
 8005f2a:	011b      	lsls	r3, r3, #4
 8005f2c:	1a9b      	subs	r3, r3, r2
 8005f2e:	009b      	lsls	r3, r3, #2
 8005f30:	440b      	add	r3, r1
 8005f32:	333d      	adds	r3, #61	@ 0x3d
 8005f34:	781b      	ldrb	r3, [r3, #0]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d10a      	bne.n	8005f50 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005f3a:	78fa      	ldrb	r2, [r7, #3]
 8005f3c:	6879      	ldr	r1, [r7, #4]
 8005f3e:	4613      	mov	r3, r2
 8005f40:	011b      	lsls	r3, r3, #4
 8005f42:	1a9b      	subs	r3, r3, r2
 8005f44:	009b      	lsls	r3, r3, #2
 8005f46:	440b      	add	r3, r1
 8005f48:	332a      	adds	r3, #42	@ 0x2a
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8005f4e:	e0ce      	b.n	80060ee <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005f50:	78fa      	ldrb	r2, [r7, #3]
 8005f52:	6879      	ldr	r1, [r7, #4]
 8005f54:	4613      	mov	r3, r2
 8005f56:	011b      	lsls	r3, r3, #4
 8005f58:	1a9b      	subs	r3, r3, r2
 8005f5a:	009b      	lsls	r3, r3, #2
 8005f5c:	440b      	add	r3, r1
 8005f5e:	332a      	adds	r3, #42	@ 0x2a
 8005f60:	2202      	movs	r2, #2
 8005f62:	701a      	strb	r2, [r3, #0]
      break;
 8005f64:	e0c3      	b.n	80060ee <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8005f66:	78fa      	ldrb	r2, [r7, #3]
 8005f68:	6879      	ldr	r1, [r7, #4]
 8005f6a:	4613      	mov	r3, r2
 8005f6c:	011b      	lsls	r3, r3, #4
 8005f6e:	1a9b      	subs	r3, r3, r2
 8005f70:	009b      	lsls	r3, r3, #2
 8005f72:	440b      	add	r3, r1
 8005f74:	331a      	adds	r3, #26
 8005f76:	781b      	ldrb	r3, [r3, #0]
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	f040 80b8 	bne.w	80060ee <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8005f7e:	78fa      	ldrb	r2, [r7, #3]
 8005f80:	6879      	ldr	r1, [r7, #4]
 8005f82:	4613      	mov	r3, r2
 8005f84:	011b      	lsls	r3, r3, #4
 8005f86:	1a9b      	subs	r3, r3, r2
 8005f88:	009b      	lsls	r3, r3, #2
 8005f8a:	440b      	add	r3, r1
 8005f8c:	333c      	adds	r3, #60	@ 0x3c
 8005f8e:	781b      	ldrb	r3, [r3, #0]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d10a      	bne.n	8005faa <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005f94:	78fa      	ldrb	r2, [r7, #3]
 8005f96:	6879      	ldr	r1, [r7, #4]
 8005f98:	4613      	mov	r3, r2
 8005f9a:	011b      	lsls	r3, r3, #4
 8005f9c:	1a9b      	subs	r3, r3, r2
 8005f9e:	009b      	lsls	r3, r3, #2
 8005fa0:	440b      	add	r3, r1
 8005fa2:	332a      	adds	r3, #42	@ 0x2a
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	701a      	strb	r2, [r3, #0]
      break;
 8005fa8:	e0a1      	b.n	80060ee <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005faa:	78fa      	ldrb	r2, [r7, #3]
 8005fac:	6879      	ldr	r1, [r7, #4]
 8005fae:	4613      	mov	r3, r2
 8005fb0:	011b      	lsls	r3, r3, #4
 8005fb2:	1a9b      	subs	r3, r3, r2
 8005fb4:	009b      	lsls	r3, r3, #2
 8005fb6:	440b      	add	r3, r1
 8005fb8:	332a      	adds	r3, #42	@ 0x2a
 8005fba:	2202      	movs	r2, #2
 8005fbc:	701a      	strb	r2, [r3, #0]
      break;
 8005fbe:	e096      	b.n	80060ee <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8005fc0:	78bb      	ldrb	r3, [r7, #2]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d120      	bne.n	8006008 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005fc6:	78fa      	ldrb	r2, [r7, #3]
 8005fc8:	6879      	ldr	r1, [r7, #4]
 8005fca:	4613      	mov	r3, r2
 8005fcc:	011b      	lsls	r3, r3, #4
 8005fce:	1a9b      	subs	r3, r3, r2
 8005fd0:	009b      	lsls	r3, r3, #2
 8005fd2:	440b      	add	r3, r1
 8005fd4:	333d      	adds	r3, #61	@ 0x3d
 8005fd6:	781b      	ldrb	r3, [r3, #0]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d10a      	bne.n	8005ff2 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005fdc:	78fa      	ldrb	r2, [r7, #3]
 8005fde:	6879      	ldr	r1, [r7, #4]
 8005fe0:	4613      	mov	r3, r2
 8005fe2:	011b      	lsls	r3, r3, #4
 8005fe4:	1a9b      	subs	r3, r3, r2
 8005fe6:	009b      	lsls	r3, r3, #2
 8005fe8:	440b      	add	r3, r1
 8005fea:	332a      	adds	r3, #42	@ 0x2a
 8005fec:	2200      	movs	r2, #0
 8005fee:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8005ff0:	e07e      	b.n	80060f0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005ff2:	78fa      	ldrb	r2, [r7, #3]
 8005ff4:	6879      	ldr	r1, [r7, #4]
 8005ff6:	4613      	mov	r3, r2
 8005ff8:	011b      	lsls	r3, r3, #4
 8005ffa:	1a9b      	subs	r3, r3, r2
 8005ffc:	009b      	lsls	r3, r3, #2
 8005ffe:	440b      	add	r3, r1
 8006000:	332a      	adds	r3, #42	@ 0x2a
 8006002:	2202      	movs	r2, #2
 8006004:	701a      	strb	r2, [r3, #0]
      break;
 8006006:	e073      	b.n	80060f0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8006008:	78fa      	ldrb	r2, [r7, #3]
 800600a:	6879      	ldr	r1, [r7, #4]
 800600c:	4613      	mov	r3, r2
 800600e:	011b      	lsls	r3, r3, #4
 8006010:	1a9b      	subs	r3, r3, r2
 8006012:	009b      	lsls	r3, r3, #2
 8006014:	440b      	add	r3, r1
 8006016:	333c      	adds	r3, #60	@ 0x3c
 8006018:	781b      	ldrb	r3, [r3, #0]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d10a      	bne.n	8006034 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800601e:	78fa      	ldrb	r2, [r7, #3]
 8006020:	6879      	ldr	r1, [r7, #4]
 8006022:	4613      	mov	r3, r2
 8006024:	011b      	lsls	r3, r3, #4
 8006026:	1a9b      	subs	r3, r3, r2
 8006028:	009b      	lsls	r3, r3, #2
 800602a:	440b      	add	r3, r1
 800602c:	332a      	adds	r3, #42	@ 0x2a
 800602e:	2200      	movs	r2, #0
 8006030:	701a      	strb	r2, [r3, #0]
      break;
 8006032:	e05d      	b.n	80060f0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006034:	78fa      	ldrb	r2, [r7, #3]
 8006036:	6879      	ldr	r1, [r7, #4]
 8006038:	4613      	mov	r3, r2
 800603a:	011b      	lsls	r3, r3, #4
 800603c:	1a9b      	subs	r3, r3, r2
 800603e:	009b      	lsls	r3, r3, #2
 8006040:	440b      	add	r3, r1
 8006042:	332a      	adds	r3, #42	@ 0x2a
 8006044:	2202      	movs	r2, #2
 8006046:	701a      	strb	r2, [r3, #0]
      break;
 8006048:	e052      	b.n	80060f0 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800604a:	78bb      	ldrb	r3, [r7, #2]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d120      	bne.n	8006092 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8006050:	78fa      	ldrb	r2, [r7, #3]
 8006052:	6879      	ldr	r1, [r7, #4]
 8006054:	4613      	mov	r3, r2
 8006056:	011b      	lsls	r3, r3, #4
 8006058:	1a9b      	subs	r3, r3, r2
 800605a:	009b      	lsls	r3, r3, #2
 800605c:	440b      	add	r3, r1
 800605e:	333d      	adds	r3, #61	@ 0x3d
 8006060:	781b      	ldrb	r3, [r3, #0]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d10a      	bne.n	800607c <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006066:	78fa      	ldrb	r2, [r7, #3]
 8006068:	6879      	ldr	r1, [r7, #4]
 800606a:	4613      	mov	r3, r2
 800606c:	011b      	lsls	r3, r3, #4
 800606e:	1a9b      	subs	r3, r3, r2
 8006070:	009b      	lsls	r3, r3, #2
 8006072:	440b      	add	r3, r1
 8006074:	332a      	adds	r3, #42	@ 0x2a
 8006076:	2200      	movs	r2, #0
 8006078:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800607a:	e039      	b.n	80060f0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800607c:	78fa      	ldrb	r2, [r7, #3]
 800607e:	6879      	ldr	r1, [r7, #4]
 8006080:	4613      	mov	r3, r2
 8006082:	011b      	lsls	r3, r3, #4
 8006084:	1a9b      	subs	r3, r3, r2
 8006086:	009b      	lsls	r3, r3, #2
 8006088:	440b      	add	r3, r1
 800608a:	332a      	adds	r3, #42	@ 0x2a
 800608c:	2202      	movs	r2, #2
 800608e:	701a      	strb	r2, [r3, #0]
      break;
 8006090:	e02e      	b.n	80060f0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8006092:	78fa      	ldrb	r2, [r7, #3]
 8006094:	6879      	ldr	r1, [r7, #4]
 8006096:	4613      	mov	r3, r2
 8006098:	011b      	lsls	r3, r3, #4
 800609a:	1a9b      	subs	r3, r3, r2
 800609c:	009b      	lsls	r3, r3, #2
 800609e:	440b      	add	r3, r1
 80060a0:	333c      	adds	r3, #60	@ 0x3c
 80060a2:	781b      	ldrb	r3, [r3, #0]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d10a      	bne.n	80060be <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80060a8:	78fa      	ldrb	r2, [r7, #3]
 80060aa:	6879      	ldr	r1, [r7, #4]
 80060ac:	4613      	mov	r3, r2
 80060ae:	011b      	lsls	r3, r3, #4
 80060b0:	1a9b      	subs	r3, r3, r2
 80060b2:	009b      	lsls	r3, r3, #2
 80060b4:	440b      	add	r3, r1
 80060b6:	332a      	adds	r3, #42	@ 0x2a
 80060b8:	2200      	movs	r2, #0
 80060ba:	701a      	strb	r2, [r3, #0]
      break;
 80060bc:	e018      	b.n	80060f0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80060be:	78fa      	ldrb	r2, [r7, #3]
 80060c0:	6879      	ldr	r1, [r7, #4]
 80060c2:	4613      	mov	r3, r2
 80060c4:	011b      	lsls	r3, r3, #4
 80060c6:	1a9b      	subs	r3, r3, r2
 80060c8:	009b      	lsls	r3, r3, #2
 80060ca:	440b      	add	r3, r1
 80060cc:	332a      	adds	r3, #42	@ 0x2a
 80060ce:	2202      	movs	r2, #2
 80060d0:	701a      	strb	r2, [r3, #0]
      break;
 80060d2:	e00d      	b.n	80060f0 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80060d4:	78fa      	ldrb	r2, [r7, #3]
 80060d6:	6879      	ldr	r1, [r7, #4]
 80060d8:	4613      	mov	r3, r2
 80060da:	011b      	lsls	r3, r3, #4
 80060dc:	1a9b      	subs	r3, r3, r2
 80060de:	009b      	lsls	r3, r3, #2
 80060e0:	440b      	add	r3, r1
 80060e2:	332a      	adds	r3, #42	@ 0x2a
 80060e4:	2200      	movs	r2, #0
 80060e6:	701a      	strb	r2, [r3, #0]
      break;
 80060e8:	e002      	b.n	80060f0 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80060ea:	bf00      	nop
 80060ec:	e000      	b.n	80060f0 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80060ee:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80060f0:	78fa      	ldrb	r2, [r7, #3]
 80060f2:	6879      	ldr	r1, [r7, #4]
 80060f4:	4613      	mov	r3, r2
 80060f6:	011b      	lsls	r3, r3, #4
 80060f8:	1a9b      	subs	r3, r3, r2
 80060fa:	009b      	lsls	r3, r3, #2
 80060fc:	440b      	add	r3, r1
 80060fe:	332c      	adds	r3, #44	@ 0x2c
 8006100:	697a      	ldr	r2, [r7, #20]
 8006102:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8006104:	78fa      	ldrb	r2, [r7, #3]
 8006106:	8b39      	ldrh	r1, [r7, #24]
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	4613      	mov	r3, r2
 800610c:	011b      	lsls	r3, r3, #4
 800610e:	1a9b      	subs	r3, r3, r2
 8006110:	009b      	lsls	r3, r3, #2
 8006112:	4403      	add	r3, r0
 8006114:	3334      	adds	r3, #52	@ 0x34
 8006116:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8006118:	78fa      	ldrb	r2, [r7, #3]
 800611a:	6879      	ldr	r1, [r7, #4]
 800611c:	4613      	mov	r3, r2
 800611e:	011b      	lsls	r3, r3, #4
 8006120:	1a9b      	subs	r3, r3, r2
 8006122:	009b      	lsls	r3, r3, #2
 8006124:	440b      	add	r3, r1
 8006126:	334c      	adds	r3, #76	@ 0x4c
 8006128:	2200      	movs	r2, #0
 800612a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800612c:	78fa      	ldrb	r2, [r7, #3]
 800612e:	6879      	ldr	r1, [r7, #4]
 8006130:	4613      	mov	r3, r2
 8006132:	011b      	lsls	r3, r3, #4
 8006134:	1a9b      	subs	r3, r3, r2
 8006136:	009b      	lsls	r3, r3, #2
 8006138:	440b      	add	r3, r1
 800613a:	3338      	adds	r3, #56	@ 0x38
 800613c:	2200      	movs	r2, #0
 800613e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8006140:	78fa      	ldrb	r2, [r7, #3]
 8006142:	6879      	ldr	r1, [r7, #4]
 8006144:	4613      	mov	r3, r2
 8006146:	011b      	lsls	r3, r3, #4
 8006148:	1a9b      	subs	r3, r3, r2
 800614a:	009b      	lsls	r3, r3, #2
 800614c:	440b      	add	r3, r1
 800614e:	3315      	adds	r3, #21
 8006150:	78fa      	ldrb	r2, [r7, #3]
 8006152:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8006154:	78fa      	ldrb	r2, [r7, #3]
 8006156:	6879      	ldr	r1, [r7, #4]
 8006158:	4613      	mov	r3, r2
 800615a:	011b      	lsls	r3, r3, #4
 800615c:	1a9b      	subs	r3, r3, r2
 800615e:	009b      	lsls	r3, r3, #2
 8006160:	440b      	add	r3, r1
 8006162:	334d      	adds	r3, #77	@ 0x4d
 8006164:	2200      	movs	r2, #0
 8006166:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6818      	ldr	r0, [r3, #0]
 800616c:	78fa      	ldrb	r2, [r7, #3]
 800616e:	4613      	mov	r3, r2
 8006170:	011b      	lsls	r3, r3, #4
 8006172:	1a9b      	subs	r3, r3, r2
 8006174:	009b      	lsls	r3, r3, #2
 8006176:	3310      	adds	r3, #16
 8006178:	687a      	ldr	r2, [r7, #4]
 800617a:	4413      	add	r3, r2
 800617c:	1d19      	adds	r1, r3, #4
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	799b      	ldrb	r3, [r3, #6]
 8006182:	461a      	mov	r2, r3
 8006184:	f004 fc42 	bl	800aa0c <USB_HC_StartXfer>
 8006188:	4603      	mov	r3, r0
}
 800618a:	4618      	mov	r0, r3
 800618c:	3708      	adds	r7, #8
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}
 8006192:	bf00      	nop

08006194 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b086      	sub	sp, #24
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4618      	mov	r0, r3
 80061ac:	f004 f930 	bl	800a410 <USB_GetMode>
 80061b0:	4603      	mov	r3, r0
 80061b2:	2b01      	cmp	r3, #1
 80061b4:	f040 80fb 	bne.w	80063ae <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4618      	mov	r0, r3
 80061be:	f004 f8f3 	bl	800a3a8 <USB_ReadInterrupts>
 80061c2:	4603      	mov	r3, r0
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	f000 80f1 	beq.w	80063ac <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4618      	mov	r0, r3
 80061d0:	f004 f8ea 	bl	800a3a8 <USB_ReadInterrupts>
 80061d4:	4603      	mov	r3, r0
 80061d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80061da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80061de:	d104      	bne.n	80061ea <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80061e8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4618      	mov	r0, r3
 80061f0:	f004 f8da 	bl	800a3a8 <USB_ReadInterrupts>
 80061f4:	4603      	mov	r3, r0
 80061f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80061fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80061fe:	d104      	bne.n	800620a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006208:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4618      	mov	r0, r3
 8006210:	f004 f8ca 	bl	800a3a8 <USB_ReadInterrupts>
 8006214:	4603      	mov	r3, r0
 8006216:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800621a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800621e:	d104      	bne.n	800622a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8006228:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4618      	mov	r0, r3
 8006230:	f004 f8ba 	bl	800a3a8 <USB_ReadInterrupts>
 8006234:	4603      	mov	r3, r0
 8006236:	f003 0302 	and.w	r3, r3, #2
 800623a:	2b02      	cmp	r3, #2
 800623c:	d103      	bne.n	8006246 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	2202      	movs	r2, #2
 8006244:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4618      	mov	r0, r3
 800624c:	f004 f8ac 	bl	800a3a8 <USB_ReadInterrupts>
 8006250:	4603      	mov	r3, r0
 8006252:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006256:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800625a:	d120      	bne.n	800629e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8006264:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f003 0301 	and.w	r3, r3, #1
 8006272:	2b00      	cmp	r3, #0
 8006274:	d113      	bne.n	800629e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8006276:	2110      	movs	r1, #16
 8006278:	6938      	ldr	r0, [r7, #16]
 800627a:	f003 ff9f 	bl	800a1bc <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800627e:	6938      	ldr	r0, [r7, #16]
 8006280:	f003 ffce 	bl	800a220 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	7a5b      	ldrb	r3, [r3, #9]
 8006288:	2b02      	cmp	r3, #2
 800628a:	d105      	bne.n	8006298 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	2101      	movs	r1, #1
 8006292:	4618      	mov	r0, r3
 8006294:	f004 f9c6 	bl	800a624 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f007 f993 	bl	800d5c4 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4618      	mov	r0, r3
 80062a4:	f004 f880 	bl	800a3a8 <USB_ReadInterrupts>
 80062a8:	4603      	mov	r3, r0
 80062aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80062ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80062b2:	d102      	bne.n	80062ba <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f001 fd4d 	bl	8007d54 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4618      	mov	r0, r3
 80062c0:	f004 f872 	bl	800a3a8 <USB_ReadInterrupts>
 80062c4:	4603      	mov	r3, r0
 80062c6:	f003 0308 	and.w	r3, r3, #8
 80062ca:	2b08      	cmp	r3, #8
 80062cc:	d106      	bne.n	80062dc <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f007 f95c 	bl	800d58c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	2208      	movs	r2, #8
 80062da:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4618      	mov	r0, r3
 80062e2:	f004 f861 	bl	800a3a8 <USB_ReadInterrupts>
 80062e6:	4603      	mov	r3, r0
 80062e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80062f0:	d139      	bne.n	8006366 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	4618      	mov	r0, r3
 80062f8:	f004 fe02 	bl	800af00 <USB_HC_ReadInterrupt>
 80062fc:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80062fe:	2300      	movs	r3, #0
 8006300:	617b      	str	r3, [r7, #20]
 8006302:	e025      	b.n	8006350 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8006304:	697b      	ldr	r3, [r7, #20]
 8006306:	f003 030f 	and.w	r3, r3, #15
 800630a:	68ba      	ldr	r2, [r7, #8]
 800630c:	fa22 f303 	lsr.w	r3, r2, r3
 8006310:	f003 0301 	and.w	r3, r3, #1
 8006314:	2b00      	cmp	r3, #0
 8006316:	d018      	beq.n	800634a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	015a      	lsls	r2, r3, #5
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	4413      	add	r3, r2
 8006320:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800632a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800632e:	d106      	bne.n	800633e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	b2db      	uxtb	r3, r3
 8006334:	4619      	mov	r1, r3
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	f000 f905 	bl	8006546 <HCD_HC_IN_IRQHandler>
 800633c:	e005      	b.n	800634a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	b2db      	uxtb	r3, r3
 8006342:	4619      	mov	r1, r3
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	f000 ff67 	bl	8007218 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	3301      	adds	r3, #1
 800634e:	617b      	str	r3, [r7, #20]
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	795b      	ldrb	r3, [r3, #5]
 8006354:	461a      	mov	r2, r3
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	4293      	cmp	r3, r2
 800635a:	d3d3      	bcc.n	8006304 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006364:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4618      	mov	r0, r3
 800636c:	f004 f81c 	bl	800a3a8 <USB_ReadInterrupts>
 8006370:	4603      	mov	r3, r0
 8006372:	f003 0310 	and.w	r3, r3, #16
 8006376:	2b10      	cmp	r3, #16
 8006378:	d101      	bne.n	800637e <HAL_HCD_IRQHandler+0x1ea>
 800637a:	2301      	movs	r3, #1
 800637c:	e000      	b.n	8006380 <HAL_HCD_IRQHandler+0x1ec>
 800637e:	2300      	movs	r3, #0
 8006380:	2b00      	cmp	r3, #0
 8006382:	d014      	beq.n	80063ae <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	699a      	ldr	r2, [r3, #24]
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f022 0210 	bic.w	r2, r2, #16
 8006392:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f001 fbfe 	bl	8007b96 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	699a      	ldr	r2, [r3, #24]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f042 0210 	orr.w	r2, r2, #16
 80063a8:	619a      	str	r2, [r3, #24]
 80063aa:	e000      	b.n	80063ae <HAL_HCD_IRQHandler+0x21a>
      return;
 80063ac:	bf00      	nop
    }
  }
}
 80063ae:	3718      	adds	r7, #24
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}

080063b4 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b082      	sub	sp, #8
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	d101      	bne.n	80063ca <HAL_HCD_Start+0x16>
 80063c6:	2302      	movs	r3, #2
 80063c8:	e013      	b.n	80063f2 <HAL_HCD_Start+0x3e>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2201      	movs	r2, #1
 80063ce:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	2101      	movs	r1, #1
 80063d8:	4618      	mov	r0, r3
 80063da:	f004 f98a 	bl	800a6f2 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4618      	mov	r0, r3
 80063e4:	f003 fe7c 	bl	800a0e0 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2200      	movs	r2, #0
 80063ec:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80063f0:	2300      	movs	r3, #0
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	3708      	adds	r7, #8
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}

080063fa <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80063fa:	b580      	push	{r7, lr}
 80063fc:	b082      	sub	sp, #8
 80063fe:	af00      	add	r7, sp, #0
 8006400:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8006408:	2b01      	cmp	r3, #1
 800640a:	d101      	bne.n	8006410 <HAL_HCD_Stop+0x16>
 800640c:	2302      	movs	r3, #2
 800640e:	e00d      	b.n	800642c <HAL_HCD_Stop+0x32>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2201      	movs	r2, #1
 8006414:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4618      	mov	r0, r3
 800641e:	f004 fedd 	bl	800b1dc <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2200      	movs	r2, #0
 8006426:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800642a:	2300      	movs	r3, #0
}
 800642c:	4618      	mov	r0, r3
 800642e:	3708      	adds	r7, #8
 8006430:	46bd      	mov	sp, r7
 8006432:	bd80      	pop	{r7, pc}

08006434 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b082      	sub	sp, #8
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4618      	mov	r0, r3
 8006442:	f004 f92c 	bl	800a69e <USB_ResetPort>
 8006446:	4603      	mov	r3, r0
}
 8006448:	4618      	mov	r0, r3
 800644a:	3708      	adds	r7, #8
 800644c:	46bd      	mov	sp, r7
 800644e:	bd80      	pop	{r7, pc}

08006450 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8006450:	b480      	push	{r7}
 8006452:	b083      	sub	sp, #12
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
 8006458:	460b      	mov	r3, r1
 800645a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800645c:	78fa      	ldrb	r2, [r7, #3]
 800645e:	6879      	ldr	r1, [r7, #4]
 8006460:	4613      	mov	r3, r2
 8006462:	011b      	lsls	r3, r3, #4
 8006464:	1a9b      	subs	r3, r3, r2
 8006466:	009b      	lsls	r3, r3, #2
 8006468:	440b      	add	r3, r1
 800646a:	334c      	adds	r3, #76	@ 0x4c
 800646c:	781b      	ldrb	r3, [r3, #0]
}
 800646e:	4618      	mov	r0, r3
 8006470:	370c      	adds	r7, #12
 8006472:	46bd      	mov	sp, r7
 8006474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006478:	4770      	bx	lr

0800647a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800647a:	b480      	push	{r7}
 800647c:	b083      	sub	sp, #12
 800647e:	af00      	add	r7, sp, #0
 8006480:	6078      	str	r0, [r7, #4]
 8006482:	460b      	mov	r3, r1
 8006484:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8006486:	78fa      	ldrb	r2, [r7, #3]
 8006488:	6879      	ldr	r1, [r7, #4]
 800648a:	4613      	mov	r3, r2
 800648c:	011b      	lsls	r3, r3, #4
 800648e:	1a9b      	subs	r3, r3, r2
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	440b      	add	r3, r1
 8006494:	3338      	adds	r3, #56	@ 0x38
 8006496:	681b      	ldr	r3, [r3, #0]
}
 8006498:	4618      	mov	r0, r3
 800649a:	370c      	adds	r7, #12
 800649c:	46bd      	mov	sp, r7
 800649e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a2:	4770      	bx	lr

080064a4 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b082      	sub	sp, #8
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4618      	mov	r0, r3
 80064b2:	f004 f96e 	bl	800a792 <USB_GetCurrentFrame>
 80064b6:	4603      	mov	r3, r0
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3708      	adds	r7, #8
 80064bc:	46bd      	mov	sp, r7
 80064be:	bd80      	pop	{r7, pc}

080064c0 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b082      	sub	sp, #8
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4618      	mov	r0, r3
 80064ce:	f004 f949 	bl	800a764 <USB_GetHostSpeed>
 80064d2:	4603      	mov	r3, r0
}
 80064d4:	4618      	mov	r0, r3
 80064d6:	3708      	adds	r7, #8
 80064d8:	46bd      	mov	sp, r7
 80064da:	bd80      	pop	{r7, pc}

080064dc <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80064dc:	b480      	push	{r7}
 80064de:	b083      	sub	sp, #12
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
 80064e4:	460b      	mov	r3, r1
 80064e6:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80064e8:	78fa      	ldrb	r2, [r7, #3]
 80064ea:	6879      	ldr	r1, [r7, #4]
 80064ec:	4613      	mov	r3, r2
 80064ee:	011b      	lsls	r3, r3, #4
 80064f0:	1a9b      	subs	r3, r3, r2
 80064f2:	009b      	lsls	r3, r3, #2
 80064f4:	440b      	add	r3, r1
 80064f6:	331a      	adds	r3, #26
 80064f8:	2200      	movs	r2, #0
 80064fa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80064fc:	78fa      	ldrb	r2, [r7, #3]
 80064fe:	6879      	ldr	r1, [r7, #4]
 8006500:	4613      	mov	r3, r2
 8006502:	011b      	lsls	r3, r3, #4
 8006504:	1a9b      	subs	r3, r3, r2
 8006506:	009b      	lsls	r3, r3, #2
 8006508:	440b      	add	r3, r1
 800650a:	331b      	adds	r3, #27
 800650c:	2200      	movs	r2, #0
 800650e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8006510:	78fa      	ldrb	r2, [r7, #3]
 8006512:	6879      	ldr	r1, [r7, #4]
 8006514:	4613      	mov	r3, r2
 8006516:	011b      	lsls	r3, r3, #4
 8006518:	1a9b      	subs	r3, r3, r2
 800651a:	009b      	lsls	r3, r3, #2
 800651c:	440b      	add	r3, r1
 800651e:	3325      	adds	r3, #37	@ 0x25
 8006520:	2200      	movs	r2, #0
 8006522:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8006524:	78fa      	ldrb	r2, [r7, #3]
 8006526:	6879      	ldr	r1, [r7, #4]
 8006528:	4613      	mov	r3, r2
 800652a:	011b      	lsls	r3, r3, #4
 800652c:	1a9b      	subs	r3, r3, r2
 800652e:	009b      	lsls	r3, r3, #2
 8006530:	440b      	add	r3, r1
 8006532:	3324      	adds	r3, #36	@ 0x24
 8006534:	2200      	movs	r2, #0
 8006536:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8006538:	2300      	movs	r3, #0
}
 800653a:	4618      	mov	r0, r3
 800653c:	370c      	adds	r7, #12
 800653e:	46bd      	mov	sp, r7
 8006540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006544:	4770      	bx	lr

08006546 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006546:	b580      	push	{r7, lr}
 8006548:	b086      	sub	sp, #24
 800654a:	af00      	add	r7, sp, #0
 800654c:	6078      	str	r0, [r7, #4]
 800654e:	460b      	mov	r3, r1
 8006550:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	78fa      	ldrb	r2, [r7, #3]
 8006562:	4611      	mov	r1, r2
 8006564:	4618      	mov	r0, r3
 8006566:	f003 ff32 	bl	800a3ce <USB_ReadChInterrupts>
 800656a:	4603      	mov	r3, r0
 800656c:	f003 0304 	and.w	r3, r3, #4
 8006570:	2b04      	cmp	r3, #4
 8006572:	d11a      	bne.n	80065aa <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8006574:	78fb      	ldrb	r3, [r7, #3]
 8006576:	015a      	lsls	r2, r3, #5
 8006578:	693b      	ldr	r3, [r7, #16]
 800657a:	4413      	add	r3, r2
 800657c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006580:	461a      	mov	r2, r3
 8006582:	2304      	movs	r3, #4
 8006584:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8006586:	78fa      	ldrb	r2, [r7, #3]
 8006588:	6879      	ldr	r1, [r7, #4]
 800658a:	4613      	mov	r3, r2
 800658c:	011b      	lsls	r3, r3, #4
 800658e:	1a9b      	subs	r3, r3, r2
 8006590:	009b      	lsls	r3, r3, #2
 8006592:	440b      	add	r3, r1
 8006594:	334d      	adds	r3, #77	@ 0x4d
 8006596:	2207      	movs	r2, #7
 8006598:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	78fa      	ldrb	r2, [r7, #3]
 80065a0:	4611      	mov	r1, r2
 80065a2:	4618      	mov	r0, r3
 80065a4:	f004 fcbd 	bl	800af22 <USB_HC_Halt>
 80065a8:	e09e      	b.n	80066e8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	78fa      	ldrb	r2, [r7, #3]
 80065b0:	4611      	mov	r1, r2
 80065b2:	4618      	mov	r0, r3
 80065b4:	f003 ff0b 	bl	800a3ce <USB_ReadChInterrupts>
 80065b8:	4603      	mov	r3, r0
 80065ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80065c2:	d11b      	bne.n	80065fc <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80065c4:	78fb      	ldrb	r3, [r7, #3]
 80065c6:	015a      	lsls	r2, r3, #5
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	4413      	add	r3, r2
 80065cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065d0:	461a      	mov	r2, r3
 80065d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80065d6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80065d8:	78fa      	ldrb	r2, [r7, #3]
 80065da:	6879      	ldr	r1, [r7, #4]
 80065dc:	4613      	mov	r3, r2
 80065de:	011b      	lsls	r3, r3, #4
 80065e0:	1a9b      	subs	r3, r3, r2
 80065e2:	009b      	lsls	r3, r3, #2
 80065e4:	440b      	add	r3, r1
 80065e6:	334d      	adds	r3, #77	@ 0x4d
 80065e8:	2208      	movs	r2, #8
 80065ea:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	78fa      	ldrb	r2, [r7, #3]
 80065f2:	4611      	mov	r1, r2
 80065f4:	4618      	mov	r0, r3
 80065f6:	f004 fc94 	bl	800af22 <USB_HC_Halt>
 80065fa:	e075      	b.n	80066e8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	78fa      	ldrb	r2, [r7, #3]
 8006602:	4611      	mov	r1, r2
 8006604:	4618      	mov	r0, r3
 8006606:	f003 fee2 	bl	800a3ce <USB_ReadChInterrupts>
 800660a:	4603      	mov	r3, r0
 800660c:	f003 0308 	and.w	r3, r3, #8
 8006610:	2b08      	cmp	r3, #8
 8006612:	d11a      	bne.n	800664a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8006614:	78fb      	ldrb	r3, [r7, #3]
 8006616:	015a      	lsls	r2, r3, #5
 8006618:	693b      	ldr	r3, [r7, #16]
 800661a:	4413      	add	r3, r2
 800661c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006620:	461a      	mov	r2, r3
 8006622:	2308      	movs	r3, #8
 8006624:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8006626:	78fa      	ldrb	r2, [r7, #3]
 8006628:	6879      	ldr	r1, [r7, #4]
 800662a:	4613      	mov	r3, r2
 800662c:	011b      	lsls	r3, r3, #4
 800662e:	1a9b      	subs	r3, r3, r2
 8006630:	009b      	lsls	r3, r3, #2
 8006632:	440b      	add	r3, r1
 8006634:	334d      	adds	r3, #77	@ 0x4d
 8006636:	2206      	movs	r2, #6
 8006638:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	78fa      	ldrb	r2, [r7, #3]
 8006640:	4611      	mov	r1, r2
 8006642:	4618      	mov	r0, r3
 8006644:	f004 fc6d 	bl	800af22 <USB_HC_Halt>
 8006648:	e04e      	b.n	80066e8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	78fa      	ldrb	r2, [r7, #3]
 8006650:	4611      	mov	r1, r2
 8006652:	4618      	mov	r0, r3
 8006654:	f003 febb 	bl	800a3ce <USB_ReadChInterrupts>
 8006658:	4603      	mov	r3, r0
 800665a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800665e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006662:	d11b      	bne.n	800669c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8006664:	78fb      	ldrb	r3, [r7, #3]
 8006666:	015a      	lsls	r2, r3, #5
 8006668:	693b      	ldr	r3, [r7, #16]
 800666a:	4413      	add	r3, r2
 800666c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006670:	461a      	mov	r2, r3
 8006672:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006676:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8006678:	78fa      	ldrb	r2, [r7, #3]
 800667a:	6879      	ldr	r1, [r7, #4]
 800667c:	4613      	mov	r3, r2
 800667e:	011b      	lsls	r3, r3, #4
 8006680:	1a9b      	subs	r3, r3, r2
 8006682:	009b      	lsls	r3, r3, #2
 8006684:	440b      	add	r3, r1
 8006686:	334d      	adds	r3, #77	@ 0x4d
 8006688:	2209      	movs	r2, #9
 800668a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	78fa      	ldrb	r2, [r7, #3]
 8006692:	4611      	mov	r1, r2
 8006694:	4618      	mov	r0, r3
 8006696:	f004 fc44 	bl	800af22 <USB_HC_Halt>
 800669a:	e025      	b.n	80066e8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	78fa      	ldrb	r2, [r7, #3]
 80066a2:	4611      	mov	r1, r2
 80066a4:	4618      	mov	r0, r3
 80066a6:	f003 fe92 	bl	800a3ce <USB_ReadChInterrupts>
 80066aa:	4603      	mov	r3, r0
 80066ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066b0:	2b80      	cmp	r3, #128	@ 0x80
 80066b2:	d119      	bne.n	80066e8 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80066b4:	78fb      	ldrb	r3, [r7, #3]
 80066b6:	015a      	lsls	r2, r3, #5
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	4413      	add	r3, r2
 80066bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066c0:	461a      	mov	r2, r3
 80066c2:	2380      	movs	r3, #128	@ 0x80
 80066c4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80066c6:	78fa      	ldrb	r2, [r7, #3]
 80066c8:	6879      	ldr	r1, [r7, #4]
 80066ca:	4613      	mov	r3, r2
 80066cc:	011b      	lsls	r3, r3, #4
 80066ce:	1a9b      	subs	r3, r3, r2
 80066d0:	009b      	lsls	r3, r3, #2
 80066d2:	440b      	add	r3, r1
 80066d4:	334d      	adds	r3, #77	@ 0x4d
 80066d6:	2207      	movs	r2, #7
 80066d8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	78fa      	ldrb	r2, [r7, #3]
 80066e0:	4611      	mov	r1, r2
 80066e2:	4618      	mov	r0, r3
 80066e4:	f004 fc1d 	bl	800af22 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	78fa      	ldrb	r2, [r7, #3]
 80066ee:	4611      	mov	r1, r2
 80066f0:	4618      	mov	r0, r3
 80066f2:	f003 fe6c 	bl	800a3ce <USB_ReadChInterrupts>
 80066f6:	4603      	mov	r3, r0
 80066f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80066fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006700:	d112      	bne.n	8006728 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	78fa      	ldrb	r2, [r7, #3]
 8006708:	4611      	mov	r1, r2
 800670a:	4618      	mov	r0, r3
 800670c:	f004 fc09 	bl	800af22 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8006710:	78fb      	ldrb	r3, [r7, #3]
 8006712:	015a      	lsls	r2, r3, #5
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	4413      	add	r3, r2
 8006718:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800671c:	461a      	mov	r2, r3
 800671e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006722:	6093      	str	r3, [r2, #8]
 8006724:	f000 bd75 	b.w	8007212 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	78fa      	ldrb	r2, [r7, #3]
 800672e:	4611      	mov	r1, r2
 8006730:	4618      	mov	r0, r3
 8006732:	f003 fe4c 	bl	800a3ce <USB_ReadChInterrupts>
 8006736:	4603      	mov	r3, r0
 8006738:	f003 0301 	and.w	r3, r3, #1
 800673c:	2b01      	cmp	r3, #1
 800673e:	f040 8128 	bne.w	8006992 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8006742:	78fb      	ldrb	r3, [r7, #3]
 8006744:	015a      	lsls	r2, r3, #5
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	4413      	add	r3, r2
 800674a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800674e:	461a      	mov	r2, r3
 8006750:	2320      	movs	r3, #32
 8006752:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8006754:	78fa      	ldrb	r2, [r7, #3]
 8006756:	6879      	ldr	r1, [r7, #4]
 8006758:	4613      	mov	r3, r2
 800675a:	011b      	lsls	r3, r3, #4
 800675c:	1a9b      	subs	r3, r3, r2
 800675e:	009b      	lsls	r3, r3, #2
 8006760:	440b      	add	r3, r1
 8006762:	331b      	adds	r3, #27
 8006764:	781b      	ldrb	r3, [r3, #0]
 8006766:	2b01      	cmp	r3, #1
 8006768:	d119      	bne.n	800679e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800676a:	78fa      	ldrb	r2, [r7, #3]
 800676c:	6879      	ldr	r1, [r7, #4]
 800676e:	4613      	mov	r3, r2
 8006770:	011b      	lsls	r3, r3, #4
 8006772:	1a9b      	subs	r3, r3, r2
 8006774:	009b      	lsls	r3, r3, #2
 8006776:	440b      	add	r3, r1
 8006778:	331b      	adds	r3, #27
 800677a:	2200      	movs	r2, #0
 800677c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800677e:	78fb      	ldrb	r3, [r7, #3]
 8006780:	015a      	lsls	r2, r3, #5
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	4413      	add	r3, r2
 8006786:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	78fa      	ldrb	r2, [r7, #3]
 800678e:	0151      	lsls	r1, r2, #5
 8006790:	693a      	ldr	r2, [r7, #16]
 8006792:	440a      	add	r2, r1
 8006794:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006798:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800679c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	799b      	ldrb	r3, [r3, #6]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d01b      	beq.n	80067de <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80067a6:	78fa      	ldrb	r2, [r7, #3]
 80067a8:	6879      	ldr	r1, [r7, #4]
 80067aa:	4613      	mov	r3, r2
 80067ac:	011b      	lsls	r3, r3, #4
 80067ae:	1a9b      	subs	r3, r3, r2
 80067b0:	009b      	lsls	r3, r3, #2
 80067b2:	440b      	add	r3, r1
 80067b4:	3330      	adds	r3, #48	@ 0x30
 80067b6:	6819      	ldr	r1, [r3, #0]
 80067b8:	78fb      	ldrb	r3, [r7, #3]
 80067ba:	015a      	lsls	r2, r3, #5
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	4413      	add	r3, r2
 80067c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067c4:	691b      	ldr	r3, [r3, #16]
 80067c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80067ca:	78fa      	ldrb	r2, [r7, #3]
 80067cc:	1ac9      	subs	r1, r1, r3
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	4613      	mov	r3, r2
 80067d2:	011b      	lsls	r3, r3, #4
 80067d4:	1a9b      	subs	r3, r3, r2
 80067d6:	009b      	lsls	r3, r3, #2
 80067d8:	4403      	add	r3, r0
 80067da:	3338      	adds	r3, #56	@ 0x38
 80067dc:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80067de:	78fa      	ldrb	r2, [r7, #3]
 80067e0:	6879      	ldr	r1, [r7, #4]
 80067e2:	4613      	mov	r3, r2
 80067e4:	011b      	lsls	r3, r3, #4
 80067e6:	1a9b      	subs	r3, r3, r2
 80067e8:	009b      	lsls	r3, r3, #2
 80067ea:	440b      	add	r3, r1
 80067ec:	334d      	adds	r3, #77	@ 0x4d
 80067ee:	2201      	movs	r2, #1
 80067f0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80067f2:	78fa      	ldrb	r2, [r7, #3]
 80067f4:	6879      	ldr	r1, [r7, #4]
 80067f6:	4613      	mov	r3, r2
 80067f8:	011b      	lsls	r3, r3, #4
 80067fa:	1a9b      	subs	r3, r3, r2
 80067fc:	009b      	lsls	r3, r3, #2
 80067fe:	440b      	add	r3, r1
 8006800:	3344      	adds	r3, #68	@ 0x44
 8006802:	2200      	movs	r2, #0
 8006804:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8006806:	78fb      	ldrb	r3, [r7, #3]
 8006808:	015a      	lsls	r2, r3, #5
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	4413      	add	r3, r2
 800680e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006812:	461a      	mov	r2, r3
 8006814:	2301      	movs	r3, #1
 8006816:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006818:	78fa      	ldrb	r2, [r7, #3]
 800681a:	6879      	ldr	r1, [r7, #4]
 800681c:	4613      	mov	r3, r2
 800681e:	011b      	lsls	r3, r3, #4
 8006820:	1a9b      	subs	r3, r3, r2
 8006822:	009b      	lsls	r3, r3, #2
 8006824:	440b      	add	r3, r1
 8006826:	3326      	adds	r3, #38	@ 0x26
 8006828:	781b      	ldrb	r3, [r3, #0]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d00a      	beq.n	8006844 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800682e:	78fa      	ldrb	r2, [r7, #3]
 8006830:	6879      	ldr	r1, [r7, #4]
 8006832:	4613      	mov	r3, r2
 8006834:	011b      	lsls	r3, r3, #4
 8006836:	1a9b      	subs	r3, r3, r2
 8006838:	009b      	lsls	r3, r3, #2
 800683a:	440b      	add	r3, r1
 800683c:	3326      	adds	r3, #38	@ 0x26
 800683e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006840:	2b02      	cmp	r3, #2
 8006842:	d110      	bne.n	8006866 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	78fa      	ldrb	r2, [r7, #3]
 800684a:	4611      	mov	r1, r2
 800684c:	4618      	mov	r0, r3
 800684e:	f004 fb68 	bl	800af22 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8006852:	78fb      	ldrb	r3, [r7, #3]
 8006854:	015a      	lsls	r2, r3, #5
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	4413      	add	r3, r2
 800685a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800685e:	461a      	mov	r2, r3
 8006860:	2310      	movs	r3, #16
 8006862:	6093      	str	r3, [r2, #8]
 8006864:	e03d      	b.n	80068e2 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8006866:	78fa      	ldrb	r2, [r7, #3]
 8006868:	6879      	ldr	r1, [r7, #4]
 800686a:	4613      	mov	r3, r2
 800686c:	011b      	lsls	r3, r3, #4
 800686e:	1a9b      	subs	r3, r3, r2
 8006870:	009b      	lsls	r3, r3, #2
 8006872:	440b      	add	r3, r1
 8006874:	3326      	adds	r3, #38	@ 0x26
 8006876:	781b      	ldrb	r3, [r3, #0]
 8006878:	2b03      	cmp	r3, #3
 800687a:	d00a      	beq.n	8006892 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 800687c:	78fa      	ldrb	r2, [r7, #3]
 800687e:	6879      	ldr	r1, [r7, #4]
 8006880:	4613      	mov	r3, r2
 8006882:	011b      	lsls	r3, r3, #4
 8006884:	1a9b      	subs	r3, r3, r2
 8006886:	009b      	lsls	r3, r3, #2
 8006888:	440b      	add	r3, r1
 800688a:	3326      	adds	r3, #38	@ 0x26
 800688c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800688e:	2b01      	cmp	r3, #1
 8006890:	d127      	bne.n	80068e2 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006892:	78fb      	ldrb	r3, [r7, #3]
 8006894:	015a      	lsls	r2, r3, #5
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	4413      	add	r3, r2
 800689a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	78fa      	ldrb	r2, [r7, #3]
 80068a2:	0151      	lsls	r1, r2, #5
 80068a4:	693a      	ldr	r2, [r7, #16]
 80068a6:	440a      	add	r2, r1
 80068a8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80068ac:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80068b0:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80068b2:	78fa      	ldrb	r2, [r7, #3]
 80068b4:	6879      	ldr	r1, [r7, #4]
 80068b6:	4613      	mov	r3, r2
 80068b8:	011b      	lsls	r3, r3, #4
 80068ba:	1a9b      	subs	r3, r3, r2
 80068bc:	009b      	lsls	r3, r3, #2
 80068be:	440b      	add	r3, r1
 80068c0:	334c      	adds	r3, #76	@ 0x4c
 80068c2:	2201      	movs	r2, #1
 80068c4:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80068c6:	78fa      	ldrb	r2, [r7, #3]
 80068c8:	6879      	ldr	r1, [r7, #4]
 80068ca:	4613      	mov	r3, r2
 80068cc:	011b      	lsls	r3, r3, #4
 80068ce:	1a9b      	subs	r3, r3, r2
 80068d0:	009b      	lsls	r3, r3, #2
 80068d2:	440b      	add	r3, r1
 80068d4:	334c      	adds	r3, #76	@ 0x4c
 80068d6:	781a      	ldrb	r2, [r3, #0]
 80068d8:	78fb      	ldrb	r3, [r7, #3]
 80068da:	4619      	mov	r1, r3
 80068dc:	6878      	ldr	r0, [r7, #4]
 80068de:	f006 fe7f 	bl	800d5e0 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	799b      	ldrb	r3, [r3, #6]
 80068e6:	2b01      	cmp	r3, #1
 80068e8:	d13b      	bne.n	8006962 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80068ea:	78fa      	ldrb	r2, [r7, #3]
 80068ec:	6879      	ldr	r1, [r7, #4]
 80068ee:	4613      	mov	r3, r2
 80068f0:	011b      	lsls	r3, r3, #4
 80068f2:	1a9b      	subs	r3, r3, r2
 80068f4:	009b      	lsls	r3, r3, #2
 80068f6:	440b      	add	r3, r1
 80068f8:	3338      	adds	r3, #56	@ 0x38
 80068fa:	6819      	ldr	r1, [r3, #0]
 80068fc:	78fa      	ldrb	r2, [r7, #3]
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	4613      	mov	r3, r2
 8006902:	011b      	lsls	r3, r3, #4
 8006904:	1a9b      	subs	r3, r3, r2
 8006906:	009b      	lsls	r3, r3, #2
 8006908:	4403      	add	r3, r0
 800690a:	3328      	adds	r3, #40	@ 0x28
 800690c:	881b      	ldrh	r3, [r3, #0]
 800690e:	440b      	add	r3, r1
 8006910:	1e59      	subs	r1, r3, #1
 8006912:	78fa      	ldrb	r2, [r7, #3]
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	4613      	mov	r3, r2
 8006918:	011b      	lsls	r3, r3, #4
 800691a:	1a9b      	subs	r3, r3, r2
 800691c:	009b      	lsls	r3, r3, #2
 800691e:	4403      	add	r3, r0
 8006920:	3328      	adds	r3, #40	@ 0x28
 8006922:	881b      	ldrh	r3, [r3, #0]
 8006924:	fbb1 f3f3 	udiv	r3, r1, r3
 8006928:	f003 0301 	and.w	r3, r3, #1
 800692c:	2b00      	cmp	r3, #0
 800692e:	f000 8470 	beq.w	8007212 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8006932:	78fa      	ldrb	r2, [r7, #3]
 8006934:	6879      	ldr	r1, [r7, #4]
 8006936:	4613      	mov	r3, r2
 8006938:	011b      	lsls	r3, r3, #4
 800693a:	1a9b      	subs	r3, r3, r2
 800693c:	009b      	lsls	r3, r3, #2
 800693e:	440b      	add	r3, r1
 8006940:	333c      	adds	r3, #60	@ 0x3c
 8006942:	781b      	ldrb	r3, [r3, #0]
 8006944:	78fa      	ldrb	r2, [r7, #3]
 8006946:	f083 0301 	eor.w	r3, r3, #1
 800694a:	b2d8      	uxtb	r0, r3
 800694c:	6879      	ldr	r1, [r7, #4]
 800694e:	4613      	mov	r3, r2
 8006950:	011b      	lsls	r3, r3, #4
 8006952:	1a9b      	subs	r3, r3, r2
 8006954:	009b      	lsls	r3, r3, #2
 8006956:	440b      	add	r3, r1
 8006958:	333c      	adds	r3, #60	@ 0x3c
 800695a:	4602      	mov	r2, r0
 800695c:	701a      	strb	r2, [r3, #0]
 800695e:	f000 bc58 	b.w	8007212 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8006962:	78fa      	ldrb	r2, [r7, #3]
 8006964:	6879      	ldr	r1, [r7, #4]
 8006966:	4613      	mov	r3, r2
 8006968:	011b      	lsls	r3, r3, #4
 800696a:	1a9b      	subs	r3, r3, r2
 800696c:	009b      	lsls	r3, r3, #2
 800696e:	440b      	add	r3, r1
 8006970:	333c      	adds	r3, #60	@ 0x3c
 8006972:	781b      	ldrb	r3, [r3, #0]
 8006974:	78fa      	ldrb	r2, [r7, #3]
 8006976:	f083 0301 	eor.w	r3, r3, #1
 800697a:	b2d8      	uxtb	r0, r3
 800697c:	6879      	ldr	r1, [r7, #4]
 800697e:	4613      	mov	r3, r2
 8006980:	011b      	lsls	r3, r3, #4
 8006982:	1a9b      	subs	r3, r3, r2
 8006984:	009b      	lsls	r3, r3, #2
 8006986:	440b      	add	r3, r1
 8006988:	333c      	adds	r3, #60	@ 0x3c
 800698a:	4602      	mov	r2, r0
 800698c:	701a      	strb	r2, [r3, #0]
 800698e:	f000 bc40 	b.w	8007212 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	78fa      	ldrb	r2, [r7, #3]
 8006998:	4611      	mov	r1, r2
 800699a:	4618      	mov	r0, r3
 800699c:	f003 fd17 	bl	800a3ce <USB_ReadChInterrupts>
 80069a0:	4603      	mov	r3, r0
 80069a2:	f003 0320 	and.w	r3, r3, #32
 80069a6:	2b20      	cmp	r3, #32
 80069a8:	d131      	bne.n	8006a0e <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80069aa:	78fb      	ldrb	r3, [r7, #3]
 80069ac:	015a      	lsls	r2, r3, #5
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	4413      	add	r3, r2
 80069b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069b6:	461a      	mov	r2, r3
 80069b8:	2320      	movs	r3, #32
 80069ba:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80069bc:	78fa      	ldrb	r2, [r7, #3]
 80069be:	6879      	ldr	r1, [r7, #4]
 80069c0:	4613      	mov	r3, r2
 80069c2:	011b      	lsls	r3, r3, #4
 80069c4:	1a9b      	subs	r3, r3, r2
 80069c6:	009b      	lsls	r3, r3, #2
 80069c8:	440b      	add	r3, r1
 80069ca:	331a      	adds	r3, #26
 80069cc:	781b      	ldrb	r3, [r3, #0]
 80069ce:	2b01      	cmp	r3, #1
 80069d0:	f040 841f 	bne.w	8007212 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80069d4:	78fa      	ldrb	r2, [r7, #3]
 80069d6:	6879      	ldr	r1, [r7, #4]
 80069d8:	4613      	mov	r3, r2
 80069da:	011b      	lsls	r3, r3, #4
 80069dc:	1a9b      	subs	r3, r3, r2
 80069de:	009b      	lsls	r3, r3, #2
 80069e0:	440b      	add	r3, r1
 80069e2:	331b      	adds	r3, #27
 80069e4:	2201      	movs	r2, #1
 80069e6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80069e8:	78fa      	ldrb	r2, [r7, #3]
 80069ea:	6879      	ldr	r1, [r7, #4]
 80069ec:	4613      	mov	r3, r2
 80069ee:	011b      	lsls	r3, r3, #4
 80069f0:	1a9b      	subs	r3, r3, r2
 80069f2:	009b      	lsls	r3, r3, #2
 80069f4:	440b      	add	r3, r1
 80069f6:	334d      	adds	r3, #77	@ 0x4d
 80069f8:	2203      	movs	r2, #3
 80069fa:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	78fa      	ldrb	r2, [r7, #3]
 8006a02:	4611      	mov	r1, r2
 8006a04:	4618      	mov	r0, r3
 8006a06:	f004 fa8c 	bl	800af22 <USB_HC_Halt>
 8006a0a:	f000 bc02 	b.w	8007212 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	78fa      	ldrb	r2, [r7, #3]
 8006a14:	4611      	mov	r1, r2
 8006a16:	4618      	mov	r0, r3
 8006a18:	f003 fcd9 	bl	800a3ce <USB_ReadChInterrupts>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	f003 0302 	and.w	r3, r3, #2
 8006a22:	2b02      	cmp	r3, #2
 8006a24:	f040 8305 	bne.w	8007032 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8006a28:	78fb      	ldrb	r3, [r7, #3]
 8006a2a:	015a      	lsls	r2, r3, #5
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	4413      	add	r3, r2
 8006a30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a34:	461a      	mov	r2, r3
 8006a36:	2302      	movs	r3, #2
 8006a38:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8006a3a:	78fa      	ldrb	r2, [r7, #3]
 8006a3c:	6879      	ldr	r1, [r7, #4]
 8006a3e:	4613      	mov	r3, r2
 8006a40:	011b      	lsls	r3, r3, #4
 8006a42:	1a9b      	subs	r3, r3, r2
 8006a44:	009b      	lsls	r3, r3, #2
 8006a46:	440b      	add	r3, r1
 8006a48:	334d      	adds	r3, #77	@ 0x4d
 8006a4a:	781b      	ldrb	r3, [r3, #0]
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d114      	bne.n	8006a7a <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006a50:	78fa      	ldrb	r2, [r7, #3]
 8006a52:	6879      	ldr	r1, [r7, #4]
 8006a54:	4613      	mov	r3, r2
 8006a56:	011b      	lsls	r3, r3, #4
 8006a58:	1a9b      	subs	r3, r3, r2
 8006a5a:	009b      	lsls	r3, r3, #2
 8006a5c:	440b      	add	r3, r1
 8006a5e:	334d      	adds	r3, #77	@ 0x4d
 8006a60:	2202      	movs	r2, #2
 8006a62:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8006a64:	78fa      	ldrb	r2, [r7, #3]
 8006a66:	6879      	ldr	r1, [r7, #4]
 8006a68:	4613      	mov	r3, r2
 8006a6a:	011b      	lsls	r3, r3, #4
 8006a6c:	1a9b      	subs	r3, r3, r2
 8006a6e:	009b      	lsls	r3, r3, #2
 8006a70:	440b      	add	r3, r1
 8006a72:	334c      	adds	r3, #76	@ 0x4c
 8006a74:	2201      	movs	r2, #1
 8006a76:	701a      	strb	r2, [r3, #0]
 8006a78:	e2cc      	b.n	8007014 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8006a7a:	78fa      	ldrb	r2, [r7, #3]
 8006a7c:	6879      	ldr	r1, [r7, #4]
 8006a7e:	4613      	mov	r3, r2
 8006a80:	011b      	lsls	r3, r3, #4
 8006a82:	1a9b      	subs	r3, r3, r2
 8006a84:	009b      	lsls	r3, r3, #2
 8006a86:	440b      	add	r3, r1
 8006a88:	334d      	adds	r3, #77	@ 0x4d
 8006a8a:	781b      	ldrb	r3, [r3, #0]
 8006a8c:	2b06      	cmp	r3, #6
 8006a8e:	d114      	bne.n	8006aba <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006a90:	78fa      	ldrb	r2, [r7, #3]
 8006a92:	6879      	ldr	r1, [r7, #4]
 8006a94:	4613      	mov	r3, r2
 8006a96:	011b      	lsls	r3, r3, #4
 8006a98:	1a9b      	subs	r3, r3, r2
 8006a9a:	009b      	lsls	r3, r3, #2
 8006a9c:	440b      	add	r3, r1
 8006a9e:	334d      	adds	r3, #77	@ 0x4d
 8006aa0:	2202      	movs	r2, #2
 8006aa2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8006aa4:	78fa      	ldrb	r2, [r7, #3]
 8006aa6:	6879      	ldr	r1, [r7, #4]
 8006aa8:	4613      	mov	r3, r2
 8006aaa:	011b      	lsls	r3, r3, #4
 8006aac:	1a9b      	subs	r3, r3, r2
 8006aae:	009b      	lsls	r3, r3, #2
 8006ab0:	440b      	add	r3, r1
 8006ab2:	334c      	adds	r3, #76	@ 0x4c
 8006ab4:	2205      	movs	r2, #5
 8006ab6:	701a      	strb	r2, [r3, #0]
 8006ab8:	e2ac      	b.n	8007014 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006aba:	78fa      	ldrb	r2, [r7, #3]
 8006abc:	6879      	ldr	r1, [r7, #4]
 8006abe:	4613      	mov	r3, r2
 8006ac0:	011b      	lsls	r3, r3, #4
 8006ac2:	1a9b      	subs	r3, r3, r2
 8006ac4:	009b      	lsls	r3, r3, #2
 8006ac6:	440b      	add	r3, r1
 8006ac8:	334d      	adds	r3, #77	@ 0x4d
 8006aca:	781b      	ldrb	r3, [r3, #0]
 8006acc:	2b07      	cmp	r3, #7
 8006ace:	d00b      	beq.n	8006ae8 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8006ad0:	78fa      	ldrb	r2, [r7, #3]
 8006ad2:	6879      	ldr	r1, [r7, #4]
 8006ad4:	4613      	mov	r3, r2
 8006ad6:	011b      	lsls	r3, r3, #4
 8006ad8:	1a9b      	subs	r3, r3, r2
 8006ada:	009b      	lsls	r3, r3, #2
 8006adc:	440b      	add	r3, r1
 8006ade:	334d      	adds	r3, #77	@ 0x4d
 8006ae0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006ae2:	2b09      	cmp	r3, #9
 8006ae4:	f040 80a6 	bne.w	8006c34 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006ae8:	78fa      	ldrb	r2, [r7, #3]
 8006aea:	6879      	ldr	r1, [r7, #4]
 8006aec:	4613      	mov	r3, r2
 8006aee:	011b      	lsls	r3, r3, #4
 8006af0:	1a9b      	subs	r3, r3, r2
 8006af2:	009b      	lsls	r3, r3, #2
 8006af4:	440b      	add	r3, r1
 8006af6:	334d      	adds	r3, #77	@ 0x4d
 8006af8:	2202      	movs	r2, #2
 8006afa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8006afc:	78fa      	ldrb	r2, [r7, #3]
 8006afe:	6879      	ldr	r1, [r7, #4]
 8006b00:	4613      	mov	r3, r2
 8006b02:	011b      	lsls	r3, r3, #4
 8006b04:	1a9b      	subs	r3, r3, r2
 8006b06:	009b      	lsls	r3, r3, #2
 8006b08:	440b      	add	r3, r1
 8006b0a:	3344      	adds	r3, #68	@ 0x44
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	1c59      	adds	r1, r3, #1
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	4613      	mov	r3, r2
 8006b14:	011b      	lsls	r3, r3, #4
 8006b16:	1a9b      	subs	r3, r3, r2
 8006b18:	009b      	lsls	r3, r3, #2
 8006b1a:	4403      	add	r3, r0
 8006b1c:	3344      	adds	r3, #68	@ 0x44
 8006b1e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006b20:	78fa      	ldrb	r2, [r7, #3]
 8006b22:	6879      	ldr	r1, [r7, #4]
 8006b24:	4613      	mov	r3, r2
 8006b26:	011b      	lsls	r3, r3, #4
 8006b28:	1a9b      	subs	r3, r3, r2
 8006b2a:	009b      	lsls	r3, r3, #2
 8006b2c:	440b      	add	r3, r1
 8006b2e:	3344      	adds	r3, #68	@ 0x44
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	2b02      	cmp	r3, #2
 8006b34:	d943      	bls.n	8006bbe <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8006b36:	78fa      	ldrb	r2, [r7, #3]
 8006b38:	6879      	ldr	r1, [r7, #4]
 8006b3a:	4613      	mov	r3, r2
 8006b3c:	011b      	lsls	r3, r3, #4
 8006b3e:	1a9b      	subs	r3, r3, r2
 8006b40:	009b      	lsls	r3, r3, #2
 8006b42:	440b      	add	r3, r1
 8006b44:	3344      	adds	r3, #68	@ 0x44
 8006b46:	2200      	movs	r2, #0
 8006b48:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8006b4a:	78fa      	ldrb	r2, [r7, #3]
 8006b4c:	6879      	ldr	r1, [r7, #4]
 8006b4e:	4613      	mov	r3, r2
 8006b50:	011b      	lsls	r3, r3, #4
 8006b52:	1a9b      	subs	r3, r3, r2
 8006b54:	009b      	lsls	r3, r3, #2
 8006b56:	440b      	add	r3, r1
 8006b58:	331a      	adds	r3, #26
 8006b5a:	781b      	ldrb	r3, [r3, #0]
 8006b5c:	2b01      	cmp	r3, #1
 8006b5e:	d123      	bne.n	8006ba8 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8006b60:	78fa      	ldrb	r2, [r7, #3]
 8006b62:	6879      	ldr	r1, [r7, #4]
 8006b64:	4613      	mov	r3, r2
 8006b66:	011b      	lsls	r3, r3, #4
 8006b68:	1a9b      	subs	r3, r3, r2
 8006b6a:	009b      	lsls	r3, r3, #2
 8006b6c:	440b      	add	r3, r1
 8006b6e:	331b      	adds	r3, #27
 8006b70:	2200      	movs	r2, #0
 8006b72:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8006b74:	78fa      	ldrb	r2, [r7, #3]
 8006b76:	6879      	ldr	r1, [r7, #4]
 8006b78:	4613      	mov	r3, r2
 8006b7a:	011b      	lsls	r3, r3, #4
 8006b7c:	1a9b      	subs	r3, r3, r2
 8006b7e:	009b      	lsls	r3, r3, #2
 8006b80:	440b      	add	r3, r1
 8006b82:	331c      	adds	r3, #28
 8006b84:	2200      	movs	r2, #0
 8006b86:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8006b88:	78fb      	ldrb	r3, [r7, #3]
 8006b8a:	015a      	lsls	r2, r3, #5
 8006b8c:	693b      	ldr	r3, [r7, #16]
 8006b8e:	4413      	add	r3, r2
 8006b90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	78fa      	ldrb	r2, [r7, #3]
 8006b98:	0151      	lsls	r1, r2, #5
 8006b9a:	693a      	ldr	r2, [r7, #16]
 8006b9c:	440a      	add	r2, r1
 8006b9e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006ba2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ba6:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8006ba8:	78fa      	ldrb	r2, [r7, #3]
 8006baa:	6879      	ldr	r1, [r7, #4]
 8006bac:	4613      	mov	r3, r2
 8006bae:	011b      	lsls	r3, r3, #4
 8006bb0:	1a9b      	subs	r3, r3, r2
 8006bb2:	009b      	lsls	r3, r3, #2
 8006bb4:	440b      	add	r3, r1
 8006bb6:	334c      	adds	r3, #76	@ 0x4c
 8006bb8:	2204      	movs	r2, #4
 8006bba:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006bbc:	e229      	b.n	8007012 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006bbe:	78fa      	ldrb	r2, [r7, #3]
 8006bc0:	6879      	ldr	r1, [r7, #4]
 8006bc2:	4613      	mov	r3, r2
 8006bc4:	011b      	lsls	r3, r3, #4
 8006bc6:	1a9b      	subs	r3, r3, r2
 8006bc8:	009b      	lsls	r3, r3, #2
 8006bca:	440b      	add	r3, r1
 8006bcc:	334c      	adds	r3, #76	@ 0x4c
 8006bce:	2202      	movs	r2, #2
 8006bd0:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006bd2:	78fa      	ldrb	r2, [r7, #3]
 8006bd4:	6879      	ldr	r1, [r7, #4]
 8006bd6:	4613      	mov	r3, r2
 8006bd8:	011b      	lsls	r3, r3, #4
 8006bda:	1a9b      	subs	r3, r3, r2
 8006bdc:	009b      	lsls	r3, r3, #2
 8006bde:	440b      	add	r3, r1
 8006be0:	3326      	adds	r3, #38	@ 0x26
 8006be2:	781b      	ldrb	r3, [r3, #0]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d00b      	beq.n	8006c00 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006be8:	78fa      	ldrb	r2, [r7, #3]
 8006bea:	6879      	ldr	r1, [r7, #4]
 8006bec:	4613      	mov	r3, r2
 8006bee:	011b      	lsls	r3, r3, #4
 8006bf0:	1a9b      	subs	r3, r3, r2
 8006bf2:	009b      	lsls	r3, r3, #2
 8006bf4:	440b      	add	r3, r1
 8006bf6:	3326      	adds	r3, #38	@ 0x26
 8006bf8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006bfa:	2b02      	cmp	r3, #2
 8006bfc:	f040 8209 	bne.w	8007012 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8006c00:	78fb      	ldrb	r3, [r7, #3]
 8006c02:	015a      	lsls	r2, r3, #5
 8006c04:	693b      	ldr	r3, [r7, #16]
 8006c06:	4413      	add	r3, r2
 8006c08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006c16:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006c1e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8006c20:	78fb      	ldrb	r3, [r7, #3]
 8006c22:	015a      	lsls	r2, r3, #5
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	4413      	add	r3, r2
 8006c28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c2c:	461a      	mov	r2, r3
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006c32:	e1ee      	b.n	8007012 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8006c34:	78fa      	ldrb	r2, [r7, #3]
 8006c36:	6879      	ldr	r1, [r7, #4]
 8006c38:	4613      	mov	r3, r2
 8006c3a:	011b      	lsls	r3, r3, #4
 8006c3c:	1a9b      	subs	r3, r3, r2
 8006c3e:	009b      	lsls	r3, r3, #2
 8006c40:	440b      	add	r3, r1
 8006c42:	334d      	adds	r3, #77	@ 0x4d
 8006c44:	781b      	ldrb	r3, [r3, #0]
 8006c46:	2b05      	cmp	r3, #5
 8006c48:	f040 80c8 	bne.w	8006ddc <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006c4c:	78fa      	ldrb	r2, [r7, #3]
 8006c4e:	6879      	ldr	r1, [r7, #4]
 8006c50:	4613      	mov	r3, r2
 8006c52:	011b      	lsls	r3, r3, #4
 8006c54:	1a9b      	subs	r3, r3, r2
 8006c56:	009b      	lsls	r3, r3, #2
 8006c58:	440b      	add	r3, r1
 8006c5a:	334d      	adds	r3, #77	@ 0x4d
 8006c5c:	2202      	movs	r2, #2
 8006c5e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006c60:	78fa      	ldrb	r2, [r7, #3]
 8006c62:	6879      	ldr	r1, [r7, #4]
 8006c64:	4613      	mov	r3, r2
 8006c66:	011b      	lsls	r3, r3, #4
 8006c68:	1a9b      	subs	r3, r3, r2
 8006c6a:	009b      	lsls	r3, r3, #2
 8006c6c:	440b      	add	r3, r1
 8006c6e:	331b      	adds	r3, #27
 8006c70:	781b      	ldrb	r3, [r3, #0]
 8006c72:	2b01      	cmp	r3, #1
 8006c74:	f040 81ce 	bne.w	8007014 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8006c78:	78fa      	ldrb	r2, [r7, #3]
 8006c7a:	6879      	ldr	r1, [r7, #4]
 8006c7c:	4613      	mov	r3, r2
 8006c7e:	011b      	lsls	r3, r3, #4
 8006c80:	1a9b      	subs	r3, r3, r2
 8006c82:	009b      	lsls	r3, r3, #2
 8006c84:	440b      	add	r3, r1
 8006c86:	3326      	adds	r3, #38	@ 0x26
 8006c88:	781b      	ldrb	r3, [r3, #0]
 8006c8a:	2b03      	cmp	r3, #3
 8006c8c:	d16b      	bne.n	8006d66 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8006c8e:	78fa      	ldrb	r2, [r7, #3]
 8006c90:	6879      	ldr	r1, [r7, #4]
 8006c92:	4613      	mov	r3, r2
 8006c94:	011b      	lsls	r3, r3, #4
 8006c96:	1a9b      	subs	r3, r3, r2
 8006c98:	009b      	lsls	r3, r3, #2
 8006c9a:	440b      	add	r3, r1
 8006c9c:	3348      	adds	r3, #72	@ 0x48
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	1c59      	adds	r1, r3, #1
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	4613      	mov	r3, r2
 8006ca6:	011b      	lsls	r3, r3, #4
 8006ca8:	1a9b      	subs	r3, r3, r2
 8006caa:	009b      	lsls	r3, r3, #2
 8006cac:	4403      	add	r3, r0
 8006cae:	3348      	adds	r3, #72	@ 0x48
 8006cb0:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8006cb2:	78fa      	ldrb	r2, [r7, #3]
 8006cb4:	6879      	ldr	r1, [r7, #4]
 8006cb6:	4613      	mov	r3, r2
 8006cb8:	011b      	lsls	r3, r3, #4
 8006cba:	1a9b      	subs	r3, r3, r2
 8006cbc:	009b      	lsls	r3, r3, #2
 8006cbe:	440b      	add	r3, r1
 8006cc0:	3348      	adds	r3, #72	@ 0x48
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	2b02      	cmp	r3, #2
 8006cc6:	d943      	bls.n	8006d50 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8006cc8:	78fa      	ldrb	r2, [r7, #3]
 8006cca:	6879      	ldr	r1, [r7, #4]
 8006ccc:	4613      	mov	r3, r2
 8006cce:	011b      	lsls	r3, r3, #4
 8006cd0:	1a9b      	subs	r3, r3, r2
 8006cd2:	009b      	lsls	r3, r3, #2
 8006cd4:	440b      	add	r3, r1
 8006cd6:	3348      	adds	r3, #72	@ 0x48
 8006cd8:	2200      	movs	r2, #0
 8006cda:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8006cdc:	78fa      	ldrb	r2, [r7, #3]
 8006cde:	6879      	ldr	r1, [r7, #4]
 8006ce0:	4613      	mov	r3, r2
 8006ce2:	011b      	lsls	r3, r3, #4
 8006ce4:	1a9b      	subs	r3, r3, r2
 8006ce6:	009b      	lsls	r3, r3, #2
 8006ce8:	440b      	add	r3, r1
 8006cea:	331b      	adds	r3, #27
 8006cec:	2200      	movs	r2, #0
 8006cee:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8006cf0:	78fa      	ldrb	r2, [r7, #3]
 8006cf2:	6879      	ldr	r1, [r7, #4]
 8006cf4:	4613      	mov	r3, r2
 8006cf6:	011b      	lsls	r3, r3, #4
 8006cf8:	1a9b      	subs	r3, r3, r2
 8006cfa:	009b      	lsls	r3, r3, #2
 8006cfc:	440b      	add	r3, r1
 8006cfe:	3344      	adds	r3, #68	@ 0x44
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	2b02      	cmp	r3, #2
 8006d04:	d809      	bhi.n	8006d1a <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8006d06:	78fa      	ldrb	r2, [r7, #3]
 8006d08:	6879      	ldr	r1, [r7, #4]
 8006d0a:	4613      	mov	r3, r2
 8006d0c:	011b      	lsls	r3, r3, #4
 8006d0e:	1a9b      	subs	r3, r3, r2
 8006d10:	009b      	lsls	r3, r3, #2
 8006d12:	440b      	add	r3, r1
 8006d14:	331c      	adds	r3, #28
 8006d16:	2201      	movs	r2, #1
 8006d18:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8006d1a:	78fb      	ldrb	r3, [r7, #3]
 8006d1c:	015a      	lsls	r2, r3, #5
 8006d1e:	693b      	ldr	r3, [r7, #16]
 8006d20:	4413      	add	r3, r2
 8006d22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	78fa      	ldrb	r2, [r7, #3]
 8006d2a:	0151      	lsls	r1, r2, #5
 8006d2c:	693a      	ldr	r2, [r7, #16]
 8006d2e:	440a      	add	r2, r1
 8006d30:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d38:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8006d3a:	78fa      	ldrb	r2, [r7, #3]
 8006d3c:	6879      	ldr	r1, [r7, #4]
 8006d3e:	4613      	mov	r3, r2
 8006d40:	011b      	lsls	r3, r3, #4
 8006d42:	1a9b      	subs	r3, r3, r2
 8006d44:	009b      	lsls	r3, r3, #2
 8006d46:	440b      	add	r3, r1
 8006d48:	334c      	adds	r3, #76	@ 0x4c
 8006d4a:	2204      	movs	r2, #4
 8006d4c:	701a      	strb	r2, [r3, #0]
 8006d4e:	e014      	b.n	8006d7a <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006d50:	78fa      	ldrb	r2, [r7, #3]
 8006d52:	6879      	ldr	r1, [r7, #4]
 8006d54:	4613      	mov	r3, r2
 8006d56:	011b      	lsls	r3, r3, #4
 8006d58:	1a9b      	subs	r3, r3, r2
 8006d5a:	009b      	lsls	r3, r3, #2
 8006d5c:	440b      	add	r3, r1
 8006d5e:	334c      	adds	r3, #76	@ 0x4c
 8006d60:	2202      	movs	r2, #2
 8006d62:	701a      	strb	r2, [r3, #0]
 8006d64:	e009      	b.n	8006d7a <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006d66:	78fa      	ldrb	r2, [r7, #3]
 8006d68:	6879      	ldr	r1, [r7, #4]
 8006d6a:	4613      	mov	r3, r2
 8006d6c:	011b      	lsls	r3, r3, #4
 8006d6e:	1a9b      	subs	r3, r3, r2
 8006d70:	009b      	lsls	r3, r3, #2
 8006d72:	440b      	add	r3, r1
 8006d74:	334c      	adds	r3, #76	@ 0x4c
 8006d76:	2202      	movs	r2, #2
 8006d78:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006d7a:	78fa      	ldrb	r2, [r7, #3]
 8006d7c:	6879      	ldr	r1, [r7, #4]
 8006d7e:	4613      	mov	r3, r2
 8006d80:	011b      	lsls	r3, r3, #4
 8006d82:	1a9b      	subs	r3, r3, r2
 8006d84:	009b      	lsls	r3, r3, #2
 8006d86:	440b      	add	r3, r1
 8006d88:	3326      	adds	r3, #38	@ 0x26
 8006d8a:	781b      	ldrb	r3, [r3, #0]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d00b      	beq.n	8006da8 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006d90:	78fa      	ldrb	r2, [r7, #3]
 8006d92:	6879      	ldr	r1, [r7, #4]
 8006d94:	4613      	mov	r3, r2
 8006d96:	011b      	lsls	r3, r3, #4
 8006d98:	1a9b      	subs	r3, r3, r2
 8006d9a:	009b      	lsls	r3, r3, #2
 8006d9c:	440b      	add	r3, r1
 8006d9e:	3326      	adds	r3, #38	@ 0x26
 8006da0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006da2:	2b02      	cmp	r3, #2
 8006da4:	f040 8136 	bne.w	8007014 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8006da8:	78fb      	ldrb	r3, [r7, #3]
 8006daa:	015a      	lsls	r2, r3, #5
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	4413      	add	r3, r2
 8006db0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006dbe:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006dc6:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8006dc8:	78fb      	ldrb	r3, [r7, #3]
 8006dca:	015a      	lsls	r2, r3, #5
 8006dcc:	693b      	ldr	r3, [r7, #16]
 8006dce:	4413      	add	r3, r2
 8006dd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006dd4:	461a      	mov	r2, r3
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	6013      	str	r3, [r2, #0]
 8006dda:	e11b      	b.n	8007014 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8006ddc:	78fa      	ldrb	r2, [r7, #3]
 8006dde:	6879      	ldr	r1, [r7, #4]
 8006de0:	4613      	mov	r3, r2
 8006de2:	011b      	lsls	r3, r3, #4
 8006de4:	1a9b      	subs	r3, r3, r2
 8006de6:	009b      	lsls	r3, r3, #2
 8006de8:	440b      	add	r3, r1
 8006dea:	334d      	adds	r3, #77	@ 0x4d
 8006dec:	781b      	ldrb	r3, [r3, #0]
 8006dee:	2b03      	cmp	r3, #3
 8006df0:	f040 8081 	bne.w	8006ef6 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006df4:	78fa      	ldrb	r2, [r7, #3]
 8006df6:	6879      	ldr	r1, [r7, #4]
 8006df8:	4613      	mov	r3, r2
 8006dfa:	011b      	lsls	r3, r3, #4
 8006dfc:	1a9b      	subs	r3, r3, r2
 8006dfe:	009b      	lsls	r3, r3, #2
 8006e00:	440b      	add	r3, r1
 8006e02:	334d      	adds	r3, #77	@ 0x4d
 8006e04:	2202      	movs	r2, #2
 8006e06:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006e08:	78fa      	ldrb	r2, [r7, #3]
 8006e0a:	6879      	ldr	r1, [r7, #4]
 8006e0c:	4613      	mov	r3, r2
 8006e0e:	011b      	lsls	r3, r3, #4
 8006e10:	1a9b      	subs	r3, r3, r2
 8006e12:	009b      	lsls	r3, r3, #2
 8006e14:	440b      	add	r3, r1
 8006e16:	331b      	adds	r3, #27
 8006e18:	781b      	ldrb	r3, [r3, #0]
 8006e1a:	2b01      	cmp	r3, #1
 8006e1c:	f040 80fa 	bne.w	8007014 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006e20:	78fa      	ldrb	r2, [r7, #3]
 8006e22:	6879      	ldr	r1, [r7, #4]
 8006e24:	4613      	mov	r3, r2
 8006e26:	011b      	lsls	r3, r3, #4
 8006e28:	1a9b      	subs	r3, r3, r2
 8006e2a:	009b      	lsls	r3, r3, #2
 8006e2c:	440b      	add	r3, r1
 8006e2e:	334c      	adds	r3, #76	@ 0x4c
 8006e30:	2202      	movs	r2, #2
 8006e32:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006e34:	78fb      	ldrb	r3, [r7, #3]
 8006e36:	015a      	lsls	r2, r3, #5
 8006e38:	693b      	ldr	r3, [r7, #16]
 8006e3a:	4413      	add	r3, r2
 8006e3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e40:	685b      	ldr	r3, [r3, #4]
 8006e42:	78fa      	ldrb	r2, [r7, #3]
 8006e44:	0151      	lsls	r1, r2, #5
 8006e46:	693a      	ldr	r2, [r7, #16]
 8006e48:	440a      	add	r2, r1
 8006e4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006e4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e52:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006e54:	78fb      	ldrb	r3, [r7, #3]
 8006e56:	015a      	lsls	r2, r3, #5
 8006e58:	693b      	ldr	r3, [r7, #16]
 8006e5a:	4413      	add	r3, r2
 8006e5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e60:	68db      	ldr	r3, [r3, #12]
 8006e62:	78fa      	ldrb	r2, [r7, #3]
 8006e64:	0151      	lsls	r1, r2, #5
 8006e66:	693a      	ldr	r2, [r7, #16]
 8006e68:	440a      	add	r2, r1
 8006e6a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006e6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e72:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8006e74:	78fb      	ldrb	r3, [r7, #3]
 8006e76:	015a      	lsls	r2, r3, #5
 8006e78:	693b      	ldr	r3, [r7, #16]
 8006e7a:	4413      	add	r3, r2
 8006e7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	78fa      	ldrb	r2, [r7, #3]
 8006e84:	0151      	lsls	r1, r2, #5
 8006e86:	693a      	ldr	r2, [r7, #16]
 8006e88:	440a      	add	r2, r1
 8006e8a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006e8e:	f023 0320 	bic.w	r3, r3, #32
 8006e92:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006e94:	78fa      	ldrb	r2, [r7, #3]
 8006e96:	6879      	ldr	r1, [r7, #4]
 8006e98:	4613      	mov	r3, r2
 8006e9a:	011b      	lsls	r3, r3, #4
 8006e9c:	1a9b      	subs	r3, r3, r2
 8006e9e:	009b      	lsls	r3, r3, #2
 8006ea0:	440b      	add	r3, r1
 8006ea2:	3326      	adds	r3, #38	@ 0x26
 8006ea4:	781b      	ldrb	r3, [r3, #0]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d00b      	beq.n	8006ec2 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006eaa:	78fa      	ldrb	r2, [r7, #3]
 8006eac:	6879      	ldr	r1, [r7, #4]
 8006eae:	4613      	mov	r3, r2
 8006eb0:	011b      	lsls	r3, r3, #4
 8006eb2:	1a9b      	subs	r3, r3, r2
 8006eb4:	009b      	lsls	r3, r3, #2
 8006eb6:	440b      	add	r3, r1
 8006eb8:	3326      	adds	r3, #38	@ 0x26
 8006eba:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006ebc:	2b02      	cmp	r3, #2
 8006ebe:	f040 80a9 	bne.w	8007014 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8006ec2:	78fb      	ldrb	r3, [r7, #3]
 8006ec4:	015a      	lsls	r2, r3, #5
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	4413      	add	r3, r2
 8006eca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006ed8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006ee0:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8006ee2:	78fb      	ldrb	r3, [r7, #3]
 8006ee4:	015a      	lsls	r2, r3, #5
 8006ee6:	693b      	ldr	r3, [r7, #16]
 8006ee8:	4413      	add	r3, r2
 8006eea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006eee:	461a      	mov	r2, r3
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	6013      	str	r3, [r2, #0]
 8006ef4:	e08e      	b.n	8007014 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8006ef6:	78fa      	ldrb	r2, [r7, #3]
 8006ef8:	6879      	ldr	r1, [r7, #4]
 8006efa:	4613      	mov	r3, r2
 8006efc:	011b      	lsls	r3, r3, #4
 8006efe:	1a9b      	subs	r3, r3, r2
 8006f00:	009b      	lsls	r3, r3, #2
 8006f02:	440b      	add	r3, r1
 8006f04:	334d      	adds	r3, #77	@ 0x4d
 8006f06:	781b      	ldrb	r3, [r3, #0]
 8006f08:	2b04      	cmp	r3, #4
 8006f0a:	d143      	bne.n	8006f94 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006f0c:	78fa      	ldrb	r2, [r7, #3]
 8006f0e:	6879      	ldr	r1, [r7, #4]
 8006f10:	4613      	mov	r3, r2
 8006f12:	011b      	lsls	r3, r3, #4
 8006f14:	1a9b      	subs	r3, r3, r2
 8006f16:	009b      	lsls	r3, r3, #2
 8006f18:	440b      	add	r3, r1
 8006f1a:	334d      	adds	r3, #77	@ 0x4d
 8006f1c:	2202      	movs	r2, #2
 8006f1e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006f20:	78fa      	ldrb	r2, [r7, #3]
 8006f22:	6879      	ldr	r1, [r7, #4]
 8006f24:	4613      	mov	r3, r2
 8006f26:	011b      	lsls	r3, r3, #4
 8006f28:	1a9b      	subs	r3, r3, r2
 8006f2a:	009b      	lsls	r3, r3, #2
 8006f2c:	440b      	add	r3, r1
 8006f2e:	334c      	adds	r3, #76	@ 0x4c
 8006f30:	2202      	movs	r2, #2
 8006f32:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006f34:	78fa      	ldrb	r2, [r7, #3]
 8006f36:	6879      	ldr	r1, [r7, #4]
 8006f38:	4613      	mov	r3, r2
 8006f3a:	011b      	lsls	r3, r3, #4
 8006f3c:	1a9b      	subs	r3, r3, r2
 8006f3e:	009b      	lsls	r3, r3, #2
 8006f40:	440b      	add	r3, r1
 8006f42:	3326      	adds	r3, #38	@ 0x26
 8006f44:	781b      	ldrb	r3, [r3, #0]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d00a      	beq.n	8006f60 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006f4a:	78fa      	ldrb	r2, [r7, #3]
 8006f4c:	6879      	ldr	r1, [r7, #4]
 8006f4e:	4613      	mov	r3, r2
 8006f50:	011b      	lsls	r3, r3, #4
 8006f52:	1a9b      	subs	r3, r3, r2
 8006f54:	009b      	lsls	r3, r3, #2
 8006f56:	440b      	add	r3, r1
 8006f58:	3326      	adds	r3, #38	@ 0x26
 8006f5a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006f5c:	2b02      	cmp	r3, #2
 8006f5e:	d159      	bne.n	8007014 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8006f60:	78fb      	ldrb	r3, [r7, #3]
 8006f62:	015a      	lsls	r2, r3, #5
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	4413      	add	r3, r2
 8006f68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006f76:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006f7e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8006f80:	78fb      	ldrb	r3, [r7, #3]
 8006f82:	015a      	lsls	r2, r3, #5
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	4413      	add	r3, r2
 8006f88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f8c:	461a      	mov	r2, r3
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	6013      	str	r3, [r2, #0]
 8006f92:	e03f      	b.n	8007014 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8006f94:	78fa      	ldrb	r2, [r7, #3]
 8006f96:	6879      	ldr	r1, [r7, #4]
 8006f98:	4613      	mov	r3, r2
 8006f9a:	011b      	lsls	r3, r3, #4
 8006f9c:	1a9b      	subs	r3, r3, r2
 8006f9e:	009b      	lsls	r3, r3, #2
 8006fa0:	440b      	add	r3, r1
 8006fa2:	334d      	adds	r3, #77	@ 0x4d
 8006fa4:	781b      	ldrb	r3, [r3, #0]
 8006fa6:	2b08      	cmp	r3, #8
 8006fa8:	d126      	bne.n	8006ff8 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006faa:	78fa      	ldrb	r2, [r7, #3]
 8006fac:	6879      	ldr	r1, [r7, #4]
 8006fae:	4613      	mov	r3, r2
 8006fb0:	011b      	lsls	r3, r3, #4
 8006fb2:	1a9b      	subs	r3, r3, r2
 8006fb4:	009b      	lsls	r3, r3, #2
 8006fb6:	440b      	add	r3, r1
 8006fb8:	334d      	adds	r3, #77	@ 0x4d
 8006fba:	2202      	movs	r2, #2
 8006fbc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8006fbe:	78fa      	ldrb	r2, [r7, #3]
 8006fc0:	6879      	ldr	r1, [r7, #4]
 8006fc2:	4613      	mov	r3, r2
 8006fc4:	011b      	lsls	r3, r3, #4
 8006fc6:	1a9b      	subs	r3, r3, r2
 8006fc8:	009b      	lsls	r3, r3, #2
 8006fca:	440b      	add	r3, r1
 8006fcc:	3344      	adds	r3, #68	@ 0x44
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	1c59      	adds	r1, r3, #1
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	4613      	mov	r3, r2
 8006fd6:	011b      	lsls	r3, r3, #4
 8006fd8:	1a9b      	subs	r3, r3, r2
 8006fda:	009b      	lsls	r3, r3, #2
 8006fdc:	4403      	add	r3, r0
 8006fde:	3344      	adds	r3, #68	@ 0x44
 8006fe0:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8006fe2:	78fa      	ldrb	r2, [r7, #3]
 8006fe4:	6879      	ldr	r1, [r7, #4]
 8006fe6:	4613      	mov	r3, r2
 8006fe8:	011b      	lsls	r3, r3, #4
 8006fea:	1a9b      	subs	r3, r3, r2
 8006fec:	009b      	lsls	r3, r3, #2
 8006fee:	440b      	add	r3, r1
 8006ff0:	334c      	adds	r3, #76	@ 0x4c
 8006ff2:	2204      	movs	r2, #4
 8006ff4:	701a      	strb	r2, [r3, #0]
 8006ff6:	e00d      	b.n	8007014 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8006ff8:	78fa      	ldrb	r2, [r7, #3]
 8006ffa:	6879      	ldr	r1, [r7, #4]
 8006ffc:	4613      	mov	r3, r2
 8006ffe:	011b      	lsls	r3, r3, #4
 8007000:	1a9b      	subs	r3, r3, r2
 8007002:	009b      	lsls	r3, r3, #2
 8007004:	440b      	add	r3, r1
 8007006:	334d      	adds	r3, #77	@ 0x4d
 8007008:	781b      	ldrb	r3, [r3, #0]
 800700a:	2b02      	cmp	r3, #2
 800700c:	f000 8100 	beq.w	8007210 <HCD_HC_IN_IRQHandler+0xcca>
 8007010:	e000      	b.n	8007014 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8007012:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8007014:	78fa      	ldrb	r2, [r7, #3]
 8007016:	6879      	ldr	r1, [r7, #4]
 8007018:	4613      	mov	r3, r2
 800701a:	011b      	lsls	r3, r3, #4
 800701c:	1a9b      	subs	r3, r3, r2
 800701e:	009b      	lsls	r3, r3, #2
 8007020:	440b      	add	r3, r1
 8007022:	334c      	adds	r3, #76	@ 0x4c
 8007024:	781a      	ldrb	r2, [r3, #0]
 8007026:	78fb      	ldrb	r3, [r7, #3]
 8007028:	4619      	mov	r1, r3
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f006 fad8 	bl	800d5e0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8007030:	e0ef      	b.n	8007212 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	78fa      	ldrb	r2, [r7, #3]
 8007038:	4611      	mov	r1, r2
 800703a:	4618      	mov	r0, r3
 800703c:	f003 f9c7 	bl	800a3ce <USB_ReadChInterrupts>
 8007040:	4603      	mov	r3, r0
 8007042:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007046:	2b40      	cmp	r3, #64	@ 0x40
 8007048:	d12f      	bne.n	80070aa <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800704a:	78fb      	ldrb	r3, [r7, #3]
 800704c:	015a      	lsls	r2, r3, #5
 800704e:	693b      	ldr	r3, [r7, #16]
 8007050:	4413      	add	r3, r2
 8007052:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007056:	461a      	mov	r2, r3
 8007058:	2340      	movs	r3, #64	@ 0x40
 800705a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 800705c:	78fa      	ldrb	r2, [r7, #3]
 800705e:	6879      	ldr	r1, [r7, #4]
 8007060:	4613      	mov	r3, r2
 8007062:	011b      	lsls	r3, r3, #4
 8007064:	1a9b      	subs	r3, r3, r2
 8007066:	009b      	lsls	r3, r3, #2
 8007068:	440b      	add	r3, r1
 800706a:	334d      	adds	r3, #77	@ 0x4d
 800706c:	2205      	movs	r2, #5
 800706e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8007070:	78fa      	ldrb	r2, [r7, #3]
 8007072:	6879      	ldr	r1, [r7, #4]
 8007074:	4613      	mov	r3, r2
 8007076:	011b      	lsls	r3, r3, #4
 8007078:	1a9b      	subs	r3, r3, r2
 800707a:	009b      	lsls	r3, r3, #2
 800707c:	440b      	add	r3, r1
 800707e:	331a      	adds	r3, #26
 8007080:	781b      	ldrb	r3, [r3, #0]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d109      	bne.n	800709a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8007086:	78fa      	ldrb	r2, [r7, #3]
 8007088:	6879      	ldr	r1, [r7, #4]
 800708a:	4613      	mov	r3, r2
 800708c:	011b      	lsls	r3, r3, #4
 800708e:	1a9b      	subs	r3, r3, r2
 8007090:	009b      	lsls	r3, r3, #2
 8007092:	440b      	add	r3, r1
 8007094:	3344      	adds	r3, #68	@ 0x44
 8007096:	2200      	movs	r2, #0
 8007098:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	78fa      	ldrb	r2, [r7, #3]
 80070a0:	4611      	mov	r1, r2
 80070a2:	4618      	mov	r0, r3
 80070a4:	f003 ff3d 	bl	800af22 <USB_HC_Halt>
 80070a8:	e0b3      	b.n	8007212 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	78fa      	ldrb	r2, [r7, #3]
 80070b0:	4611      	mov	r1, r2
 80070b2:	4618      	mov	r0, r3
 80070b4:	f003 f98b 	bl	800a3ce <USB_ReadChInterrupts>
 80070b8:	4603      	mov	r3, r0
 80070ba:	f003 0310 	and.w	r3, r3, #16
 80070be:	2b10      	cmp	r3, #16
 80070c0:	f040 80a7 	bne.w	8007212 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80070c4:	78fa      	ldrb	r2, [r7, #3]
 80070c6:	6879      	ldr	r1, [r7, #4]
 80070c8:	4613      	mov	r3, r2
 80070ca:	011b      	lsls	r3, r3, #4
 80070cc:	1a9b      	subs	r3, r3, r2
 80070ce:	009b      	lsls	r3, r3, #2
 80070d0:	440b      	add	r3, r1
 80070d2:	3326      	adds	r3, #38	@ 0x26
 80070d4:	781b      	ldrb	r3, [r3, #0]
 80070d6:	2b03      	cmp	r3, #3
 80070d8:	d11b      	bne.n	8007112 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80070da:	78fa      	ldrb	r2, [r7, #3]
 80070dc:	6879      	ldr	r1, [r7, #4]
 80070de:	4613      	mov	r3, r2
 80070e0:	011b      	lsls	r3, r3, #4
 80070e2:	1a9b      	subs	r3, r3, r2
 80070e4:	009b      	lsls	r3, r3, #2
 80070e6:	440b      	add	r3, r1
 80070e8:	3344      	adds	r3, #68	@ 0x44
 80070ea:	2200      	movs	r2, #0
 80070ec:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80070ee:	78fa      	ldrb	r2, [r7, #3]
 80070f0:	6879      	ldr	r1, [r7, #4]
 80070f2:	4613      	mov	r3, r2
 80070f4:	011b      	lsls	r3, r3, #4
 80070f6:	1a9b      	subs	r3, r3, r2
 80070f8:	009b      	lsls	r3, r3, #2
 80070fa:	440b      	add	r3, r1
 80070fc:	334d      	adds	r3, #77	@ 0x4d
 80070fe:	2204      	movs	r2, #4
 8007100:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	78fa      	ldrb	r2, [r7, #3]
 8007108:	4611      	mov	r1, r2
 800710a:	4618      	mov	r0, r3
 800710c:	f003 ff09 	bl	800af22 <USB_HC_Halt>
 8007110:	e03f      	b.n	8007192 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8007112:	78fa      	ldrb	r2, [r7, #3]
 8007114:	6879      	ldr	r1, [r7, #4]
 8007116:	4613      	mov	r3, r2
 8007118:	011b      	lsls	r3, r3, #4
 800711a:	1a9b      	subs	r3, r3, r2
 800711c:	009b      	lsls	r3, r3, #2
 800711e:	440b      	add	r3, r1
 8007120:	3326      	adds	r3, #38	@ 0x26
 8007122:	781b      	ldrb	r3, [r3, #0]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d00a      	beq.n	800713e <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8007128:	78fa      	ldrb	r2, [r7, #3]
 800712a:	6879      	ldr	r1, [r7, #4]
 800712c:	4613      	mov	r3, r2
 800712e:	011b      	lsls	r3, r3, #4
 8007130:	1a9b      	subs	r3, r3, r2
 8007132:	009b      	lsls	r3, r3, #2
 8007134:	440b      	add	r3, r1
 8007136:	3326      	adds	r3, #38	@ 0x26
 8007138:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800713a:	2b02      	cmp	r3, #2
 800713c:	d129      	bne.n	8007192 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800713e:	78fa      	ldrb	r2, [r7, #3]
 8007140:	6879      	ldr	r1, [r7, #4]
 8007142:	4613      	mov	r3, r2
 8007144:	011b      	lsls	r3, r3, #4
 8007146:	1a9b      	subs	r3, r3, r2
 8007148:	009b      	lsls	r3, r3, #2
 800714a:	440b      	add	r3, r1
 800714c:	3344      	adds	r3, #68	@ 0x44
 800714e:	2200      	movs	r2, #0
 8007150:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	799b      	ldrb	r3, [r3, #6]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d00a      	beq.n	8007170 <HCD_HC_IN_IRQHandler+0xc2a>
 800715a:	78fa      	ldrb	r2, [r7, #3]
 800715c:	6879      	ldr	r1, [r7, #4]
 800715e:	4613      	mov	r3, r2
 8007160:	011b      	lsls	r3, r3, #4
 8007162:	1a9b      	subs	r3, r3, r2
 8007164:	009b      	lsls	r3, r3, #2
 8007166:	440b      	add	r3, r1
 8007168:	331b      	adds	r3, #27
 800716a:	781b      	ldrb	r3, [r3, #0]
 800716c:	2b01      	cmp	r3, #1
 800716e:	d110      	bne.n	8007192 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8007170:	78fa      	ldrb	r2, [r7, #3]
 8007172:	6879      	ldr	r1, [r7, #4]
 8007174:	4613      	mov	r3, r2
 8007176:	011b      	lsls	r3, r3, #4
 8007178:	1a9b      	subs	r3, r3, r2
 800717a:	009b      	lsls	r3, r3, #2
 800717c:	440b      	add	r3, r1
 800717e:	334d      	adds	r3, #77	@ 0x4d
 8007180:	2204      	movs	r2, #4
 8007182:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	78fa      	ldrb	r2, [r7, #3]
 800718a:	4611      	mov	r1, r2
 800718c:	4618      	mov	r0, r3
 800718e:	f003 fec8 	bl	800af22 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8007192:	78fa      	ldrb	r2, [r7, #3]
 8007194:	6879      	ldr	r1, [r7, #4]
 8007196:	4613      	mov	r3, r2
 8007198:	011b      	lsls	r3, r3, #4
 800719a:	1a9b      	subs	r3, r3, r2
 800719c:	009b      	lsls	r3, r3, #2
 800719e:	440b      	add	r3, r1
 80071a0:	331b      	adds	r3, #27
 80071a2:	781b      	ldrb	r3, [r3, #0]
 80071a4:	2b01      	cmp	r3, #1
 80071a6:	d129      	bne.n	80071fc <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80071a8:	78fa      	ldrb	r2, [r7, #3]
 80071aa:	6879      	ldr	r1, [r7, #4]
 80071ac:	4613      	mov	r3, r2
 80071ae:	011b      	lsls	r3, r3, #4
 80071b0:	1a9b      	subs	r3, r3, r2
 80071b2:	009b      	lsls	r3, r3, #2
 80071b4:	440b      	add	r3, r1
 80071b6:	331b      	adds	r3, #27
 80071b8:	2200      	movs	r2, #0
 80071ba:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80071bc:	78fb      	ldrb	r3, [r7, #3]
 80071be:	015a      	lsls	r2, r3, #5
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	4413      	add	r3, r2
 80071c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	78fa      	ldrb	r2, [r7, #3]
 80071cc:	0151      	lsls	r1, r2, #5
 80071ce:	693a      	ldr	r2, [r7, #16]
 80071d0:	440a      	add	r2, r1
 80071d2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80071d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80071da:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80071dc:	78fb      	ldrb	r3, [r7, #3]
 80071de:	015a      	lsls	r2, r3, #5
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	4413      	add	r3, r2
 80071e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071e8:	68db      	ldr	r3, [r3, #12]
 80071ea:	78fa      	ldrb	r2, [r7, #3]
 80071ec:	0151      	lsls	r1, r2, #5
 80071ee:	693a      	ldr	r2, [r7, #16]
 80071f0:	440a      	add	r2, r1
 80071f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80071f6:	f043 0320 	orr.w	r3, r3, #32
 80071fa:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80071fc:	78fb      	ldrb	r3, [r7, #3]
 80071fe:	015a      	lsls	r2, r3, #5
 8007200:	693b      	ldr	r3, [r7, #16]
 8007202:	4413      	add	r3, r2
 8007204:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007208:	461a      	mov	r2, r3
 800720a:	2310      	movs	r3, #16
 800720c:	6093      	str	r3, [r2, #8]
 800720e:	e000      	b.n	8007212 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8007210:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8007212:	3718      	adds	r7, #24
 8007214:	46bd      	mov	sp, r7
 8007216:	bd80      	pop	{r7, pc}

08007218 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b086      	sub	sp, #24
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
 8007220:	460b      	mov	r3, r1
 8007222:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	78fa      	ldrb	r2, [r7, #3]
 8007234:	4611      	mov	r1, r2
 8007236:	4618      	mov	r0, r3
 8007238:	f003 f8c9 	bl	800a3ce <USB_ReadChInterrupts>
 800723c:	4603      	mov	r3, r0
 800723e:	f003 0304 	and.w	r3, r3, #4
 8007242:	2b04      	cmp	r3, #4
 8007244:	d11b      	bne.n	800727e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8007246:	78fb      	ldrb	r3, [r7, #3]
 8007248:	015a      	lsls	r2, r3, #5
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	4413      	add	r3, r2
 800724e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007252:	461a      	mov	r2, r3
 8007254:	2304      	movs	r3, #4
 8007256:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8007258:	78fa      	ldrb	r2, [r7, #3]
 800725a:	6879      	ldr	r1, [r7, #4]
 800725c:	4613      	mov	r3, r2
 800725e:	011b      	lsls	r3, r3, #4
 8007260:	1a9b      	subs	r3, r3, r2
 8007262:	009b      	lsls	r3, r3, #2
 8007264:	440b      	add	r3, r1
 8007266:	334d      	adds	r3, #77	@ 0x4d
 8007268:	2207      	movs	r2, #7
 800726a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	78fa      	ldrb	r2, [r7, #3]
 8007272:	4611      	mov	r1, r2
 8007274:	4618      	mov	r0, r3
 8007276:	f003 fe54 	bl	800af22 <USB_HC_Halt>
 800727a:	f000 bc89 	b.w	8007b90 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	78fa      	ldrb	r2, [r7, #3]
 8007284:	4611      	mov	r1, r2
 8007286:	4618      	mov	r0, r3
 8007288:	f003 f8a1 	bl	800a3ce <USB_ReadChInterrupts>
 800728c:	4603      	mov	r3, r0
 800728e:	f003 0320 	and.w	r3, r3, #32
 8007292:	2b20      	cmp	r3, #32
 8007294:	f040 8082 	bne.w	800739c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8007298:	78fb      	ldrb	r3, [r7, #3]
 800729a:	015a      	lsls	r2, r3, #5
 800729c:	693b      	ldr	r3, [r7, #16]
 800729e:	4413      	add	r3, r2
 80072a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072a4:	461a      	mov	r2, r3
 80072a6:	2320      	movs	r3, #32
 80072a8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80072aa:	78fa      	ldrb	r2, [r7, #3]
 80072ac:	6879      	ldr	r1, [r7, #4]
 80072ae:	4613      	mov	r3, r2
 80072b0:	011b      	lsls	r3, r3, #4
 80072b2:	1a9b      	subs	r3, r3, r2
 80072b4:	009b      	lsls	r3, r3, #2
 80072b6:	440b      	add	r3, r1
 80072b8:	3319      	adds	r3, #25
 80072ba:	781b      	ldrb	r3, [r3, #0]
 80072bc:	2b01      	cmp	r3, #1
 80072be:	d124      	bne.n	800730a <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80072c0:	78fa      	ldrb	r2, [r7, #3]
 80072c2:	6879      	ldr	r1, [r7, #4]
 80072c4:	4613      	mov	r3, r2
 80072c6:	011b      	lsls	r3, r3, #4
 80072c8:	1a9b      	subs	r3, r3, r2
 80072ca:	009b      	lsls	r3, r3, #2
 80072cc:	440b      	add	r3, r1
 80072ce:	3319      	adds	r3, #25
 80072d0:	2200      	movs	r2, #0
 80072d2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80072d4:	78fa      	ldrb	r2, [r7, #3]
 80072d6:	6879      	ldr	r1, [r7, #4]
 80072d8:	4613      	mov	r3, r2
 80072da:	011b      	lsls	r3, r3, #4
 80072dc:	1a9b      	subs	r3, r3, r2
 80072de:	009b      	lsls	r3, r3, #2
 80072e0:	440b      	add	r3, r1
 80072e2:	334c      	adds	r3, #76	@ 0x4c
 80072e4:	2202      	movs	r2, #2
 80072e6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80072e8:	78fa      	ldrb	r2, [r7, #3]
 80072ea:	6879      	ldr	r1, [r7, #4]
 80072ec:	4613      	mov	r3, r2
 80072ee:	011b      	lsls	r3, r3, #4
 80072f0:	1a9b      	subs	r3, r3, r2
 80072f2:	009b      	lsls	r3, r3, #2
 80072f4:	440b      	add	r3, r1
 80072f6:	334d      	adds	r3, #77	@ 0x4d
 80072f8:	2203      	movs	r2, #3
 80072fa:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	78fa      	ldrb	r2, [r7, #3]
 8007302:	4611      	mov	r1, r2
 8007304:	4618      	mov	r0, r3
 8007306:	f003 fe0c 	bl	800af22 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800730a:	78fa      	ldrb	r2, [r7, #3]
 800730c:	6879      	ldr	r1, [r7, #4]
 800730e:	4613      	mov	r3, r2
 8007310:	011b      	lsls	r3, r3, #4
 8007312:	1a9b      	subs	r3, r3, r2
 8007314:	009b      	lsls	r3, r3, #2
 8007316:	440b      	add	r3, r1
 8007318:	331a      	adds	r3, #26
 800731a:	781b      	ldrb	r3, [r3, #0]
 800731c:	2b01      	cmp	r3, #1
 800731e:	f040 8437 	bne.w	8007b90 <HCD_HC_OUT_IRQHandler+0x978>
 8007322:	78fa      	ldrb	r2, [r7, #3]
 8007324:	6879      	ldr	r1, [r7, #4]
 8007326:	4613      	mov	r3, r2
 8007328:	011b      	lsls	r3, r3, #4
 800732a:	1a9b      	subs	r3, r3, r2
 800732c:	009b      	lsls	r3, r3, #2
 800732e:	440b      	add	r3, r1
 8007330:	331b      	adds	r3, #27
 8007332:	781b      	ldrb	r3, [r3, #0]
 8007334:	2b00      	cmp	r3, #0
 8007336:	f040 842b 	bne.w	8007b90 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800733a:	78fa      	ldrb	r2, [r7, #3]
 800733c:	6879      	ldr	r1, [r7, #4]
 800733e:	4613      	mov	r3, r2
 8007340:	011b      	lsls	r3, r3, #4
 8007342:	1a9b      	subs	r3, r3, r2
 8007344:	009b      	lsls	r3, r3, #2
 8007346:	440b      	add	r3, r1
 8007348:	3326      	adds	r3, #38	@ 0x26
 800734a:	781b      	ldrb	r3, [r3, #0]
 800734c:	2b01      	cmp	r3, #1
 800734e:	d009      	beq.n	8007364 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8007350:	78fa      	ldrb	r2, [r7, #3]
 8007352:	6879      	ldr	r1, [r7, #4]
 8007354:	4613      	mov	r3, r2
 8007356:	011b      	lsls	r3, r3, #4
 8007358:	1a9b      	subs	r3, r3, r2
 800735a:	009b      	lsls	r3, r3, #2
 800735c:	440b      	add	r3, r1
 800735e:	331b      	adds	r3, #27
 8007360:	2201      	movs	r2, #1
 8007362:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8007364:	78fa      	ldrb	r2, [r7, #3]
 8007366:	6879      	ldr	r1, [r7, #4]
 8007368:	4613      	mov	r3, r2
 800736a:	011b      	lsls	r3, r3, #4
 800736c:	1a9b      	subs	r3, r3, r2
 800736e:	009b      	lsls	r3, r3, #2
 8007370:	440b      	add	r3, r1
 8007372:	334d      	adds	r3, #77	@ 0x4d
 8007374:	2203      	movs	r2, #3
 8007376:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	78fa      	ldrb	r2, [r7, #3]
 800737e:	4611      	mov	r1, r2
 8007380:	4618      	mov	r0, r3
 8007382:	f003 fdce 	bl	800af22 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8007386:	78fa      	ldrb	r2, [r7, #3]
 8007388:	6879      	ldr	r1, [r7, #4]
 800738a:	4613      	mov	r3, r2
 800738c:	011b      	lsls	r3, r3, #4
 800738e:	1a9b      	subs	r3, r3, r2
 8007390:	009b      	lsls	r3, r3, #2
 8007392:	440b      	add	r3, r1
 8007394:	3344      	adds	r3, #68	@ 0x44
 8007396:	2200      	movs	r2, #0
 8007398:	601a      	str	r2, [r3, #0]
 800739a:	e3f9      	b.n	8007b90 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	78fa      	ldrb	r2, [r7, #3]
 80073a2:	4611      	mov	r1, r2
 80073a4:	4618      	mov	r0, r3
 80073a6:	f003 f812 	bl	800a3ce <USB_ReadChInterrupts>
 80073aa:	4603      	mov	r3, r0
 80073ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80073b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073b4:	d111      	bne.n	80073da <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80073b6:	78fb      	ldrb	r3, [r7, #3]
 80073b8:	015a      	lsls	r2, r3, #5
 80073ba:	693b      	ldr	r3, [r7, #16]
 80073bc:	4413      	add	r3, r2
 80073be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073c2:	461a      	mov	r2, r3
 80073c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80073c8:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	78fa      	ldrb	r2, [r7, #3]
 80073d0:	4611      	mov	r1, r2
 80073d2:	4618      	mov	r0, r3
 80073d4:	f003 fda5 	bl	800af22 <USB_HC_Halt>
 80073d8:	e3da      	b.n	8007b90 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	78fa      	ldrb	r2, [r7, #3]
 80073e0:	4611      	mov	r1, r2
 80073e2:	4618      	mov	r0, r3
 80073e4:	f002 fff3 	bl	800a3ce <USB_ReadChInterrupts>
 80073e8:	4603      	mov	r3, r0
 80073ea:	f003 0301 	and.w	r3, r3, #1
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	d168      	bne.n	80074c4 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80073f2:	78fa      	ldrb	r2, [r7, #3]
 80073f4:	6879      	ldr	r1, [r7, #4]
 80073f6:	4613      	mov	r3, r2
 80073f8:	011b      	lsls	r3, r3, #4
 80073fa:	1a9b      	subs	r3, r3, r2
 80073fc:	009b      	lsls	r3, r3, #2
 80073fe:	440b      	add	r3, r1
 8007400:	3344      	adds	r3, #68	@ 0x44
 8007402:	2200      	movs	r2, #0
 8007404:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	78fa      	ldrb	r2, [r7, #3]
 800740c:	4611      	mov	r1, r2
 800740e:	4618      	mov	r0, r3
 8007410:	f002 ffdd 	bl	800a3ce <USB_ReadChInterrupts>
 8007414:	4603      	mov	r3, r0
 8007416:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800741a:	2b40      	cmp	r3, #64	@ 0x40
 800741c:	d112      	bne.n	8007444 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800741e:	78fa      	ldrb	r2, [r7, #3]
 8007420:	6879      	ldr	r1, [r7, #4]
 8007422:	4613      	mov	r3, r2
 8007424:	011b      	lsls	r3, r3, #4
 8007426:	1a9b      	subs	r3, r3, r2
 8007428:	009b      	lsls	r3, r3, #2
 800742a:	440b      	add	r3, r1
 800742c:	3319      	adds	r3, #25
 800742e:	2201      	movs	r2, #1
 8007430:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8007432:	78fb      	ldrb	r3, [r7, #3]
 8007434:	015a      	lsls	r2, r3, #5
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	4413      	add	r3, r2
 800743a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800743e:	461a      	mov	r2, r3
 8007440:	2340      	movs	r3, #64	@ 0x40
 8007442:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8007444:	78fa      	ldrb	r2, [r7, #3]
 8007446:	6879      	ldr	r1, [r7, #4]
 8007448:	4613      	mov	r3, r2
 800744a:	011b      	lsls	r3, r3, #4
 800744c:	1a9b      	subs	r3, r3, r2
 800744e:	009b      	lsls	r3, r3, #2
 8007450:	440b      	add	r3, r1
 8007452:	331b      	adds	r3, #27
 8007454:	781b      	ldrb	r3, [r3, #0]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d019      	beq.n	800748e <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800745a:	78fa      	ldrb	r2, [r7, #3]
 800745c:	6879      	ldr	r1, [r7, #4]
 800745e:	4613      	mov	r3, r2
 8007460:	011b      	lsls	r3, r3, #4
 8007462:	1a9b      	subs	r3, r3, r2
 8007464:	009b      	lsls	r3, r3, #2
 8007466:	440b      	add	r3, r1
 8007468:	331b      	adds	r3, #27
 800746a:	2200      	movs	r2, #0
 800746c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800746e:	78fb      	ldrb	r3, [r7, #3]
 8007470:	015a      	lsls	r2, r3, #5
 8007472:	693b      	ldr	r3, [r7, #16]
 8007474:	4413      	add	r3, r2
 8007476:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	78fa      	ldrb	r2, [r7, #3]
 800747e:	0151      	lsls	r1, r2, #5
 8007480:	693a      	ldr	r2, [r7, #16]
 8007482:	440a      	add	r2, r1
 8007484:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007488:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800748c:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800748e:	78fb      	ldrb	r3, [r7, #3]
 8007490:	015a      	lsls	r2, r3, #5
 8007492:	693b      	ldr	r3, [r7, #16]
 8007494:	4413      	add	r3, r2
 8007496:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800749a:	461a      	mov	r2, r3
 800749c:	2301      	movs	r3, #1
 800749e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80074a0:	78fa      	ldrb	r2, [r7, #3]
 80074a2:	6879      	ldr	r1, [r7, #4]
 80074a4:	4613      	mov	r3, r2
 80074a6:	011b      	lsls	r3, r3, #4
 80074a8:	1a9b      	subs	r3, r3, r2
 80074aa:	009b      	lsls	r3, r3, #2
 80074ac:	440b      	add	r3, r1
 80074ae:	334d      	adds	r3, #77	@ 0x4d
 80074b0:	2201      	movs	r2, #1
 80074b2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	78fa      	ldrb	r2, [r7, #3]
 80074ba:	4611      	mov	r1, r2
 80074bc:	4618      	mov	r0, r3
 80074be:	f003 fd30 	bl	800af22 <USB_HC_Halt>
 80074c2:	e365      	b.n	8007b90 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	78fa      	ldrb	r2, [r7, #3]
 80074ca:	4611      	mov	r1, r2
 80074cc:	4618      	mov	r0, r3
 80074ce:	f002 ff7e 	bl	800a3ce <USB_ReadChInterrupts>
 80074d2:	4603      	mov	r3, r0
 80074d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074d8:	2b40      	cmp	r3, #64	@ 0x40
 80074da:	d139      	bne.n	8007550 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80074dc:	78fa      	ldrb	r2, [r7, #3]
 80074de:	6879      	ldr	r1, [r7, #4]
 80074e0:	4613      	mov	r3, r2
 80074e2:	011b      	lsls	r3, r3, #4
 80074e4:	1a9b      	subs	r3, r3, r2
 80074e6:	009b      	lsls	r3, r3, #2
 80074e8:	440b      	add	r3, r1
 80074ea:	334d      	adds	r3, #77	@ 0x4d
 80074ec:	2205      	movs	r2, #5
 80074ee:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80074f0:	78fa      	ldrb	r2, [r7, #3]
 80074f2:	6879      	ldr	r1, [r7, #4]
 80074f4:	4613      	mov	r3, r2
 80074f6:	011b      	lsls	r3, r3, #4
 80074f8:	1a9b      	subs	r3, r3, r2
 80074fa:	009b      	lsls	r3, r3, #2
 80074fc:	440b      	add	r3, r1
 80074fe:	331a      	adds	r3, #26
 8007500:	781b      	ldrb	r3, [r3, #0]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d109      	bne.n	800751a <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8007506:	78fa      	ldrb	r2, [r7, #3]
 8007508:	6879      	ldr	r1, [r7, #4]
 800750a:	4613      	mov	r3, r2
 800750c:	011b      	lsls	r3, r3, #4
 800750e:	1a9b      	subs	r3, r3, r2
 8007510:	009b      	lsls	r3, r3, #2
 8007512:	440b      	add	r3, r1
 8007514:	3319      	adds	r3, #25
 8007516:	2201      	movs	r2, #1
 8007518:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800751a:	78fa      	ldrb	r2, [r7, #3]
 800751c:	6879      	ldr	r1, [r7, #4]
 800751e:	4613      	mov	r3, r2
 8007520:	011b      	lsls	r3, r3, #4
 8007522:	1a9b      	subs	r3, r3, r2
 8007524:	009b      	lsls	r3, r3, #2
 8007526:	440b      	add	r3, r1
 8007528:	3344      	adds	r3, #68	@ 0x44
 800752a:	2200      	movs	r2, #0
 800752c:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	78fa      	ldrb	r2, [r7, #3]
 8007534:	4611      	mov	r1, r2
 8007536:	4618      	mov	r0, r3
 8007538:	f003 fcf3 	bl	800af22 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800753c:	78fb      	ldrb	r3, [r7, #3]
 800753e:	015a      	lsls	r2, r3, #5
 8007540:	693b      	ldr	r3, [r7, #16]
 8007542:	4413      	add	r3, r2
 8007544:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007548:	461a      	mov	r2, r3
 800754a:	2340      	movs	r3, #64	@ 0x40
 800754c:	6093      	str	r3, [r2, #8]
 800754e:	e31f      	b.n	8007b90 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	78fa      	ldrb	r2, [r7, #3]
 8007556:	4611      	mov	r1, r2
 8007558:	4618      	mov	r0, r3
 800755a:	f002 ff38 	bl	800a3ce <USB_ReadChInterrupts>
 800755e:	4603      	mov	r3, r0
 8007560:	f003 0308 	and.w	r3, r3, #8
 8007564:	2b08      	cmp	r3, #8
 8007566:	d11a      	bne.n	800759e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8007568:	78fb      	ldrb	r3, [r7, #3]
 800756a:	015a      	lsls	r2, r3, #5
 800756c:	693b      	ldr	r3, [r7, #16]
 800756e:	4413      	add	r3, r2
 8007570:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007574:	461a      	mov	r2, r3
 8007576:	2308      	movs	r3, #8
 8007578:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800757a:	78fa      	ldrb	r2, [r7, #3]
 800757c:	6879      	ldr	r1, [r7, #4]
 800757e:	4613      	mov	r3, r2
 8007580:	011b      	lsls	r3, r3, #4
 8007582:	1a9b      	subs	r3, r3, r2
 8007584:	009b      	lsls	r3, r3, #2
 8007586:	440b      	add	r3, r1
 8007588:	334d      	adds	r3, #77	@ 0x4d
 800758a:	2206      	movs	r2, #6
 800758c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	78fa      	ldrb	r2, [r7, #3]
 8007594:	4611      	mov	r1, r2
 8007596:	4618      	mov	r0, r3
 8007598:	f003 fcc3 	bl	800af22 <USB_HC_Halt>
 800759c:	e2f8      	b.n	8007b90 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	78fa      	ldrb	r2, [r7, #3]
 80075a4:	4611      	mov	r1, r2
 80075a6:	4618      	mov	r0, r3
 80075a8:	f002 ff11 	bl	800a3ce <USB_ReadChInterrupts>
 80075ac:	4603      	mov	r3, r0
 80075ae:	f003 0310 	and.w	r3, r3, #16
 80075b2:	2b10      	cmp	r3, #16
 80075b4:	d144      	bne.n	8007640 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80075b6:	78fa      	ldrb	r2, [r7, #3]
 80075b8:	6879      	ldr	r1, [r7, #4]
 80075ba:	4613      	mov	r3, r2
 80075bc:	011b      	lsls	r3, r3, #4
 80075be:	1a9b      	subs	r3, r3, r2
 80075c0:	009b      	lsls	r3, r3, #2
 80075c2:	440b      	add	r3, r1
 80075c4:	3344      	adds	r3, #68	@ 0x44
 80075c6:	2200      	movs	r2, #0
 80075c8:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80075ca:	78fa      	ldrb	r2, [r7, #3]
 80075cc:	6879      	ldr	r1, [r7, #4]
 80075ce:	4613      	mov	r3, r2
 80075d0:	011b      	lsls	r3, r3, #4
 80075d2:	1a9b      	subs	r3, r3, r2
 80075d4:	009b      	lsls	r3, r3, #2
 80075d6:	440b      	add	r3, r1
 80075d8:	334d      	adds	r3, #77	@ 0x4d
 80075da:	2204      	movs	r2, #4
 80075dc:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80075de:	78fa      	ldrb	r2, [r7, #3]
 80075e0:	6879      	ldr	r1, [r7, #4]
 80075e2:	4613      	mov	r3, r2
 80075e4:	011b      	lsls	r3, r3, #4
 80075e6:	1a9b      	subs	r3, r3, r2
 80075e8:	009b      	lsls	r3, r3, #2
 80075ea:	440b      	add	r3, r1
 80075ec:	3319      	adds	r3, #25
 80075ee:	781b      	ldrb	r3, [r3, #0]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d114      	bne.n	800761e <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80075f4:	78fa      	ldrb	r2, [r7, #3]
 80075f6:	6879      	ldr	r1, [r7, #4]
 80075f8:	4613      	mov	r3, r2
 80075fa:	011b      	lsls	r3, r3, #4
 80075fc:	1a9b      	subs	r3, r3, r2
 80075fe:	009b      	lsls	r3, r3, #2
 8007600:	440b      	add	r3, r1
 8007602:	3318      	adds	r3, #24
 8007604:	781b      	ldrb	r3, [r3, #0]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d109      	bne.n	800761e <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800760a:	78fa      	ldrb	r2, [r7, #3]
 800760c:	6879      	ldr	r1, [r7, #4]
 800760e:	4613      	mov	r3, r2
 8007610:	011b      	lsls	r3, r3, #4
 8007612:	1a9b      	subs	r3, r3, r2
 8007614:	009b      	lsls	r3, r3, #2
 8007616:	440b      	add	r3, r1
 8007618:	3319      	adds	r3, #25
 800761a:	2201      	movs	r2, #1
 800761c:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	78fa      	ldrb	r2, [r7, #3]
 8007624:	4611      	mov	r1, r2
 8007626:	4618      	mov	r0, r3
 8007628:	f003 fc7b 	bl	800af22 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800762c:	78fb      	ldrb	r3, [r7, #3]
 800762e:	015a      	lsls	r2, r3, #5
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	4413      	add	r3, r2
 8007634:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007638:	461a      	mov	r2, r3
 800763a:	2310      	movs	r3, #16
 800763c:	6093      	str	r3, [r2, #8]
 800763e:	e2a7      	b.n	8007b90 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	78fa      	ldrb	r2, [r7, #3]
 8007646:	4611      	mov	r1, r2
 8007648:	4618      	mov	r0, r3
 800764a:	f002 fec0 	bl	800a3ce <USB_ReadChInterrupts>
 800764e:	4603      	mov	r3, r0
 8007650:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007654:	2b80      	cmp	r3, #128	@ 0x80
 8007656:	f040 8083 	bne.w	8007760 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	799b      	ldrb	r3, [r3, #6]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d111      	bne.n	8007686 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8007662:	78fa      	ldrb	r2, [r7, #3]
 8007664:	6879      	ldr	r1, [r7, #4]
 8007666:	4613      	mov	r3, r2
 8007668:	011b      	lsls	r3, r3, #4
 800766a:	1a9b      	subs	r3, r3, r2
 800766c:	009b      	lsls	r3, r3, #2
 800766e:	440b      	add	r3, r1
 8007670:	334d      	adds	r3, #77	@ 0x4d
 8007672:	2207      	movs	r2, #7
 8007674:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	78fa      	ldrb	r2, [r7, #3]
 800767c:	4611      	mov	r1, r2
 800767e:	4618      	mov	r0, r3
 8007680:	f003 fc4f 	bl	800af22 <USB_HC_Halt>
 8007684:	e062      	b.n	800774c <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8007686:	78fa      	ldrb	r2, [r7, #3]
 8007688:	6879      	ldr	r1, [r7, #4]
 800768a:	4613      	mov	r3, r2
 800768c:	011b      	lsls	r3, r3, #4
 800768e:	1a9b      	subs	r3, r3, r2
 8007690:	009b      	lsls	r3, r3, #2
 8007692:	440b      	add	r3, r1
 8007694:	3344      	adds	r3, #68	@ 0x44
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	1c59      	adds	r1, r3, #1
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	4613      	mov	r3, r2
 800769e:	011b      	lsls	r3, r3, #4
 80076a0:	1a9b      	subs	r3, r3, r2
 80076a2:	009b      	lsls	r3, r3, #2
 80076a4:	4403      	add	r3, r0
 80076a6:	3344      	adds	r3, #68	@ 0x44
 80076a8:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80076aa:	78fa      	ldrb	r2, [r7, #3]
 80076ac:	6879      	ldr	r1, [r7, #4]
 80076ae:	4613      	mov	r3, r2
 80076b0:	011b      	lsls	r3, r3, #4
 80076b2:	1a9b      	subs	r3, r3, r2
 80076b4:	009b      	lsls	r3, r3, #2
 80076b6:	440b      	add	r3, r1
 80076b8:	3344      	adds	r3, #68	@ 0x44
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	2b02      	cmp	r3, #2
 80076be:	d922      	bls.n	8007706 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80076c0:	78fa      	ldrb	r2, [r7, #3]
 80076c2:	6879      	ldr	r1, [r7, #4]
 80076c4:	4613      	mov	r3, r2
 80076c6:	011b      	lsls	r3, r3, #4
 80076c8:	1a9b      	subs	r3, r3, r2
 80076ca:	009b      	lsls	r3, r3, #2
 80076cc:	440b      	add	r3, r1
 80076ce:	3344      	adds	r3, #68	@ 0x44
 80076d0:	2200      	movs	r2, #0
 80076d2:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80076d4:	78fa      	ldrb	r2, [r7, #3]
 80076d6:	6879      	ldr	r1, [r7, #4]
 80076d8:	4613      	mov	r3, r2
 80076da:	011b      	lsls	r3, r3, #4
 80076dc:	1a9b      	subs	r3, r3, r2
 80076de:	009b      	lsls	r3, r3, #2
 80076e0:	440b      	add	r3, r1
 80076e2:	334c      	adds	r3, #76	@ 0x4c
 80076e4:	2204      	movs	r2, #4
 80076e6:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80076e8:	78fa      	ldrb	r2, [r7, #3]
 80076ea:	6879      	ldr	r1, [r7, #4]
 80076ec:	4613      	mov	r3, r2
 80076ee:	011b      	lsls	r3, r3, #4
 80076f0:	1a9b      	subs	r3, r3, r2
 80076f2:	009b      	lsls	r3, r3, #2
 80076f4:	440b      	add	r3, r1
 80076f6:	334c      	adds	r3, #76	@ 0x4c
 80076f8:	781a      	ldrb	r2, [r3, #0]
 80076fa:	78fb      	ldrb	r3, [r7, #3]
 80076fc:	4619      	mov	r1, r3
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	f005 ff6e 	bl	800d5e0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8007704:	e022      	b.n	800774c <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8007706:	78fa      	ldrb	r2, [r7, #3]
 8007708:	6879      	ldr	r1, [r7, #4]
 800770a:	4613      	mov	r3, r2
 800770c:	011b      	lsls	r3, r3, #4
 800770e:	1a9b      	subs	r3, r3, r2
 8007710:	009b      	lsls	r3, r3, #2
 8007712:	440b      	add	r3, r1
 8007714:	334c      	adds	r3, #76	@ 0x4c
 8007716:	2202      	movs	r2, #2
 8007718:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800771a:	78fb      	ldrb	r3, [r7, #3]
 800771c:	015a      	lsls	r2, r3, #5
 800771e:	693b      	ldr	r3, [r7, #16]
 8007720:	4413      	add	r3, r2
 8007722:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007730:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007738:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800773a:	78fb      	ldrb	r3, [r7, #3]
 800773c:	015a      	lsls	r2, r3, #5
 800773e:	693b      	ldr	r3, [r7, #16]
 8007740:	4413      	add	r3, r2
 8007742:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007746:	461a      	mov	r2, r3
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800774c:	78fb      	ldrb	r3, [r7, #3]
 800774e:	015a      	lsls	r2, r3, #5
 8007750:	693b      	ldr	r3, [r7, #16]
 8007752:	4413      	add	r3, r2
 8007754:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007758:	461a      	mov	r2, r3
 800775a:	2380      	movs	r3, #128	@ 0x80
 800775c:	6093      	str	r3, [r2, #8]
 800775e:	e217      	b.n	8007b90 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	78fa      	ldrb	r2, [r7, #3]
 8007766:	4611      	mov	r1, r2
 8007768:	4618      	mov	r0, r3
 800776a:	f002 fe30 	bl	800a3ce <USB_ReadChInterrupts>
 800776e:	4603      	mov	r3, r0
 8007770:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007774:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007778:	d11b      	bne.n	80077b2 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800777a:	78fa      	ldrb	r2, [r7, #3]
 800777c:	6879      	ldr	r1, [r7, #4]
 800777e:	4613      	mov	r3, r2
 8007780:	011b      	lsls	r3, r3, #4
 8007782:	1a9b      	subs	r3, r3, r2
 8007784:	009b      	lsls	r3, r3, #2
 8007786:	440b      	add	r3, r1
 8007788:	334d      	adds	r3, #77	@ 0x4d
 800778a:	2209      	movs	r2, #9
 800778c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	78fa      	ldrb	r2, [r7, #3]
 8007794:	4611      	mov	r1, r2
 8007796:	4618      	mov	r0, r3
 8007798:	f003 fbc3 	bl	800af22 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800779c:	78fb      	ldrb	r3, [r7, #3]
 800779e:	015a      	lsls	r2, r3, #5
 80077a0:	693b      	ldr	r3, [r7, #16]
 80077a2:	4413      	add	r3, r2
 80077a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077a8:	461a      	mov	r2, r3
 80077aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80077ae:	6093      	str	r3, [r2, #8]
 80077b0:	e1ee      	b.n	8007b90 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	78fa      	ldrb	r2, [r7, #3]
 80077b8:	4611      	mov	r1, r2
 80077ba:	4618      	mov	r0, r3
 80077bc:	f002 fe07 	bl	800a3ce <USB_ReadChInterrupts>
 80077c0:	4603      	mov	r3, r0
 80077c2:	f003 0302 	and.w	r3, r3, #2
 80077c6:	2b02      	cmp	r3, #2
 80077c8:	f040 81df 	bne.w	8007b8a <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80077cc:	78fb      	ldrb	r3, [r7, #3]
 80077ce:	015a      	lsls	r2, r3, #5
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	4413      	add	r3, r2
 80077d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077d8:	461a      	mov	r2, r3
 80077da:	2302      	movs	r3, #2
 80077dc:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80077de:	78fa      	ldrb	r2, [r7, #3]
 80077e0:	6879      	ldr	r1, [r7, #4]
 80077e2:	4613      	mov	r3, r2
 80077e4:	011b      	lsls	r3, r3, #4
 80077e6:	1a9b      	subs	r3, r3, r2
 80077e8:	009b      	lsls	r3, r3, #2
 80077ea:	440b      	add	r3, r1
 80077ec:	334d      	adds	r3, #77	@ 0x4d
 80077ee:	781b      	ldrb	r3, [r3, #0]
 80077f0:	2b01      	cmp	r3, #1
 80077f2:	f040 8093 	bne.w	800791c <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80077f6:	78fa      	ldrb	r2, [r7, #3]
 80077f8:	6879      	ldr	r1, [r7, #4]
 80077fa:	4613      	mov	r3, r2
 80077fc:	011b      	lsls	r3, r3, #4
 80077fe:	1a9b      	subs	r3, r3, r2
 8007800:	009b      	lsls	r3, r3, #2
 8007802:	440b      	add	r3, r1
 8007804:	334d      	adds	r3, #77	@ 0x4d
 8007806:	2202      	movs	r2, #2
 8007808:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800780a:	78fa      	ldrb	r2, [r7, #3]
 800780c:	6879      	ldr	r1, [r7, #4]
 800780e:	4613      	mov	r3, r2
 8007810:	011b      	lsls	r3, r3, #4
 8007812:	1a9b      	subs	r3, r3, r2
 8007814:	009b      	lsls	r3, r3, #2
 8007816:	440b      	add	r3, r1
 8007818:	334c      	adds	r3, #76	@ 0x4c
 800781a:	2201      	movs	r2, #1
 800781c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800781e:	78fa      	ldrb	r2, [r7, #3]
 8007820:	6879      	ldr	r1, [r7, #4]
 8007822:	4613      	mov	r3, r2
 8007824:	011b      	lsls	r3, r3, #4
 8007826:	1a9b      	subs	r3, r3, r2
 8007828:	009b      	lsls	r3, r3, #2
 800782a:	440b      	add	r3, r1
 800782c:	3326      	adds	r3, #38	@ 0x26
 800782e:	781b      	ldrb	r3, [r3, #0]
 8007830:	2b02      	cmp	r3, #2
 8007832:	d00b      	beq.n	800784c <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8007834:	78fa      	ldrb	r2, [r7, #3]
 8007836:	6879      	ldr	r1, [r7, #4]
 8007838:	4613      	mov	r3, r2
 800783a:	011b      	lsls	r3, r3, #4
 800783c:	1a9b      	subs	r3, r3, r2
 800783e:	009b      	lsls	r3, r3, #2
 8007840:	440b      	add	r3, r1
 8007842:	3326      	adds	r3, #38	@ 0x26
 8007844:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8007846:	2b03      	cmp	r3, #3
 8007848:	f040 8190 	bne.w	8007b6c <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	799b      	ldrb	r3, [r3, #6]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d115      	bne.n	8007880 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8007854:	78fa      	ldrb	r2, [r7, #3]
 8007856:	6879      	ldr	r1, [r7, #4]
 8007858:	4613      	mov	r3, r2
 800785a:	011b      	lsls	r3, r3, #4
 800785c:	1a9b      	subs	r3, r3, r2
 800785e:	009b      	lsls	r3, r3, #2
 8007860:	440b      	add	r3, r1
 8007862:	333d      	adds	r3, #61	@ 0x3d
 8007864:	781b      	ldrb	r3, [r3, #0]
 8007866:	78fa      	ldrb	r2, [r7, #3]
 8007868:	f083 0301 	eor.w	r3, r3, #1
 800786c:	b2d8      	uxtb	r0, r3
 800786e:	6879      	ldr	r1, [r7, #4]
 8007870:	4613      	mov	r3, r2
 8007872:	011b      	lsls	r3, r3, #4
 8007874:	1a9b      	subs	r3, r3, r2
 8007876:	009b      	lsls	r3, r3, #2
 8007878:	440b      	add	r3, r1
 800787a:	333d      	adds	r3, #61	@ 0x3d
 800787c:	4602      	mov	r2, r0
 800787e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	799b      	ldrb	r3, [r3, #6]
 8007884:	2b01      	cmp	r3, #1
 8007886:	f040 8171 	bne.w	8007b6c <HCD_HC_OUT_IRQHandler+0x954>
 800788a:	78fa      	ldrb	r2, [r7, #3]
 800788c:	6879      	ldr	r1, [r7, #4]
 800788e:	4613      	mov	r3, r2
 8007890:	011b      	lsls	r3, r3, #4
 8007892:	1a9b      	subs	r3, r3, r2
 8007894:	009b      	lsls	r3, r3, #2
 8007896:	440b      	add	r3, r1
 8007898:	3334      	adds	r3, #52	@ 0x34
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	2b00      	cmp	r3, #0
 800789e:	f000 8165 	beq.w	8007b6c <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80078a2:	78fa      	ldrb	r2, [r7, #3]
 80078a4:	6879      	ldr	r1, [r7, #4]
 80078a6:	4613      	mov	r3, r2
 80078a8:	011b      	lsls	r3, r3, #4
 80078aa:	1a9b      	subs	r3, r3, r2
 80078ac:	009b      	lsls	r3, r3, #2
 80078ae:	440b      	add	r3, r1
 80078b0:	3334      	adds	r3, #52	@ 0x34
 80078b2:	6819      	ldr	r1, [r3, #0]
 80078b4:	78fa      	ldrb	r2, [r7, #3]
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	4613      	mov	r3, r2
 80078ba:	011b      	lsls	r3, r3, #4
 80078bc:	1a9b      	subs	r3, r3, r2
 80078be:	009b      	lsls	r3, r3, #2
 80078c0:	4403      	add	r3, r0
 80078c2:	3328      	adds	r3, #40	@ 0x28
 80078c4:	881b      	ldrh	r3, [r3, #0]
 80078c6:	440b      	add	r3, r1
 80078c8:	1e59      	subs	r1, r3, #1
 80078ca:	78fa      	ldrb	r2, [r7, #3]
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	4613      	mov	r3, r2
 80078d0:	011b      	lsls	r3, r3, #4
 80078d2:	1a9b      	subs	r3, r3, r2
 80078d4:	009b      	lsls	r3, r3, #2
 80078d6:	4403      	add	r3, r0
 80078d8:	3328      	adds	r3, #40	@ 0x28
 80078da:	881b      	ldrh	r3, [r3, #0]
 80078dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80078e0:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	f003 0301 	and.w	r3, r3, #1
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	f000 813f 	beq.w	8007b6c <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80078ee:	78fa      	ldrb	r2, [r7, #3]
 80078f0:	6879      	ldr	r1, [r7, #4]
 80078f2:	4613      	mov	r3, r2
 80078f4:	011b      	lsls	r3, r3, #4
 80078f6:	1a9b      	subs	r3, r3, r2
 80078f8:	009b      	lsls	r3, r3, #2
 80078fa:	440b      	add	r3, r1
 80078fc:	333d      	adds	r3, #61	@ 0x3d
 80078fe:	781b      	ldrb	r3, [r3, #0]
 8007900:	78fa      	ldrb	r2, [r7, #3]
 8007902:	f083 0301 	eor.w	r3, r3, #1
 8007906:	b2d8      	uxtb	r0, r3
 8007908:	6879      	ldr	r1, [r7, #4]
 800790a:	4613      	mov	r3, r2
 800790c:	011b      	lsls	r3, r3, #4
 800790e:	1a9b      	subs	r3, r3, r2
 8007910:	009b      	lsls	r3, r3, #2
 8007912:	440b      	add	r3, r1
 8007914:	333d      	adds	r3, #61	@ 0x3d
 8007916:	4602      	mov	r2, r0
 8007918:	701a      	strb	r2, [r3, #0]
 800791a:	e127      	b.n	8007b6c <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800791c:	78fa      	ldrb	r2, [r7, #3]
 800791e:	6879      	ldr	r1, [r7, #4]
 8007920:	4613      	mov	r3, r2
 8007922:	011b      	lsls	r3, r3, #4
 8007924:	1a9b      	subs	r3, r3, r2
 8007926:	009b      	lsls	r3, r3, #2
 8007928:	440b      	add	r3, r1
 800792a:	334d      	adds	r3, #77	@ 0x4d
 800792c:	781b      	ldrb	r3, [r3, #0]
 800792e:	2b03      	cmp	r3, #3
 8007930:	d120      	bne.n	8007974 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8007932:	78fa      	ldrb	r2, [r7, #3]
 8007934:	6879      	ldr	r1, [r7, #4]
 8007936:	4613      	mov	r3, r2
 8007938:	011b      	lsls	r3, r3, #4
 800793a:	1a9b      	subs	r3, r3, r2
 800793c:	009b      	lsls	r3, r3, #2
 800793e:	440b      	add	r3, r1
 8007940:	334d      	adds	r3, #77	@ 0x4d
 8007942:	2202      	movs	r2, #2
 8007944:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8007946:	78fa      	ldrb	r2, [r7, #3]
 8007948:	6879      	ldr	r1, [r7, #4]
 800794a:	4613      	mov	r3, r2
 800794c:	011b      	lsls	r3, r3, #4
 800794e:	1a9b      	subs	r3, r3, r2
 8007950:	009b      	lsls	r3, r3, #2
 8007952:	440b      	add	r3, r1
 8007954:	331b      	adds	r3, #27
 8007956:	781b      	ldrb	r3, [r3, #0]
 8007958:	2b01      	cmp	r3, #1
 800795a:	f040 8107 	bne.w	8007b6c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800795e:	78fa      	ldrb	r2, [r7, #3]
 8007960:	6879      	ldr	r1, [r7, #4]
 8007962:	4613      	mov	r3, r2
 8007964:	011b      	lsls	r3, r3, #4
 8007966:	1a9b      	subs	r3, r3, r2
 8007968:	009b      	lsls	r3, r3, #2
 800796a:	440b      	add	r3, r1
 800796c:	334c      	adds	r3, #76	@ 0x4c
 800796e:	2202      	movs	r2, #2
 8007970:	701a      	strb	r2, [r3, #0]
 8007972:	e0fb      	b.n	8007b6c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8007974:	78fa      	ldrb	r2, [r7, #3]
 8007976:	6879      	ldr	r1, [r7, #4]
 8007978:	4613      	mov	r3, r2
 800797a:	011b      	lsls	r3, r3, #4
 800797c:	1a9b      	subs	r3, r3, r2
 800797e:	009b      	lsls	r3, r3, #2
 8007980:	440b      	add	r3, r1
 8007982:	334d      	adds	r3, #77	@ 0x4d
 8007984:	781b      	ldrb	r3, [r3, #0]
 8007986:	2b04      	cmp	r3, #4
 8007988:	d13a      	bne.n	8007a00 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800798a:	78fa      	ldrb	r2, [r7, #3]
 800798c:	6879      	ldr	r1, [r7, #4]
 800798e:	4613      	mov	r3, r2
 8007990:	011b      	lsls	r3, r3, #4
 8007992:	1a9b      	subs	r3, r3, r2
 8007994:	009b      	lsls	r3, r3, #2
 8007996:	440b      	add	r3, r1
 8007998:	334d      	adds	r3, #77	@ 0x4d
 800799a:	2202      	movs	r2, #2
 800799c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800799e:	78fa      	ldrb	r2, [r7, #3]
 80079a0:	6879      	ldr	r1, [r7, #4]
 80079a2:	4613      	mov	r3, r2
 80079a4:	011b      	lsls	r3, r3, #4
 80079a6:	1a9b      	subs	r3, r3, r2
 80079a8:	009b      	lsls	r3, r3, #2
 80079aa:	440b      	add	r3, r1
 80079ac:	334c      	adds	r3, #76	@ 0x4c
 80079ae:	2202      	movs	r2, #2
 80079b0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80079b2:	78fa      	ldrb	r2, [r7, #3]
 80079b4:	6879      	ldr	r1, [r7, #4]
 80079b6:	4613      	mov	r3, r2
 80079b8:	011b      	lsls	r3, r3, #4
 80079ba:	1a9b      	subs	r3, r3, r2
 80079bc:	009b      	lsls	r3, r3, #2
 80079be:	440b      	add	r3, r1
 80079c0:	331b      	adds	r3, #27
 80079c2:	781b      	ldrb	r3, [r3, #0]
 80079c4:	2b01      	cmp	r3, #1
 80079c6:	f040 80d1 	bne.w	8007b6c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80079ca:	78fa      	ldrb	r2, [r7, #3]
 80079cc:	6879      	ldr	r1, [r7, #4]
 80079ce:	4613      	mov	r3, r2
 80079d0:	011b      	lsls	r3, r3, #4
 80079d2:	1a9b      	subs	r3, r3, r2
 80079d4:	009b      	lsls	r3, r3, #2
 80079d6:	440b      	add	r3, r1
 80079d8:	331b      	adds	r3, #27
 80079da:	2200      	movs	r2, #0
 80079dc:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80079de:	78fb      	ldrb	r3, [r7, #3]
 80079e0:	015a      	lsls	r2, r3, #5
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	4413      	add	r3, r2
 80079e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079ea:	685b      	ldr	r3, [r3, #4]
 80079ec:	78fa      	ldrb	r2, [r7, #3]
 80079ee:	0151      	lsls	r1, r2, #5
 80079f0:	693a      	ldr	r2, [r7, #16]
 80079f2:	440a      	add	r2, r1
 80079f4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80079f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80079fc:	6053      	str	r3, [r2, #4]
 80079fe:	e0b5      	b.n	8007b6c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8007a00:	78fa      	ldrb	r2, [r7, #3]
 8007a02:	6879      	ldr	r1, [r7, #4]
 8007a04:	4613      	mov	r3, r2
 8007a06:	011b      	lsls	r3, r3, #4
 8007a08:	1a9b      	subs	r3, r3, r2
 8007a0a:	009b      	lsls	r3, r3, #2
 8007a0c:	440b      	add	r3, r1
 8007a0e:	334d      	adds	r3, #77	@ 0x4d
 8007a10:	781b      	ldrb	r3, [r3, #0]
 8007a12:	2b05      	cmp	r3, #5
 8007a14:	d114      	bne.n	8007a40 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8007a16:	78fa      	ldrb	r2, [r7, #3]
 8007a18:	6879      	ldr	r1, [r7, #4]
 8007a1a:	4613      	mov	r3, r2
 8007a1c:	011b      	lsls	r3, r3, #4
 8007a1e:	1a9b      	subs	r3, r3, r2
 8007a20:	009b      	lsls	r3, r3, #2
 8007a22:	440b      	add	r3, r1
 8007a24:	334d      	adds	r3, #77	@ 0x4d
 8007a26:	2202      	movs	r2, #2
 8007a28:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8007a2a:	78fa      	ldrb	r2, [r7, #3]
 8007a2c:	6879      	ldr	r1, [r7, #4]
 8007a2e:	4613      	mov	r3, r2
 8007a30:	011b      	lsls	r3, r3, #4
 8007a32:	1a9b      	subs	r3, r3, r2
 8007a34:	009b      	lsls	r3, r3, #2
 8007a36:	440b      	add	r3, r1
 8007a38:	334c      	adds	r3, #76	@ 0x4c
 8007a3a:	2202      	movs	r2, #2
 8007a3c:	701a      	strb	r2, [r3, #0]
 8007a3e:	e095      	b.n	8007b6c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8007a40:	78fa      	ldrb	r2, [r7, #3]
 8007a42:	6879      	ldr	r1, [r7, #4]
 8007a44:	4613      	mov	r3, r2
 8007a46:	011b      	lsls	r3, r3, #4
 8007a48:	1a9b      	subs	r3, r3, r2
 8007a4a:	009b      	lsls	r3, r3, #2
 8007a4c:	440b      	add	r3, r1
 8007a4e:	334d      	adds	r3, #77	@ 0x4d
 8007a50:	781b      	ldrb	r3, [r3, #0]
 8007a52:	2b06      	cmp	r3, #6
 8007a54:	d114      	bne.n	8007a80 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8007a56:	78fa      	ldrb	r2, [r7, #3]
 8007a58:	6879      	ldr	r1, [r7, #4]
 8007a5a:	4613      	mov	r3, r2
 8007a5c:	011b      	lsls	r3, r3, #4
 8007a5e:	1a9b      	subs	r3, r3, r2
 8007a60:	009b      	lsls	r3, r3, #2
 8007a62:	440b      	add	r3, r1
 8007a64:	334d      	adds	r3, #77	@ 0x4d
 8007a66:	2202      	movs	r2, #2
 8007a68:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8007a6a:	78fa      	ldrb	r2, [r7, #3]
 8007a6c:	6879      	ldr	r1, [r7, #4]
 8007a6e:	4613      	mov	r3, r2
 8007a70:	011b      	lsls	r3, r3, #4
 8007a72:	1a9b      	subs	r3, r3, r2
 8007a74:	009b      	lsls	r3, r3, #2
 8007a76:	440b      	add	r3, r1
 8007a78:	334c      	adds	r3, #76	@ 0x4c
 8007a7a:	2205      	movs	r2, #5
 8007a7c:	701a      	strb	r2, [r3, #0]
 8007a7e:	e075      	b.n	8007b6c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8007a80:	78fa      	ldrb	r2, [r7, #3]
 8007a82:	6879      	ldr	r1, [r7, #4]
 8007a84:	4613      	mov	r3, r2
 8007a86:	011b      	lsls	r3, r3, #4
 8007a88:	1a9b      	subs	r3, r3, r2
 8007a8a:	009b      	lsls	r3, r3, #2
 8007a8c:	440b      	add	r3, r1
 8007a8e:	334d      	adds	r3, #77	@ 0x4d
 8007a90:	781b      	ldrb	r3, [r3, #0]
 8007a92:	2b07      	cmp	r3, #7
 8007a94:	d00a      	beq.n	8007aac <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8007a96:	78fa      	ldrb	r2, [r7, #3]
 8007a98:	6879      	ldr	r1, [r7, #4]
 8007a9a:	4613      	mov	r3, r2
 8007a9c:	011b      	lsls	r3, r3, #4
 8007a9e:	1a9b      	subs	r3, r3, r2
 8007aa0:	009b      	lsls	r3, r3, #2
 8007aa2:	440b      	add	r3, r1
 8007aa4:	334d      	adds	r3, #77	@ 0x4d
 8007aa6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8007aa8:	2b09      	cmp	r3, #9
 8007aaa:	d170      	bne.n	8007b8e <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8007aac:	78fa      	ldrb	r2, [r7, #3]
 8007aae:	6879      	ldr	r1, [r7, #4]
 8007ab0:	4613      	mov	r3, r2
 8007ab2:	011b      	lsls	r3, r3, #4
 8007ab4:	1a9b      	subs	r3, r3, r2
 8007ab6:	009b      	lsls	r3, r3, #2
 8007ab8:	440b      	add	r3, r1
 8007aba:	334d      	adds	r3, #77	@ 0x4d
 8007abc:	2202      	movs	r2, #2
 8007abe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8007ac0:	78fa      	ldrb	r2, [r7, #3]
 8007ac2:	6879      	ldr	r1, [r7, #4]
 8007ac4:	4613      	mov	r3, r2
 8007ac6:	011b      	lsls	r3, r3, #4
 8007ac8:	1a9b      	subs	r3, r3, r2
 8007aca:	009b      	lsls	r3, r3, #2
 8007acc:	440b      	add	r3, r1
 8007ace:	3344      	adds	r3, #68	@ 0x44
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	1c59      	adds	r1, r3, #1
 8007ad4:	6878      	ldr	r0, [r7, #4]
 8007ad6:	4613      	mov	r3, r2
 8007ad8:	011b      	lsls	r3, r3, #4
 8007ada:	1a9b      	subs	r3, r3, r2
 8007adc:	009b      	lsls	r3, r3, #2
 8007ade:	4403      	add	r3, r0
 8007ae0:	3344      	adds	r3, #68	@ 0x44
 8007ae2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8007ae4:	78fa      	ldrb	r2, [r7, #3]
 8007ae6:	6879      	ldr	r1, [r7, #4]
 8007ae8:	4613      	mov	r3, r2
 8007aea:	011b      	lsls	r3, r3, #4
 8007aec:	1a9b      	subs	r3, r3, r2
 8007aee:	009b      	lsls	r3, r3, #2
 8007af0:	440b      	add	r3, r1
 8007af2:	3344      	adds	r3, #68	@ 0x44
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	2b02      	cmp	r3, #2
 8007af8:	d914      	bls.n	8007b24 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8007afa:	78fa      	ldrb	r2, [r7, #3]
 8007afc:	6879      	ldr	r1, [r7, #4]
 8007afe:	4613      	mov	r3, r2
 8007b00:	011b      	lsls	r3, r3, #4
 8007b02:	1a9b      	subs	r3, r3, r2
 8007b04:	009b      	lsls	r3, r3, #2
 8007b06:	440b      	add	r3, r1
 8007b08:	3344      	adds	r3, #68	@ 0x44
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8007b0e:	78fa      	ldrb	r2, [r7, #3]
 8007b10:	6879      	ldr	r1, [r7, #4]
 8007b12:	4613      	mov	r3, r2
 8007b14:	011b      	lsls	r3, r3, #4
 8007b16:	1a9b      	subs	r3, r3, r2
 8007b18:	009b      	lsls	r3, r3, #2
 8007b1a:	440b      	add	r3, r1
 8007b1c:	334c      	adds	r3, #76	@ 0x4c
 8007b1e:	2204      	movs	r2, #4
 8007b20:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8007b22:	e022      	b.n	8007b6a <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8007b24:	78fa      	ldrb	r2, [r7, #3]
 8007b26:	6879      	ldr	r1, [r7, #4]
 8007b28:	4613      	mov	r3, r2
 8007b2a:	011b      	lsls	r3, r3, #4
 8007b2c:	1a9b      	subs	r3, r3, r2
 8007b2e:	009b      	lsls	r3, r3, #2
 8007b30:	440b      	add	r3, r1
 8007b32:	334c      	adds	r3, #76	@ 0x4c
 8007b34:	2202      	movs	r2, #2
 8007b36:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8007b38:	78fb      	ldrb	r3, [r7, #3]
 8007b3a:	015a      	lsls	r2, r3, #5
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	4413      	add	r3, r2
 8007b40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007b4e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007b56:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8007b58:	78fb      	ldrb	r3, [r7, #3]
 8007b5a:	015a      	lsls	r2, r3, #5
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	4413      	add	r3, r2
 8007b60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b64:	461a      	mov	r2, r3
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8007b6a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8007b6c:	78fa      	ldrb	r2, [r7, #3]
 8007b6e:	6879      	ldr	r1, [r7, #4]
 8007b70:	4613      	mov	r3, r2
 8007b72:	011b      	lsls	r3, r3, #4
 8007b74:	1a9b      	subs	r3, r3, r2
 8007b76:	009b      	lsls	r3, r3, #2
 8007b78:	440b      	add	r3, r1
 8007b7a:	334c      	adds	r3, #76	@ 0x4c
 8007b7c:	781a      	ldrb	r2, [r3, #0]
 8007b7e:	78fb      	ldrb	r3, [r7, #3]
 8007b80:	4619      	mov	r1, r3
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	f005 fd2c 	bl	800d5e0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8007b88:	e002      	b.n	8007b90 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8007b8a:	bf00      	nop
 8007b8c:	e000      	b.n	8007b90 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8007b8e:	bf00      	nop
  }
}
 8007b90:	3718      	adds	r7, #24
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}

08007b96 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007b96:	b580      	push	{r7, lr}
 8007b98:	b08a      	sub	sp, #40	@ 0x28
 8007b9a:	af00      	add	r7, sp, #0
 8007b9c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ba6:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	6a1b      	ldr	r3, [r3, #32]
 8007bae:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8007bb0:	69fb      	ldr	r3, [r7, #28]
 8007bb2:	f003 030f 	and.w	r3, r3, #15
 8007bb6:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8007bb8:	69fb      	ldr	r3, [r7, #28]
 8007bba:	0c5b      	lsrs	r3, r3, #17
 8007bbc:	f003 030f 	and.w	r3, r3, #15
 8007bc0:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007bc2:	69fb      	ldr	r3, [r7, #28]
 8007bc4:	091b      	lsrs	r3, r3, #4
 8007bc6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007bca:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	2b02      	cmp	r3, #2
 8007bd0:	d004      	beq.n	8007bdc <HCD_RXQLVL_IRQHandler+0x46>
 8007bd2:	697b      	ldr	r3, [r7, #20]
 8007bd4:	2b05      	cmp	r3, #5
 8007bd6:	f000 80b6 	beq.w	8007d46 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8007bda:	e0b7      	b.n	8007d4c <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8007bdc:	693b      	ldr	r3, [r7, #16]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	f000 80b3 	beq.w	8007d4a <HCD_RXQLVL_IRQHandler+0x1b4>
 8007be4:	6879      	ldr	r1, [r7, #4]
 8007be6:	69ba      	ldr	r2, [r7, #24]
 8007be8:	4613      	mov	r3, r2
 8007bea:	011b      	lsls	r3, r3, #4
 8007bec:	1a9b      	subs	r3, r3, r2
 8007bee:	009b      	lsls	r3, r3, #2
 8007bf0:	440b      	add	r3, r1
 8007bf2:	332c      	adds	r3, #44	@ 0x2c
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	f000 80a7 	beq.w	8007d4a <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8007bfc:	6879      	ldr	r1, [r7, #4]
 8007bfe:	69ba      	ldr	r2, [r7, #24]
 8007c00:	4613      	mov	r3, r2
 8007c02:	011b      	lsls	r3, r3, #4
 8007c04:	1a9b      	subs	r3, r3, r2
 8007c06:	009b      	lsls	r3, r3, #2
 8007c08:	440b      	add	r3, r1
 8007c0a:	3338      	adds	r3, #56	@ 0x38
 8007c0c:	681a      	ldr	r2, [r3, #0]
 8007c0e:	693b      	ldr	r3, [r7, #16]
 8007c10:	18d1      	adds	r1, r2, r3
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	69ba      	ldr	r2, [r7, #24]
 8007c16:	4613      	mov	r3, r2
 8007c18:	011b      	lsls	r3, r3, #4
 8007c1a:	1a9b      	subs	r3, r3, r2
 8007c1c:	009b      	lsls	r3, r3, #2
 8007c1e:	4403      	add	r3, r0
 8007c20:	3334      	adds	r3, #52	@ 0x34
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	4299      	cmp	r1, r3
 8007c26:	f200 8083 	bhi.w	8007d30 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6818      	ldr	r0, [r3, #0]
 8007c2e:	6879      	ldr	r1, [r7, #4]
 8007c30:	69ba      	ldr	r2, [r7, #24]
 8007c32:	4613      	mov	r3, r2
 8007c34:	011b      	lsls	r3, r3, #4
 8007c36:	1a9b      	subs	r3, r3, r2
 8007c38:	009b      	lsls	r3, r3, #2
 8007c3a:	440b      	add	r3, r1
 8007c3c:	332c      	adds	r3, #44	@ 0x2c
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	693a      	ldr	r2, [r7, #16]
 8007c42:	b292      	uxth	r2, r2
 8007c44:	4619      	mov	r1, r3
 8007c46:	f002 fb57 	bl	800a2f8 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8007c4a:	6879      	ldr	r1, [r7, #4]
 8007c4c:	69ba      	ldr	r2, [r7, #24]
 8007c4e:	4613      	mov	r3, r2
 8007c50:	011b      	lsls	r3, r3, #4
 8007c52:	1a9b      	subs	r3, r3, r2
 8007c54:	009b      	lsls	r3, r3, #2
 8007c56:	440b      	add	r3, r1
 8007c58:	332c      	adds	r3, #44	@ 0x2c
 8007c5a:	681a      	ldr	r2, [r3, #0]
 8007c5c:	693b      	ldr	r3, [r7, #16]
 8007c5e:	18d1      	adds	r1, r2, r3
 8007c60:	6878      	ldr	r0, [r7, #4]
 8007c62:	69ba      	ldr	r2, [r7, #24]
 8007c64:	4613      	mov	r3, r2
 8007c66:	011b      	lsls	r3, r3, #4
 8007c68:	1a9b      	subs	r3, r3, r2
 8007c6a:	009b      	lsls	r3, r3, #2
 8007c6c:	4403      	add	r3, r0
 8007c6e:	332c      	adds	r3, #44	@ 0x2c
 8007c70:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8007c72:	6879      	ldr	r1, [r7, #4]
 8007c74:	69ba      	ldr	r2, [r7, #24]
 8007c76:	4613      	mov	r3, r2
 8007c78:	011b      	lsls	r3, r3, #4
 8007c7a:	1a9b      	subs	r3, r3, r2
 8007c7c:	009b      	lsls	r3, r3, #2
 8007c7e:	440b      	add	r3, r1
 8007c80:	3338      	adds	r3, #56	@ 0x38
 8007c82:	681a      	ldr	r2, [r3, #0]
 8007c84:	693b      	ldr	r3, [r7, #16]
 8007c86:	18d1      	adds	r1, r2, r3
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	69ba      	ldr	r2, [r7, #24]
 8007c8c:	4613      	mov	r3, r2
 8007c8e:	011b      	lsls	r3, r3, #4
 8007c90:	1a9b      	subs	r3, r3, r2
 8007c92:	009b      	lsls	r3, r3, #2
 8007c94:	4403      	add	r3, r0
 8007c96:	3338      	adds	r3, #56	@ 0x38
 8007c98:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8007c9a:	69bb      	ldr	r3, [r7, #24]
 8007c9c:	015a      	lsls	r2, r3, #5
 8007c9e:	6a3b      	ldr	r3, [r7, #32]
 8007ca0:	4413      	add	r3, r2
 8007ca2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ca6:	691b      	ldr	r3, [r3, #16]
 8007ca8:	0cdb      	lsrs	r3, r3, #19
 8007caa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007cae:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8007cb0:	6879      	ldr	r1, [r7, #4]
 8007cb2:	69ba      	ldr	r2, [r7, #24]
 8007cb4:	4613      	mov	r3, r2
 8007cb6:	011b      	lsls	r3, r3, #4
 8007cb8:	1a9b      	subs	r3, r3, r2
 8007cba:	009b      	lsls	r3, r3, #2
 8007cbc:	440b      	add	r3, r1
 8007cbe:	3328      	adds	r3, #40	@ 0x28
 8007cc0:	881b      	ldrh	r3, [r3, #0]
 8007cc2:	461a      	mov	r2, r3
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d13f      	bne.n	8007d4a <HCD_RXQLVL_IRQHandler+0x1b4>
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d03c      	beq.n	8007d4a <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8007cd0:	69bb      	ldr	r3, [r7, #24]
 8007cd2:	015a      	lsls	r2, r3, #5
 8007cd4:	6a3b      	ldr	r3, [r7, #32]
 8007cd6:	4413      	add	r3, r2
 8007cd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007ce6:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007cee:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8007cf0:	69bb      	ldr	r3, [r7, #24]
 8007cf2:	015a      	lsls	r2, r3, #5
 8007cf4:	6a3b      	ldr	r3, [r7, #32]
 8007cf6:	4413      	add	r3, r2
 8007cf8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cfc:	461a      	mov	r2, r3
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8007d02:	6879      	ldr	r1, [r7, #4]
 8007d04:	69ba      	ldr	r2, [r7, #24]
 8007d06:	4613      	mov	r3, r2
 8007d08:	011b      	lsls	r3, r3, #4
 8007d0a:	1a9b      	subs	r3, r3, r2
 8007d0c:	009b      	lsls	r3, r3, #2
 8007d0e:	440b      	add	r3, r1
 8007d10:	333c      	adds	r3, #60	@ 0x3c
 8007d12:	781b      	ldrb	r3, [r3, #0]
 8007d14:	f083 0301 	eor.w	r3, r3, #1
 8007d18:	b2d8      	uxtb	r0, r3
 8007d1a:	6879      	ldr	r1, [r7, #4]
 8007d1c:	69ba      	ldr	r2, [r7, #24]
 8007d1e:	4613      	mov	r3, r2
 8007d20:	011b      	lsls	r3, r3, #4
 8007d22:	1a9b      	subs	r3, r3, r2
 8007d24:	009b      	lsls	r3, r3, #2
 8007d26:	440b      	add	r3, r1
 8007d28:	333c      	adds	r3, #60	@ 0x3c
 8007d2a:	4602      	mov	r2, r0
 8007d2c:	701a      	strb	r2, [r3, #0]
      break;
 8007d2e:	e00c      	b.n	8007d4a <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8007d30:	6879      	ldr	r1, [r7, #4]
 8007d32:	69ba      	ldr	r2, [r7, #24]
 8007d34:	4613      	mov	r3, r2
 8007d36:	011b      	lsls	r3, r3, #4
 8007d38:	1a9b      	subs	r3, r3, r2
 8007d3a:	009b      	lsls	r3, r3, #2
 8007d3c:	440b      	add	r3, r1
 8007d3e:	334c      	adds	r3, #76	@ 0x4c
 8007d40:	2204      	movs	r2, #4
 8007d42:	701a      	strb	r2, [r3, #0]
      break;
 8007d44:	e001      	b.n	8007d4a <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8007d46:	bf00      	nop
 8007d48:	e000      	b.n	8007d4c <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8007d4a:	bf00      	nop
  }
}
 8007d4c:	bf00      	nop
 8007d4e:	3728      	adds	r7, #40	@ 0x28
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}

08007d54 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b086      	sub	sp, #24
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d62:	697b      	ldr	r3, [r7, #20]
 8007d64:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8007d66:	693b      	ldr	r3, [r7, #16]
 8007d68:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8007d70:	693b      	ldr	r3, [r7, #16]
 8007d72:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8007d80:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	f003 0302 	and.w	r3, r3, #2
 8007d88:	2b02      	cmp	r3, #2
 8007d8a:	d10b      	bne.n	8007da4 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f003 0301 	and.w	r3, r3, #1
 8007d92:	2b01      	cmp	r3, #1
 8007d94:	d102      	bne.n	8007d9c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f005 fc06 	bl	800d5a8 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	f043 0302 	orr.w	r3, r3, #2
 8007da2:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	f003 0308 	and.w	r3, r3, #8
 8007daa:	2b08      	cmp	r3, #8
 8007dac:	d132      	bne.n	8007e14 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	f043 0308 	orr.w	r3, r3, #8
 8007db4:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	f003 0304 	and.w	r3, r3, #4
 8007dbc:	2b04      	cmp	r3, #4
 8007dbe:	d126      	bne.n	8007e0e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	7a5b      	ldrb	r3, [r3, #9]
 8007dc4:	2b02      	cmp	r3, #2
 8007dc6:	d113      	bne.n	8007df0 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8007dce:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007dd2:	d106      	bne.n	8007de2 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	2102      	movs	r1, #2
 8007dda:	4618      	mov	r0, r3
 8007ddc:	f002 fc22 	bl	800a624 <USB_InitFSLSPClkSel>
 8007de0:	e011      	b.n	8007e06 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	2101      	movs	r1, #1
 8007de8:	4618      	mov	r0, r3
 8007dea:	f002 fc1b 	bl	800a624 <USB_InitFSLSPClkSel>
 8007dee:	e00a      	b.n	8007e06 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	79db      	ldrb	r3, [r3, #7]
 8007df4:	2b01      	cmp	r3, #1
 8007df6:	d106      	bne.n	8007e06 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8007df8:	693b      	ldr	r3, [r7, #16]
 8007dfa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007dfe:	461a      	mov	r2, r3
 8007e00:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8007e04:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8007e06:	6878      	ldr	r0, [r7, #4]
 8007e08:	f005 fbf8 	bl	800d5fc <HAL_HCD_PortEnabled_Callback>
 8007e0c:	e002      	b.n	8007e14 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f005 fc02 	bl	800d618 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	f003 0320 	and.w	r3, r3, #32
 8007e1a:	2b20      	cmp	r3, #32
 8007e1c:	d103      	bne.n	8007e26 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8007e1e:	68bb      	ldr	r3, [r7, #8]
 8007e20:	f043 0320 	orr.w	r3, r3, #32
 8007e24:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8007e26:	693b      	ldr	r3, [r7, #16]
 8007e28:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007e2c:	461a      	mov	r2, r3
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	6013      	str	r3, [r2, #0]
}
 8007e32:	bf00      	nop
 8007e34:	3718      	adds	r7, #24
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}
	...

08007e3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	b084      	sub	sp, #16
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d101      	bne.n	8007e4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	e12b      	b.n	80080a6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d106      	bne.n	8007e68 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f7f9 fb7a 	bl	800155c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2224      	movs	r2, #36	@ 0x24
 8007e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	681a      	ldr	r2, [r3, #0]
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f022 0201 	bic.w	r2, r2, #1
 8007e7e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	681a      	ldr	r2, [r3, #0]
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007e8e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	681a      	ldr	r2, [r3, #0]
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007e9e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007ea0:	f001 fc36 	bl	8009710 <HAL_RCC_GetPCLK1Freq>
 8007ea4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	685b      	ldr	r3, [r3, #4]
 8007eaa:	4a81      	ldr	r2, [pc, #516]	@ (80080b0 <HAL_I2C_Init+0x274>)
 8007eac:	4293      	cmp	r3, r2
 8007eae:	d807      	bhi.n	8007ec0 <HAL_I2C_Init+0x84>
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	4a80      	ldr	r2, [pc, #512]	@ (80080b4 <HAL_I2C_Init+0x278>)
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	bf94      	ite	ls
 8007eb8:	2301      	movls	r3, #1
 8007eba:	2300      	movhi	r3, #0
 8007ebc:	b2db      	uxtb	r3, r3
 8007ebe:	e006      	b.n	8007ece <HAL_I2C_Init+0x92>
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	4a7d      	ldr	r2, [pc, #500]	@ (80080b8 <HAL_I2C_Init+0x27c>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	bf94      	ite	ls
 8007ec8:	2301      	movls	r3, #1
 8007eca:	2300      	movhi	r3, #0
 8007ecc:	b2db      	uxtb	r3, r3
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d001      	beq.n	8007ed6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	e0e7      	b.n	80080a6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	4a78      	ldr	r2, [pc, #480]	@ (80080bc <HAL_I2C_Init+0x280>)
 8007eda:	fba2 2303 	umull	r2, r3, r2, r3
 8007ede:	0c9b      	lsrs	r3, r3, #18
 8007ee0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	685b      	ldr	r3, [r3, #4]
 8007ee8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	68ba      	ldr	r2, [r7, #8]
 8007ef2:	430a      	orrs	r2, r1
 8007ef4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	6a1b      	ldr	r3, [r3, #32]
 8007efc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	685b      	ldr	r3, [r3, #4]
 8007f04:	4a6a      	ldr	r2, [pc, #424]	@ (80080b0 <HAL_I2C_Init+0x274>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d802      	bhi.n	8007f10 <HAL_I2C_Init+0xd4>
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	3301      	adds	r3, #1
 8007f0e:	e009      	b.n	8007f24 <HAL_I2C_Init+0xe8>
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8007f16:	fb02 f303 	mul.w	r3, r2, r3
 8007f1a:	4a69      	ldr	r2, [pc, #420]	@ (80080c0 <HAL_I2C_Init+0x284>)
 8007f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8007f20:	099b      	lsrs	r3, r3, #6
 8007f22:	3301      	adds	r3, #1
 8007f24:	687a      	ldr	r2, [r7, #4]
 8007f26:	6812      	ldr	r2, [r2, #0]
 8007f28:	430b      	orrs	r3, r1
 8007f2a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	69db      	ldr	r3, [r3, #28]
 8007f32:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8007f36:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	685b      	ldr	r3, [r3, #4]
 8007f3e:	495c      	ldr	r1, [pc, #368]	@ (80080b0 <HAL_I2C_Init+0x274>)
 8007f40:	428b      	cmp	r3, r1
 8007f42:	d819      	bhi.n	8007f78 <HAL_I2C_Init+0x13c>
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	1e59      	subs	r1, r3, #1
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	685b      	ldr	r3, [r3, #4]
 8007f4c:	005b      	lsls	r3, r3, #1
 8007f4e:	fbb1 f3f3 	udiv	r3, r1, r3
 8007f52:	1c59      	adds	r1, r3, #1
 8007f54:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007f58:	400b      	ands	r3, r1
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d00a      	beq.n	8007f74 <HAL_I2C_Init+0x138>
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	1e59      	subs	r1, r3, #1
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	685b      	ldr	r3, [r3, #4]
 8007f66:	005b      	lsls	r3, r3, #1
 8007f68:	fbb1 f3f3 	udiv	r3, r1, r3
 8007f6c:	3301      	adds	r3, #1
 8007f6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007f72:	e051      	b.n	8008018 <HAL_I2C_Init+0x1dc>
 8007f74:	2304      	movs	r3, #4
 8007f76:	e04f      	b.n	8008018 <HAL_I2C_Init+0x1dc>
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	689b      	ldr	r3, [r3, #8]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d111      	bne.n	8007fa4 <HAL_I2C_Init+0x168>
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	1e58      	subs	r0, r3, #1
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	6859      	ldr	r1, [r3, #4]
 8007f88:	460b      	mov	r3, r1
 8007f8a:	005b      	lsls	r3, r3, #1
 8007f8c:	440b      	add	r3, r1
 8007f8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007f92:	3301      	adds	r3, #1
 8007f94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	bf0c      	ite	eq
 8007f9c:	2301      	moveq	r3, #1
 8007f9e:	2300      	movne	r3, #0
 8007fa0:	b2db      	uxtb	r3, r3
 8007fa2:	e012      	b.n	8007fca <HAL_I2C_Init+0x18e>
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	1e58      	subs	r0, r3, #1
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6859      	ldr	r1, [r3, #4]
 8007fac:	460b      	mov	r3, r1
 8007fae:	009b      	lsls	r3, r3, #2
 8007fb0:	440b      	add	r3, r1
 8007fb2:	0099      	lsls	r1, r3, #2
 8007fb4:	440b      	add	r3, r1
 8007fb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8007fba:	3301      	adds	r3, #1
 8007fbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	bf0c      	ite	eq
 8007fc4:	2301      	moveq	r3, #1
 8007fc6:	2300      	movne	r3, #0
 8007fc8:	b2db      	uxtb	r3, r3
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d001      	beq.n	8007fd2 <HAL_I2C_Init+0x196>
 8007fce:	2301      	movs	r3, #1
 8007fd0:	e022      	b.n	8008018 <HAL_I2C_Init+0x1dc>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	689b      	ldr	r3, [r3, #8]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d10e      	bne.n	8007ff8 <HAL_I2C_Init+0x1bc>
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	1e58      	subs	r0, r3, #1
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6859      	ldr	r1, [r3, #4]
 8007fe2:	460b      	mov	r3, r1
 8007fe4:	005b      	lsls	r3, r3, #1
 8007fe6:	440b      	add	r3, r1
 8007fe8:	fbb0 f3f3 	udiv	r3, r0, r3
 8007fec:	3301      	adds	r3, #1
 8007fee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007ff2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ff6:	e00f      	b.n	8008018 <HAL_I2C_Init+0x1dc>
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	1e58      	subs	r0, r3, #1
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6859      	ldr	r1, [r3, #4]
 8008000:	460b      	mov	r3, r1
 8008002:	009b      	lsls	r3, r3, #2
 8008004:	440b      	add	r3, r1
 8008006:	0099      	lsls	r1, r3, #2
 8008008:	440b      	add	r3, r1
 800800a:	fbb0 f3f3 	udiv	r3, r0, r3
 800800e:	3301      	adds	r3, #1
 8008010:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008014:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008018:	6879      	ldr	r1, [r7, #4]
 800801a:	6809      	ldr	r1, [r1, #0]
 800801c:	4313      	orrs	r3, r2
 800801e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	69da      	ldr	r2, [r3, #28]
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6a1b      	ldr	r3, [r3, #32]
 8008032:	431a      	orrs	r2, r3
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	430a      	orrs	r2, r1
 800803a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	689b      	ldr	r3, [r3, #8]
 8008042:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8008046:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800804a:	687a      	ldr	r2, [r7, #4]
 800804c:	6911      	ldr	r1, [r2, #16]
 800804e:	687a      	ldr	r2, [r7, #4]
 8008050:	68d2      	ldr	r2, [r2, #12]
 8008052:	4311      	orrs	r1, r2
 8008054:	687a      	ldr	r2, [r7, #4]
 8008056:	6812      	ldr	r2, [r2, #0]
 8008058:	430b      	orrs	r3, r1
 800805a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	68db      	ldr	r3, [r3, #12]
 8008062:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	695a      	ldr	r2, [r3, #20]
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	699b      	ldr	r3, [r3, #24]
 800806e:	431a      	orrs	r2, r3
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	430a      	orrs	r2, r1
 8008076:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	681a      	ldr	r2, [r3, #0]
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f042 0201 	orr.w	r2, r2, #1
 8008086:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2200      	movs	r2, #0
 800808c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2220      	movs	r2, #32
 8008092:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2200      	movs	r2, #0
 800809a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2200      	movs	r2, #0
 80080a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80080a4:	2300      	movs	r3, #0
}
 80080a6:	4618      	mov	r0, r3
 80080a8:	3710      	adds	r7, #16
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bd80      	pop	{r7, pc}
 80080ae:	bf00      	nop
 80080b0:	000186a0 	.word	0x000186a0
 80080b4:	001e847f 	.word	0x001e847f
 80080b8:	003d08ff 	.word	0x003d08ff
 80080bc:	431bde83 	.word	0x431bde83
 80080c0:	10624dd3 	.word	0x10624dd3

080080c4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b088      	sub	sp, #32
 80080c8:	af02      	add	r7, sp, #8
 80080ca:	60f8      	str	r0, [r7, #12]
 80080cc:	607a      	str	r2, [r7, #4]
 80080ce:	461a      	mov	r2, r3
 80080d0:	460b      	mov	r3, r1
 80080d2:	817b      	strh	r3, [r7, #10]
 80080d4:	4613      	mov	r3, r2
 80080d6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80080d8:	f7fc fdee 	bl	8004cb8 <HAL_GetTick>
 80080dc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080e4:	b2db      	uxtb	r3, r3
 80080e6:	2b20      	cmp	r3, #32
 80080e8:	f040 80e0 	bne.w	80082ac <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	9300      	str	r3, [sp, #0]
 80080f0:	2319      	movs	r3, #25
 80080f2:	2201      	movs	r2, #1
 80080f4:	4970      	ldr	r1, [pc, #448]	@ (80082b8 <HAL_I2C_Master_Transmit+0x1f4>)
 80080f6:	68f8      	ldr	r0, [r7, #12]
 80080f8:	f000 fc64 	bl	80089c4 <I2C_WaitOnFlagUntilTimeout>
 80080fc:	4603      	mov	r3, r0
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d001      	beq.n	8008106 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8008102:	2302      	movs	r3, #2
 8008104:	e0d3      	b.n	80082ae <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800810c:	2b01      	cmp	r3, #1
 800810e:	d101      	bne.n	8008114 <HAL_I2C_Master_Transmit+0x50>
 8008110:	2302      	movs	r3, #2
 8008112:	e0cc      	b.n	80082ae <HAL_I2C_Master_Transmit+0x1ea>
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	2201      	movs	r2, #1
 8008118:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f003 0301 	and.w	r3, r3, #1
 8008126:	2b01      	cmp	r3, #1
 8008128:	d007      	beq.n	800813a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	681a      	ldr	r2, [r3, #0]
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f042 0201 	orr.w	r2, r2, #1
 8008138:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	681a      	ldr	r2, [r3, #0]
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008148:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	2221      	movs	r2, #33	@ 0x21
 800814e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2210      	movs	r2, #16
 8008156:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	2200      	movs	r2, #0
 800815e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	687a      	ldr	r2, [r7, #4]
 8008164:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	893a      	ldrh	r2, [r7, #8]
 800816a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008170:	b29a      	uxth	r2, r3
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	4a50      	ldr	r2, [pc, #320]	@ (80082bc <HAL_I2C_Master_Transmit+0x1f8>)
 800817a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800817c:	8979      	ldrh	r1, [r7, #10]
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	6a3a      	ldr	r2, [r7, #32]
 8008182:	68f8      	ldr	r0, [r7, #12]
 8008184:	f000 face 	bl	8008724 <I2C_MasterRequestWrite>
 8008188:	4603      	mov	r3, r0
 800818a:	2b00      	cmp	r3, #0
 800818c:	d001      	beq.n	8008192 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800818e:	2301      	movs	r3, #1
 8008190:	e08d      	b.n	80082ae <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008192:	2300      	movs	r3, #0
 8008194:	613b      	str	r3, [r7, #16]
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	695b      	ldr	r3, [r3, #20]
 800819c:	613b      	str	r3, [r7, #16]
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	699b      	ldr	r3, [r3, #24]
 80081a4:	613b      	str	r3, [r7, #16]
 80081a6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80081a8:	e066      	b.n	8008278 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80081aa:	697a      	ldr	r2, [r7, #20]
 80081ac:	6a39      	ldr	r1, [r7, #32]
 80081ae:	68f8      	ldr	r0, [r7, #12]
 80081b0:	f000 fd22 	bl	8008bf8 <I2C_WaitOnTXEFlagUntilTimeout>
 80081b4:	4603      	mov	r3, r0
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d00d      	beq.n	80081d6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081be:	2b04      	cmp	r3, #4
 80081c0:	d107      	bne.n	80081d2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	681a      	ldr	r2, [r3, #0]
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80081d0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80081d2:	2301      	movs	r3, #1
 80081d4:	e06b      	b.n	80082ae <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081da:	781a      	ldrb	r2, [r3, #0]
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081e6:	1c5a      	adds	r2, r3, #1
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081f0:	b29b      	uxth	r3, r3
 80081f2:	3b01      	subs	r3, #1
 80081f4:	b29a      	uxth	r2, r3
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081fe:	3b01      	subs	r3, #1
 8008200:	b29a      	uxth	r2, r3
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	695b      	ldr	r3, [r3, #20]
 800820c:	f003 0304 	and.w	r3, r3, #4
 8008210:	2b04      	cmp	r3, #4
 8008212:	d11b      	bne.n	800824c <HAL_I2C_Master_Transmit+0x188>
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008218:	2b00      	cmp	r3, #0
 800821a:	d017      	beq.n	800824c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008220:	781a      	ldrb	r2, [r3, #0]
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800822c:	1c5a      	adds	r2, r3, #1
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008236:	b29b      	uxth	r3, r3
 8008238:	3b01      	subs	r3, #1
 800823a:	b29a      	uxth	r2, r3
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008244:	3b01      	subs	r3, #1
 8008246:	b29a      	uxth	r2, r3
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800824c:	697a      	ldr	r2, [r7, #20]
 800824e:	6a39      	ldr	r1, [r7, #32]
 8008250:	68f8      	ldr	r0, [r7, #12]
 8008252:	f000 fd19 	bl	8008c88 <I2C_WaitOnBTFFlagUntilTimeout>
 8008256:	4603      	mov	r3, r0
 8008258:	2b00      	cmp	r3, #0
 800825a:	d00d      	beq.n	8008278 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008260:	2b04      	cmp	r3, #4
 8008262:	d107      	bne.n	8008274 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	681a      	ldr	r2, [r3, #0]
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008272:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008274:	2301      	movs	r3, #1
 8008276:	e01a      	b.n	80082ae <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800827c:	2b00      	cmp	r3, #0
 800827e:	d194      	bne.n	80081aa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	681a      	ldr	r2, [r3, #0]
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800828e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	2220      	movs	r2, #32
 8008294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	2200      	movs	r2, #0
 800829c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	2200      	movs	r2, #0
 80082a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80082a8:	2300      	movs	r3, #0
 80082aa:	e000      	b.n	80082ae <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80082ac:	2302      	movs	r3, #2
  }
}
 80082ae:	4618      	mov	r0, r3
 80082b0:	3718      	adds	r7, #24
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bd80      	pop	{r7, pc}
 80082b6:	bf00      	nop
 80082b8:	00100002 	.word	0x00100002
 80082bc:	ffff0000 	.word	0xffff0000

080082c0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b08c      	sub	sp, #48	@ 0x30
 80082c4:	af02      	add	r7, sp, #8
 80082c6:	60f8      	str	r0, [r7, #12]
 80082c8:	607a      	str	r2, [r7, #4]
 80082ca:	461a      	mov	r2, r3
 80082cc:	460b      	mov	r3, r1
 80082ce:	817b      	strh	r3, [r7, #10]
 80082d0:	4613      	mov	r3, r2
 80082d2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80082d4:	f7fc fcf0 	bl	8004cb8 <HAL_GetTick>
 80082d8:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80082e0:	b2db      	uxtb	r3, r3
 80082e2:	2b20      	cmp	r3, #32
 80082e4:	f040 8217 	bne.w	8008716 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80082e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ea:	9300      	str	r3, [sp, #0]
 80082ec:	2319      	movs	r3, #25
 80082ee:	2201      	movs	r2, #1
 80082f0:	497c      	ldr	r1, [pc, #496]	@ (80084e4 <HAL_I2C_Master_Receive+0x224>)
 80082f2:	68f8      	ldr	r0, [r7, #12]
 80082f4:	f000 fb66 	bl	80089c4 <I2C_WaitOnFlagUntilTimeout>
 80082f8:	4603      	mov	r3, r0
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d001      	beq.n	8008302 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80082fe:	2302      	movs	r3, #2
 8008300:	e20a      	b.n	8008718 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008308:	2b01      	cmp	r3, #1
 800830a:	d101      	bne.n	8008310 <HAL_I2C_Master_Receive+0x50>
 800830c:	2302      	movs	r3, #2
 800830e:	e203      	b.n	8008718 <HAL_I2C_Master_Receive+0x458>
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	2201      	movs	r2, #1
 8008314:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f003 0301 	and.w	r3, r3, #1
 8008322:	2b01      	cmp	r3, #1
 8008324:	d007      	beq.n	8008336 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	681a      	ldr	r2, [r3, #0]
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f042 0201 	orr.w	r2, r2, #1
 8008334:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	681a      	ldr	r2, [r3, #0]
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008344:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2222      	movs	r2, #34	@ 0x22
 800834a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2210      	movs	r2, #16
 8008352:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2200      	movs	r2, #0
 800835a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	687a      	ldr	r2, [r7, #4]
 8008360:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	893a      	ldrh	r2, [r7, #8]
 8008366:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800836c:	b29a      	uxth	r2, r3
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	4a5c      	ldr	r2, [pc, #368]	@ (80084e8 <HAL_I2C_Master_Receive+0x228>)
 8008376:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008378:	8979      	ldrh	r1, [r7, #10]
 800837a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800837c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800837e:	68f8      	ldr	r0, [r7, #12]
 8008380:	f000 fa52 	bl	8008828 <I2C_MasterRequestRead>
 8008384:	4603      	mov	r3, r0
 8008386:	2b00      	cmp	r3, #0
 8008388:	d001      	beq.n	800838e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800838a:	2301      	movs	r3, #1
 800838c:	e1c4      	b.n	8008718 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008392:	2b00      	cmp	r3, #0
 8008394:	d113      	bne.n	80083be <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008396:	2300      	movs	r3, #0
 8008398:	623b      	str	r3, [r7, #32]
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	695b      	ldr	r3, [r3, #20]
 80083a0:	623b      	str	r3, [r7, #32]
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	699b      	ldr	r3, [r3, #24]
 80083a8:	623b      	str	r3, [r7, #32]
 80083aa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	681a      	ldr	r2, [r3, #0]
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80083ba:	601a      	str	r2, [r3, #0]
 80083bc:	e198      	b.n	80086f0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80083c2:	2b01      	cmp	r3, #1
 80083c4:	d11b      	bne.n	80083fe <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	681a      	ldr	r2, [r3, #0]
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80083d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80083d6:	2300      	movs	r3, #0
 80083d8:	61fb      	str	r3, [r7, #28]
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	695b      	ldr	r3, [r3, #20]
 80083e0:	61fb      	str	r3, [r7, #28]
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	699b      	ldr	r3, [r3, #24]
 80083e8:	61fb      	str	r3, [r7, #28]
 80083ea:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	681a      	ldr	r2, [r3, #0]
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80083fa:	601a      	str	r2, [r3, #0]
 80083fc:	e178      	b.n	80086f0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008402:	2b02      	cmp	r3, #2
 8008404:	d11b      	bne.n	800843e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	681a      	ldr	r2, [r3, #0]
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008414:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	681a      	ldr	r2, [r3, #0]
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008424:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008426:	2300      	movs	r3, #0
 8008428:	61bb      	str	r3, [r7, #24]
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	695b      	ldr	r3, [r3, #20]
 8008430:	61bb      	str	r3, [r7, #24]
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	699b      	ldr	r3, [r3, #24]
 8008438:	61bb      	str	r3, [r7, #24]
 800843a:	69bb      	ldr	r3, [r7, #24]
 800843c:	e158      	b.n	80086f0 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	681a      	ldr	r2, [r3, #0]
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800844c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800844e:	2300      	movs	r3, #0
 8008450:	617b      	str	r3, [r7, #20]
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	695b      	ldr	r3, [r3, #20]
 8008458:	617b      	str	r3, [r7, #20]
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	699b      	ldr	r3, [r3, #24]
 8008460:	617b      	str	r3, [r7, #20]
 8008462:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008464:	e144      	b.n	80086f0 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800846a:	2b03      	cmp	r3, #3
 800846c:	f200 80f1 	bhi.w	8008652 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008474:	2b01      	cmp	r3, #1
 8008476:	d123      	bne.n	80084c0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008478:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800847a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800847c:	68f8      	ldr	r0, [r7, #12]
 800847e:	f000 fc4b 	bl	8008d18 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008482:	4603      	mov	r3, r0
 8008484:	2b00      	cmp	r3, #0
 8008486:	d001      	beq.n	800848c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8008488:	2301      	movs	r3, #1
 800848a:	e145      	b.n	8008718 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	691a      	ldr	r2, [r3, #16]
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008496:	b2d2      	uxtb	r2, r2
 8008498:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800849e:	1c5a      	adds	r2, r3, #1
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80084a8:	3b01      	subs	r3, #1
 80084aa:	b29a      	uxth	r2, r3
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084b4:	b29b      	uxth	r3, r3
 80084b6:	3b01      	subs	r3, #1
 80084b8:	b29a      	uxth	r2, r3
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80084be:	e117      	b.n	80086f0 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80084c4:	2b02      	cmp	r3, #2
 80084c6:	d14e      	bne.n	8008566 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80084c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ca:	9300      	str	r3, [sp, #0]
 80084cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084ce:	2200      	movs	r2, #0
 80084d0:	4906      	ldr	r1, [pc, #24]	@ (80084ec <HAL_I2C_Master_Receive+0x22c>)
 80084d2:	68f8      	ldr	r0, [r7, #12]
 80084d4:	f000 fa76 	bl	80089c4 <I2C_WaitOnFlagUntilTimeout>
 80084d8:	4603      	mov	r3, r0
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d008      	beq.n	80084f0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80084de:	2301      	movs	r3, #1
 80084e0:	e11a      	b.n	8008718 <HAL_I2C_Master_Receive+0x458>
 80084e2:	bf00      	nop
 80084e4:	00100002 	.word	0x00100002
 80084e8:	ffff0000 	.word	0xffff0000
 80084ec:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	681a      	ldr	r2, [r3, #0]
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80084fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	691a      	ldr	r2, [r3, #16]
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800850a:	b2d2      	uxtb	r2, r2
 800850c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008512:	1c5a      	adds	r2, r3, #1
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800851c:	3b01      	subs	r3, #1
 800851e:	b29a      	uxth	r2, r3
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008528:	b29b      	uxth	r3, r3
 800852a:	3b01      	subs	r3, #1
 800852c:	b29a      	uxth	r2, r3
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	691a      	ldr	r2, [r3, #16]
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800853c:	b2d2      	uxtb	r2, r2
 800853e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008544:	1c5a      	adds	r2, r3, #1
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800854e:	3b01      	subs	r3, #1
 8008550:	b29a      	uxth	r2, r3
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800855a:	b29b      	uxth	r3, r3
 800855c:	3b01      	subs	r3, #1
 800855e:	b29a      	uxth	r2, r3
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008564:	e0c4      	b.n	80086f0 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008568:	9300      	str	r3, [sp, #0]
 800856a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800856c:	2200      	movs	r2, #0
 800856e:	496c      	ldr	r1, [pc, #432]	@ (8008720 <HAL_I2C_Master_Receive+0x460>)
 8008570:	68f8      	ldr	r0, [r7, #12]
 8008572:	f000 fa27 	bl	80089c4 <I2C_WaitOnFlagUntilTimeout>
 8008576:	4603      	mov	r3, r0
 8008578:	2b00      	cmp	r3, #0
 800857a:	d001      	beq.n	8008580 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800857c:	2301      	movs	r3, #1
 800857e:	e0cb      	b.n	8008718 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	681a      	ldr	r2, [r3, #0]
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800858e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	691a      	ldr	r2, [r3, #16]
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800859a:	b2d2      	uxtb	r2, r2
 800859c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085a2:	1c5a      	adds	r2, r3, #1
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80085ac:	3b01      	subs	r3, #1
 80085ae:	b29a      	uxth	r2, r3
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085b8:	b29b      	uxth	r3, r3
 80085ba:	3b01      	subs	r3, #1
 80085bc:	b29a      	uxth	r2, r3
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80085c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085c4:	9300      	str	r3, [sp, #0]
 80085c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c8:	2200      	movs	r2, #0
 80085ca:	4955      	ldr	r1, [pc, #340]	@ (8008720 <HAL_I2C_Master_Receive+0x460>)
 80085cc:	68f8      	ldr	r0, [r7, #12]
 80085ce:	f000 f9f9 	bl	80089c4 <I2C_WaitOnFlagUntilTimeout>
 80085d2:	4603      	mov	r3, r0
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d001      	beq.n	80085dc <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80085d8:	2301      	movs	r3, #1
 80085da:	e09d      	b.n	8008718 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	681a      	ldr	r2, [r3, #0]
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80085ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	691a      	ldr	r2, [r3, #16]
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085f6:	b2d2      	uxtb	r2, r2
 80085f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085fe:	1c5a      	adds	r2, r3, #1
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008608:	3b01      	subs	r3, #1
 800860a:	b29a      	uxth	r2, r3
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008614:	b29b      	uxth	r3, r3
 8008616:	3b01      	subs	r3, #1
 8008618:	b29a      	uxth	r2, r3
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	691a      	ldr	r2, [r3, #16]
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008628:	b2d2      	uxtb	r2, r2
 800862a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008630:	1c5a      	adds	r2, r3, #1
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800863a:	3b01      	subs	r3, #1
 800863c:	b29a      	uxth	r2, r3
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008646:	b29b      	uxth	r3, r3
 8008648:	3b01      	subs	r3, #1
 800864a:	b29a      	uxth	r2, r3
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008650:	e04e      	b.n	80086f0 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008652:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008654:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008656:	68f8      	ldr	r0, [r7, #12]
 8008658:	f000 fb5e 	bl	8008d18 <I2C_WaitOnRXNEFlagUntilTimeout>
 800865c:	4603      	mov	r3, r0
 800865e:	2b00      	cmp	r3, #0
 8008660:	d001      	beq.n	8008666 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8008662:	2301      	movs	r3, #1
 8008664:	e058      	b.n	8008718 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	691a      	ldr	r2, [r3, #16]
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008670:	b2d2      	uxtb	r2, r2
 8008672:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008678:	1c5a      	adds	r2, r3, #1
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008682:	3b01      	subs	r3, #1
 8008684:	b29a      	uxth	r2, r3
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800868e:	b29b      	uxth	r3, r3
 8008690:	3b01      	subs	r3, #1
 8008692:	b29a      	uxth	r2, r3
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	695b      	ldr	r3, [r3, #20]
 800869e:	f003 0304 	and.w	r3, r3, #4
 80086a2:	2b04      	cmp	r3, #4
 80086a4:	d124      	bne.n	80086f0 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80086aa:	2b03      	cmp	r3, #3
 80086ac:	d107      	bne.n	80086be <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	681a      	ldr	r2, [r3, #0]
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80086bc:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	691a      	ldr	r2, [r3, #16]
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086c8:	b2d2      	uxtb	r2, r2
 80086ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086d0:	1c5a      	adds	r2, r3, #1
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80086da:	3b01      	subs	r3, #1
 80086dc:	b29a      	uxth	r2, r3
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80086e6:	b29b      	uxth	r3, r3
 80086e8:	3b01      	subs	r3, #1
 80086ea:	b29a      	uxth	r2, r3
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	f47f aeb6 	bne.w	8008466 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	2220      	movs	r2, #32
 80086fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	2200      	movs	r2, #0
 8008706:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	2200      	movs	r2, #0
 800870e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8008712:	2300      	movs	r3, #0
 8008714:	e000      	b.n	8008718 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8008716:	2302      	movs	r3, #2
  }
}
 8008718:	4618      	mov	r0, r3
 800871a:	3728      	adds	r7, #40	@ 0x28
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}
 8008720:	00010004 	.word	0x00010004

08008724 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b088      	sub	sp, #32
 8008728:	af02      	add	r7, sp, #8
 800872a:	60f8      	str	r0, [r7, #12]
 800872c:	607a      	str	r2, [r7, #4]
 800872e:	603b      	str	r3, [r7, #0]
 8008730:	460b      	mov	r3, r1
 8008732:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008738:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	2b08      	cmp	r3, #8
 800873e:	d006      	beq.n	800874e <I2C_MasterRequestWrite+0x2a>
 8008740:	697b      	ldr	r3, [r7, #20]
 8008742:	2b01      	cmp	r3, #1
 8008744:	d003      	beq.n	800874e <I2C_MasterRequestWrite+0x2a>
 8008746:	697b      	ldr	r3, [r7, #20]
 8008748:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800874c:	d108      	bne.n	8008760 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	681a      	ldr	r2, [r3, #0]
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800875c:	601a      	str	r2, [r3, #0]
 800875e:	e00b      	b.n	8008778 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008764:	2b12      	cmp	r3, #18
 8008766:	d107      	bne.n	8008778 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	681a      	ldr	r2, [r3, #0]
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008776:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	9300      	str	r3, [sp, #0]
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2200      	movs	r2, #0
 8008780:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008784:	68f8      	ldr	r0, [r7, #12]
 8008786:	f000 f91d 	bl	80089c4 <I2C_WaitOnFlagUntilTimeout>
 800878a:	4603      	mov	r3, r0
 800878c:	2b00      	cmp	r3, #0
 800878e:	d00d      	beq.n	80087ac <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800879a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800879e:	d103      	bne.n	80087a8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80087a6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80087a8:	2303      	movs	r3, #3
 80087aa:	e035      	b.n	8008818 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	691b      	ldr	r3, [r3, #16]
 80087b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80087b4:	d108      	bne.n	80087c8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80087b6:	897b      	ldrh	r3, [r7, #10]
 80087b8:	b2db      	uxtb	r3, r3
 80087ba:	461a      	mov	r2, r3
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80087c4:	611a      	str	r2, [r3, #16]
 80087c6:	e01b      	b.n	8008800 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80087c8:	897b      	ldrh	r3, [r7, #10]
 80087ca:	11db      	asrs	r3, r3, #7
 80087cc:	b2db      	uxtb	r3, r3
 80087ce:	f003 0306 	and.w	r3, r3, #6
 80087d2:	b2db      	uxtb	r3, r3
 80087d4:	f063 030f 	orn	r3, r3, #15
 80087d8:	b2da      	uxtb	r2, r3
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	687a      	ldr	r2, [r7, #4]
 80087e4:	490e      	ldr	r1, [pc, #56]	@ (8008820 <I2C_MasterRequestWrite+0xfc>)
 80087e6:	68f8      	ldr	r0, [r7, #12]
 80087e8:	f000 f966 	bl	8008ab8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80087ec:	4603      	mov	r3, r0
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d001      	beq.n	80087f6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80087f2:	2301      	movs	r3, #1
 80087f4:	e010      	b.n	8008818 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80087f6:	897b      	ldrh	r3, [r7, #10]
 80087f8:	b2da      	uxtb	r2, r3
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	687a      	ldr	r2, [r7, #4]
 8008804:	4907      	ldr	r1, [pc, #28]	@ (8008824 <I2C_MasterRequestWrite+0x100>)
 8008806:	68f8      	ldr	r0, [r7, #12]
 8008808:	f000 f956 	bl	8008ab8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800880c:	4603      	mov	r3, r0
 800880e:	2b00      	cmp	r3, #0
 8008810:	d001      	beq.n	8008816 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8008812:	2301      	movs	r3, #1
 8008814:	e000      	b.n	8008818 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8008816:	2300      	movs	r3, #0
}
 8008818:	4618      	mov	r0, r3
 800881a:	3718      	adds	r7, #24
 800881c:	46bd      	mov	sp, r7
 800881e:	bd80      	pop	{r7, pc}
 8008820:	00010008 	.word	0x00010008
 8008824:	00010002 	.word	0x00010002

08008828 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b088      	sub	sp, #32
 800882c:	af02      	add	r7, sp, #8
 800882e:	60f8      	str	r0, [r7, #12]
 8008830:	607a      	str	r2, [r7, #4]
 8008832:	603b      	str	r3, [r7, #0]
 8008834:	460b      	mov	r3, r1
 8008836:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800883c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	681a      	ldr	r2, [r3, #0]
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800884c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800884e:	697b      	ldr	r3, [r7, #20]
 8008850:	2b08      	cmp	r3, #8
 8008852:	d006      	beq.n	8008862 <I2C_MasterRequestRead+0x3a>
 8008854:	697b      	ldr	r3, [r7, #20]
 8008856:	2b01      	cmp	r3, #1
 8008858:	d003      	beq.n	8008862 <I2C_MasterRequestRead+0x3a>
 800885a:	697b      	ldr	r3, [r7, #20]
 800885c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008860:	d108      	bne.n	8008874 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	681a      	ldr	r2, [r3, #0]
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008870:	601a      	str	r2, [r3, #0]
 8008872:	e00b      	b.n	800888c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008878:	2b11      	cmp	r3, #17
 800887a:	d107      	bne.n	800888c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	681a      	ldr	r2, [r3, #0]
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800888a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	9300      	str	r3, [sp, #0]
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2200      	movs	r2, #0
 8008894:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008898:	68f8      	ldr	r0, [r7, #12]
 800889a:	f000 f893 	bl	80089c4 <I2C_WaitOnFlagUntilTimeout>
 800889e:	4603      	mov	r3, r0
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d00d      	beq.n	80088c0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80088b2:	d103      	bne.n	80088bc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80088ba:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80088bc:	2303      	movs	r3, #3
 80088be:	e079      	b.n	80089b4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	691b      	ldr	r3, [r3, #16]
 80088c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80088c8:	d108      	bne.n	80088dc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80088ca:	897b      	ldrh	r3, [r7, #10]
 80088cc:	b2db      	uxtb	r3, r3
 80088ce:	f043 0301 	orr.w	r3, r3, #1
 80088d2:	b2da      	uxtb	r2, r3
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	611a      	str	r2, [r3, #16]
 80088da:	e05f      	b.n	800899c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80088dc:	897b      	ldrh	r3, [r7, #10]
 80088de:	11db      	asrs	r3, r3, #7
 80088e0:	b2db      	uxtb	r3, r3
 80088e2:	f003 0306 	and.w	r3, r3, #6
 80088e6:	b2db      	uxtb	r3, r3
 80088e8:	f063 030f 	orn	r3, r3, #15
 80088ec:	b2da      	uxtb	r2, r3
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	687a      	ldr	r2, [r7, #4]
 80088f8:	4930      	ldr	r1, [pc, #192]	@ (80089bc <I2C_MasterRequestRead+0x194>)
 80088fa:	68f8      	ldr	r0, [r7, #12]
 80088fc:	f000 f8dc 	bl	8008ab8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008900:	4603      	mov	r3, r0
 8008902:	2b00      	cmp	r3, #0
 8008904:	d001      	beq.n	800890a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8008906:	2301      	movs	r3, #1
 8008908:	e054      	b.n	80089b4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800890a:	897b      	ldrh	r3, [r7, #10]
 800890c:	b2da      	uxtb	r2, r3
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	687a      	ldr	r2, [r7, #4]
 8008918:	4929      	ldr	r1, [pc, #164]	@ (80089c0 <I2C_MasterRequestRead+0x198>)
 800891a:	68f8      	ldr	r0, [r7, #12]
 800891c:	f000 f8cc 	bl	8008ab8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008920:	4603      	mov	r3, r0
 8008922:	2b00      	cmp	r3, #0
 8008924:	d001      	beq.n	800892a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8008926:	2301      	movs	r3, #1
 8008928:	e044      	b.n	80089b4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800892a:	2300      	movs	r3, #0
 800892c:	613b      	str	r3, [r7, #16]
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	695b      	ldr	r3, [r3, #20]
 8008934:	613b      	str	r3, [r7, #16]
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	699b      	ldr	r3, [r3, #24]
 800893c:	613b      	str	r3, [r7, #16]
 800893e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	681a      	ldr	r2, [r3, #0]
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800894e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	9300      	str	r3, [sp, #0]
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2200      	movs	r2, #0
 8008958:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800895c:	68f8      	ldr	r0, [r7, #12]
 800895e:	f000 f831 	bl	80089c4 <I2C_WaitOnFlagUntilTimeout>
 8008962:	4603      	mov	r3, r0
 8008964:	2b00      	cmp	r3, #0
 8008966:	d00d      	beq.n	8008984 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008972:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008976:	d103      	bne.n	8008980 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800897e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8008980:	2303      	movs	r3, #3
 8008982:	e017      	b.n	80089b4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8008984:	897b      	ldrh	r3, [r7, #10]
 8008986:	11db      	asrs	r3, r3, #7
 8008988:	b2db      	uxtb	r3, r3
 800898a:	f003 0306 	and.w	r3, r3, #6
 800898e:	b2db      	uxtb	r3, r3
 8008990:	f063 030e 	orn	r3, r3, #14
 8008994:	b2da      	uxtb	r2, r3
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	687a      	ldr	r2, [r7, #4]
 80089a0:	4907      	ldr	r1, [pc, #28]	@ (80089c0 <I2C_MasterRequestRead+0x198>)
 80089a2:	68f8      	ldr	r0, [r7, #12]
 80089a4:	f000 f888 	bl	8008ab8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80089a8:	4603      	mov	r3, r0
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d001      	beq.n	80089b2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80089ae:	2301      	movs	r3, #1
 80089b0:	e000      	b.n	80089b4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80089b2:	2300      	movs	r3, #0
}
 80089b4:	4618      	mov	r0, r3
 80089b6:	3718      	adds	r7, #24
 80089b8:	46bd      	mov	sp, r7
 80089ba:	bd80      	pop	{r7, pc}
 80089bc:	00010008 	.word	0x00010008
 80089c0:	00010002 	.word	0x00010002

080089c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b084      	sub	sp, #16
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	60f8      	str	r0, [r7, #12]
 80089cc:	60b9      	str	r1, [r7, #8]
 80089ce:	603b      	str	r3, [r7, #0]
 80089d0:	4613      	mov	r3, r2
 80089d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80089d4:	e048      	b.n	8008a68 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80089dc:	d044      	beq.n	8008a68 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80089de:	f7fc f96b 	bl	8004cb8 <HAL_GetTick>
 80089e2:	4602      	mov	r2, r0
 80089e4:	69bb      	ldr	r3, [r7, #24]
 80089e6:	1ad3      	subs	r3, r2, r3
 80089e8:	683a      	ldr	r2, [r7, #0]
 80089ea:	429a      	cmp	r2, r3
 80089ec:	d302      	bcc.n	80089f4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d139      	bne.n	8008a68 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	0c1b      	lsrs	r3, r3, #16
 80089f8:	b2db      	uxtb	r3, r3
 80089fa:	2b01      	cmp	r3, #1
 80089fc:	d10d      	bne.n	8008a1a <I2C_WaitOnFlagUntilTimeout+0x56>
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	695b      	ldr	r3, [r3, #20]
 8008a04:	43da      	mvns	r2, r3
 8008a06:	68bb      	ldr	r3, [r7, #8]
 8008a08:	4013      	ands	r3, r2
 8008a0a:	b29b      	uxth	r3, r3
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	bf0c      	ite	eq
 8008a10:	2301      	moveq	r3, #1
 8008a12:	2300      	movne	r3, #0
 8008a14:	b2db      	uxtb	r3, r3
 8008a16:	461a      	mov	r2, r3
 8008a18:	e00c      	b.n	8008a34 <I2C_WaitOnFlagUntilTimeout+0x70>
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	699b      	ldr	r3, [r3, #24]
 8008a20:	43da      	mvns	r2, r3
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	4013      	ands	r3, r2
 8008a26:	b29b      	uxth	r3, r3
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	bf0c      	ite	eq
 8008a2c:	2301      	moveq	r3, #1
 8008a2e:	2300      	movne	r3, #0
 8008a30:	b2db      	uxtb	r3, r3
 8008a32:	461a      	mov	r2, r3
 8008a34:	79fb      	ldrb	r3, [r7, #7]
 8008a36:	429a      	cmp	r2, r3
 8008a38:	d116      	bne.n	8008a68 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	2220      	movs	r2, #32
 8008a44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a54:	f043 0220 	orr.w	r2, r3, #32
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	2200      	movs	r2, #0
 8008a60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008a64:	2301      	movs	r3, #1
 8008a66:	e023      	b.n	8008ab0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	0c1b      	lsrs	r3, r3, #16
 8008a6c:	b2db      	uxtb	r3, r3
 8008a6e:	2b01      	cmp	r3, #1
 8008a70:	d10d      	bne.n	8008a8e <I2C_WaitOnFlagUntilTimeout+0xca>
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	695b      	ldr	r3, [r3, #20]
 8008a78:	43da      	mvns	r2, r3
 8008a7a:	68bb      	ldr	r3, [r7, #8]
 8008a7c:	4013      	ands	r3, r2
 8008a7e:	b29b      	uxth	r3, r3
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	bf0c      	ite	eq
 8008a84:	2301      	moveq	r3, #1
 8008a86:	2300      	movne	r3, #0
 8008a88:	b2db      	uxtb	r3, r3
 8008a8a:	461a      	mov	r2, r3
 8008a8c:	e00c      	b.n	8008aa8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	699b      	ldr	r3, [r3, #24]
 8008a94:	43da      	mvns	r2, r3
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	4013      	ands	r3, r2
 8008a9a:	b29b      	uxth	r3, r3
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	bf0c      	ite	eq
 8008aa0:	2301      	moveq	r3, #1
 8008aa2:	2300      	movne	r3, #0
 8008aa4:	b2db      	uxtb	r3, r3
 8008aa6:	461a      	mov	r2, r3
 8008aa8:	79fb      	ldrb	r3, [r7, #7]
 8008aaa:	429a      	cmp	r2, r3
 8008aac:	d093      	beq.n	80089d6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008aae:	2300      	movs	r3, #0
}
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	3710      	adds	r7, #16
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bd80      	pop	{r7, pc}

08008ab8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b084      	sub	sp, #16
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	60f8      	str	r0, [r7, #12]
 8008ac0:	60b9      	str	r1, [r7, #8]
 8008ac2:	607a      	str	r2, [r7, #4]
 8008ac4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008ac6:	e071      	b.n	8008bac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	695b      	ldr	r3, [r3, #20]
 8008ace:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008ad2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ad6:	d123      	bne.n	8008b20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	681a      	ldr	r2, [r3, #0]
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008ae6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008af0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	2200      	movs	r2, #0
 8008af6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	2220      	movs	r2, #32
 8008afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	2200      	movs	r2, #0
 8008b04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b0c:	f043 0204 	orr.w	r2, r3, #4
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	2200      	movs	r2, #0
 8008b18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008b1c:	2301      	movs	r3, #1
 8008b1e:	e067      	b.n	8008bf0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008b26:	d041      	beq.n	8008bac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b28:	f7fc f8c6 	bl	8004cb8 <HAL_GetTick>
 8008b2c:	4602      	mov	r2, r0
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	1ad3      	subs	r3, r2, r3
 8008b32:	687a      	ldr	r2, [r7, #4]
 8008b34:	429a      	cmp	r2, r3
 8008b36:	d302      	bcc.n	8008b3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d136      	bne.n	8008bac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8008b3e:	68bb      	ldr	r3, [r7, #8]
 8008b40:	0c1b      	lsrs	r3, r3, #16
 8008b42:	b2db      	uxtb	r3, r3
 8008b44:	2b01      	cmp	r3, #1
 8008b46:	d10c      	bne.n	8008b62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	695b      	ldr	r3, [r3, #20]
 8008b4e:	43da      	mvns	r2, r3
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	4013      	ands	r3, r2
 8008b54:	b29b      	uxth	r3, r3
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	bf14      	ite	ne
 8008b5a:	2301      	movne	r3, #1
 8008b5c:	2300      	moveq	r3, #0
 8008b5e:	b2db      	uxtb	r3, r3
 8008b60:	e00b      	b.n	8008b7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	699b      	ldr	r3, [r3, #24]
 8008b68:	43da      	mvns	r2, r3
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	4013      	ands	r3, r2
 8008b6e:	b29b      	uxth	r3, r3
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	bf14      	ite	ne
 8008b74:	2301      	movne	r3, #1
 8008b76:	2300      	moveq	r3, #0
 8008b78:	b2db      	uxtb	r3, r3
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d016      	beq.n	8008bac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	2200      	movs	r2, #0
 8008b82:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	2220      	movs	r2, #32
 8008b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	2200      	movs	r2, #0
 8008b90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b98:	f043 0220 	orr.w	r2, r3, #32
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008ba8:	2301      	movs	r3, #1
 8008baa:	e021      	b.n	8008bf0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008bac:	68bb      	ldr	r3, [r7, #8]
 8008bae:	0c1b      	lsrs	r3, r3, #16
 8008bb0:	b2db      	uxtb	r3, r3
 8008bb2:	2b01      	cmp	r3, #1
 8008bb4:	d10c      	bne.n	8008bd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	695b      	ldr	r3, [r3, #20]
 8008bbc:	43da      	mvns	r2, r3
 8008bbe:	68bb      	ldr	r3, [r7, #8]
 8008bc0:	4013      	ands	r3, r2
 8008bc2:	b29b      	uxth	r3, r3
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	bf14      	ite	ne
 8008bc8:	2301      	movne	r3, #1
 8008bca:	2300      	moveq	r3, #0
 8008bcc:	b2db      	uxtb	r3, r3
 8008bce:	e00b      	b.n	8008be8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	699b      	ldr	r3, [r3, #24]
 8008bd6:	43da      	mvns	r2, r3
 8008bd8:	68bb      	ldr	r3, [r7, #8]
 8008bda:	4013      	ands	r3, r2
 8008bdc:	b29b      	uxth	r3, r3
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	bf14      	ite	ne
 8008be2:	2301      	movne	r3, #1
 8008be4:	2300      	moveq	r3, #0
 8008be6:	b2db      	uxtb	r3, r3
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	f47f af6d 	bne.w	8008ac8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8008bee:	2300      	movs	r3, #0
}
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	3710      	adds	r7, #16
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	bd80      	pop	{r7, pc}

08008bf8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b084      	sub	sp, #16
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	60f8      	str	r0, [r7, #12]
 8008c00:	60b9      	str	r1, [r7, #8]
 8008c02:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008c04:	e034      	b.n	8008c70 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008c06:	68f8      	ldr	r0, [r7, #12]
 8008c08:	f000 f8e3 	bl	8008dd2 <I2C_IsAcknowledgeFailed>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d001      	beq.n	8008c16 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008c12:	2301      	movs	r3, #1
 8008c14:	e034      	b.n	8008c80 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008c1c:	d028      	beq.n	8008c70 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008c1e:	f7fc f84b 	bl	8004cb8 <HAL_GetTick>
 8008c22:	4602      	mov	r2, r0
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	1ad3      	subs	r3, r2, r3
 8008c28:	68ba      	ldr	r2, [r7, #8]
 8008c2a:	429a      	cmp	r2, r3
 8008c2c:	d302      	bcc.n	8008c34 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d11d      	bne.n	8008c70 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	695b      	ldr	r3, [r3, #20]
 8008c3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c3e:	2b80      	cmp	r3, #128	@ 0x80
 8008c40:	d016      	beq.n	8008c70 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	2200      	movs	r2, #0
 8008c46:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	2220      	movs	r2, #32
 8008c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	2200      	movs	r2, #0
 8008c54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c5c:	f043 0220 	orr.w	r2, r3, #32
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	2200      	movs	r2, #0
 8008c68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	e007      	b.n	8008c80 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	695b      	ldr	r3, [r3, #20]
 8008c76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c7a:	2b80      	cmp	r3, #128	@ 0x80
 8008c7c:	d1c3      	bne.n	8008c06 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008c7e:	2300      	movs	r3, #0
}
 8008c80:	4618      	mov	r0, r3
 8008c82:	3710      	adds	r7, #16
 8008c84:	46bd      	mov	sp, r7
 8008c86:	bd80      	pop	{r7, pc}

08008c88 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b084      	sub	sp, #16
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	60f8      	str	r0, [r7, #12]
 8008c90:	60b9      	str	r1, [r7, #8]
 8008c92:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008c94:	e034      	b.n	8008d00 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008c96:	68f8      	ldr	r0, [r7, #12]
 8008c98:	f000 f89b 	bl	8008dd2 <I2C_IsAcknowledgeFailed>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d001      	beq.n	8008ca6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	e034      	b.n	8008d10 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008cac:	d028      	beq.n	8008d00 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008cae:	f7fc f803 	bl	8004cb8 <HAL_GetTick>
 8008cb2:	4602      	mov	r2, r0
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	1ad3      	subs	r3, r2, r3
 8008cb8:	68ba      	ldr	r2, [r7, #8]
 8008cba:	429a      	cmp	r2, r3
 8008cbc:	d302      	bcc.n	8008cc4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d11d      	bne.n	8008d00 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	695b      	ldr	r3, [r3, #20]
 8008cca:	f003 0304 	and.w	r3, r3, #4
 8008cce:	2b04      	cmp	r3, #4
 8008cd0:	d016      	beq.n	8008d00 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	2220      	movs	r2, #32
 8008cdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cec:	f043 0220 	orr.w	r2, r3, #32
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008cfc:	2301      	movs	r3, #1
 8008cfe:	e007      	b.n	8008d10 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	695b      	ldr	r3, [r3, #20]
 8008d06:	f003 0304 	and.w	r3, r3, #4
 8008d0a:	2b04      	cmp	r3, #4
 8008d0c:	d1c3      	bne.n	8008c96 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008d0e:	2300      	movs	r3, #0
}
 8008d10:	4618      	mov	r0, r3
 8008d12:	3710      	adds	r7, #16
 8008d14:	46bd      	mov	sp, r7
 8008d16:	bd80      	pop	{r7, pc}

08008d18 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b084      	sub	sp, #16
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	60f8      	str	r0, [r7, #12]
 8008d20:	60b9      	str	r1, [r7, #8]
 8008d22:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008d24:	e049      	b.n	8008dba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	695b      	ldr	r3, [r3, #20]
 8008d2c:	f003 0310 	and.w	r3, r3, #16
 8008d30:	2b10      	cmp	r3, #16
 8008d32:	d119      	bne.n	8008d68 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	f06f 0210 	mvn.w	r2, #16
 8008d3c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	2200      	movs	r2, #0
 8008d42:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	2220      	movs	r2, #32
 8008d48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	2200      	movs	r2, #0
 8008d50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	2200      	movs	r2, #0
 8008d60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008d64:	2301      	movs	r3, #1
 8008d66:	e030      	b.n	8008dca <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d68:	f7fb ffa6 	bl	8004cb8 <HAL_GetTick>
 8008d6c:	4602      	mov	r2, r0
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	1ad3      	subs	r3, r2, r3
 8008d72:	68ba      	ldr	r2, [r7, #8]
 8008d74:	429a      	cmp	r2, r3
 8008d76:	d302      	bcc.n	8008d7e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d11d      	bne.n	8008dba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	695b      	ldr	r3, [r3, #20]
 8008d84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d88:	2b40      	cmp	r3, #64	@ 0x40
 8008d8a:	d016      	beq.n	8008dba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	2220      	movs	r2, #32
 8008d96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008da6:	f043 0220 	orr.w	r2, r3, #32
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	2200      	movs	r2, #0
 8008db2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8008db6:	2301      	movs	r3, #1
 8008db8:	e007      	b.n	8008dca <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	695b      	ldr	r3, [r3, #20]
 8008dc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008dc4:	2b40      	cmp	r3, #64	@ 0x40
 8008dc6:	d1ae      	bne.n	8008d26 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008dc8:	2300      	movs	r3, #0
}
 8008dca:	4618      	mov	r0, r3
 8008dcc:	3710      	adds	r7, #16
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	bd80      	pop	{r7, pc}

08008dd2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008dd2:	b480      	push	{r7}
 8008dd4:	b083      	sub	sp, #12
 8008dd6:	af00      	add	r7, sp, #0
 8008dd8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	695b      	ldr	r3, [r3, #20]
 8008de0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008de4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008de8:	d11b      	bne.n	8008e22 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008df2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2200      	movs	r2, #0
 8008df8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2220      	movs	r2, #32
 8008dfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2200      	movs	r2, #0
 8008e06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e0e:	f043 0204 	orr.w	r2, r3, #4
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	2200      	movs	r2, #0
 8008e1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8008e1e:	2301      	movs	r3, #1
 8008e20:	e000      	b.n	8008e24 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008e22:	2300      	movs	r3, #0
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	370c      	adds	r7, #12
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2e:	4770      	bx	lr

08008e30 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b086      	sub	sp, #24
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d101      	bne.n	8008e42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008e3e:	2301      	movs	r3, #1
 8008e40:	e267      	b.n	8009312 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	f003 0301 	and.w	r3, r3, #1
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d075      	beq.n	8008f3a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8008e4e:	4b88      	ldr	r3, [pc, #544]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008e50:	689b      	ldr	r3, [r3, #8]
 8008e52:	f003 030c 	and.w	r3, r3, #12
 8008e56:	2b04      	cmp	r3, #4
 8008e58:	d00c      	beq.n	8008e74 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008e5a:	4b85      	ldr	r3, [pc, #532]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008e5c:	689b      	ldr	r3, [r3, #8]
 8008e5e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8008e62:	2b08      	cmp	r3, #8
 8008e64:	d112      	bne.n	8008e8c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008e66:	4b82      	ldr	r3, [pc, #520]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008e68:	685b      	ldr	r3, [r3, #4]
 8008e6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008e6e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008e72:	d10b      	bne.n	8008e8c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008e74:	4b7e      	ldr	r3, [pc, #504]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d05b      	beq.n	8008f38 <HAL_RCC_OscConfig+0x108>
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	685b      	ldr	r3, [r3, #4]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d157      	bne.n	8008f38 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008e88:	2301      	movs	r3, #1
 8008e8a:	e242      	b.n	8009312 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	685b      	ldr	r3, [r3, #4]
 8008e90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008e94:	d106      	bne.n	8008ea4 <HAL_RCC_OscConfig+0x74>
 8008e96:	4b76      	ldr	r3, [pc, #472]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	4a75      	ldr	r2, [pc, #468]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008e9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008ea0:	6013      	str	r3, [r2, #0]
 8008ea2:	e01d      	b.n	8008ee0 <HAL_RCC_OscConfig+0xb0>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	685b      	ldr	r3, [r3, #4]
 8008ea8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008eac:	d10c      	bne.n	8008ec8 <HAL_RCC_OscConfig+0x98>
 8008eae:	4b70      	ldr	r3, [pc, #448]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	4a6f      	ldr	r2, [pc, #444]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008eb4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008eb8:	6013      	str	r3, [r2, #0]
 8008eba:	4b6d      	ldr	r3, [pc, #436]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	4a6c      	ldr	r2, [pc, #432]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008ec0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008ec4:	6013      	str	r3, [r2, #0]
 8008ec6:	e00b      	b.n	8008ee0 <HAL_RCC_OscConfig+0xb0>
 8008ec8:	4b69      	ldr	r3, [pc, #420]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	4a68      	ldr	r2, [pc, #416]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008ece:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008ed2:	6013      	str	r3, [r2, #0]
 8008ed4:	4b66      	ldr	r3, [pc, #408]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4a65      	ldr	r2, [pc, #404]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008eda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008ede:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	685b      	ldr	r3, [r3, #4]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d013      	beq.n	8008f10 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008ee8:	f7fb fee6 	bl	8004cb8 <HAL_GetTick>
 8008eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008eee:	e008      	b.n	8008f02 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008ef0:	f7fb fee2 	bl	8004cb8 <HAL_GetTick>
 8008ef4:	4602      	mov	r2, r0
 8008ef6:	693b      	ldr	r3, [r7, #16]
 8008ef8:	1ad3      	subs	r3, r2, r3
 8008efa:	2b64      	cmp	r3, #100	@ 0x64
 8008efc:	d901      	bls.n	8008f02 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008efe:	2303      	movs	r3, #3
 8008f00:	e207      	b.n	8009312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008f02:	4b5b      	ldr	r3, [pc, #364]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d0f0      	beq.n	8008ef0 <HAL_RCC_OscConfig+0xc0>
 8008f0e:	e014      	b.n	8008f3a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008f10:	f7fb fed2 	bl	8004cb8 <HAL_GetTick>
 8008f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008f16:	e008      	b.n	8008f2a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008f18:	f7fb fece 	bl	8004cb8 <HAL_GetTick>
 8008f1c:	4602      	mov	r2, r0
 8008f1e:	693b      	ldr	r3, [r7, #16]
 8008f20:	1ad3      	subs	r3, r2, r3
 8008f22:	2b64      	cmp	r3, #100	@ 0x64
 8008f24:	d901      	bls.n	8008f2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008f26:	2303      	movs	r3, #3
 8008f28:	e1f3      	b.n	8009312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008f2a:	4b51      	ldr	r3, [pc, #324]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d1f0      	bne.n	8008f18 <HAL_RCC_OscConfig+0xe8>
 8008f36:	e000      	b.n	8008f3a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008f38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f003 0302 	and.w	r3, r3, #2
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d063      	beq.n	800900e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8008f46:	4b4a      	ldr	r3, [pc, #296]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008f48:	689b      	ldr	r3, [r3, #8]
 8008f4a:	f003 030c 	and.w	r3, r3, #12
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d00b      	beq.n	8008f6a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008f52:	4b47      	ldr	r3, [pc, #284]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008f54:	689b      	ldr	r3, [r3, #8]
 8008f56:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8008f5a:	2b08      	cmp	r3, #8
 8008f5c:	d11c      	bne.n	8008f98 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008f5e:	4b44      	ldr	r3, [pc, #272]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008f60:	685b      	ldr	r3, [r3, #4]
 8008f62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d116      	bne.n	8008f98 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008f6a:	4b41      	ldr	r3, [pc, #260]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	f003 0302 	and.w	r3, r3, #2
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d005      	beq.n	8008f82 <HAL_RCC_OscConfig+0x152>
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	68db      	ldr	r3, [r3, #12]
 8008f7a:	2b01      	cmp	r3, #1
 8008f7c:	d001      	beq.n	8008f82 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008f7e:	2301      	movs	r3, #1
 8008f80:	e1c7      	b.n	8009312 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008f82:	4b3b      	ldr	r3, [pc, #236]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	691b      	ldr	r3, [r3, #16]
 8008f8e:	00db      	lsls	r3, r3, #3
 8008f90:	4937      	ldr	r1, [pc, #220]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008f92:	4313      	orrs	r3, r2
 8008f94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008f96:	e03a      	b.n	800900e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	68db      	ldr	r3, [r3, #12]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d020      	beq.n	8008fe2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008fa0:	4b34      	ldr	r3, [pc, #208]	@ (8009074 <HAL_RCC_OscConfig+0x244>)
 8008fa2:	2201      	movs	r2, #1
 8008fa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fa6:	f7fb fe87 	bl	8004cb8 <HAL_GetTick>
 8008faa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008fac:	e008      	b.n	8008fc0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008fae:	f7fb fe83 	bl	8004cb8 <HAL_GetTick>
 8008fb2:	4602      	mov	r2, r0
 8008fb4:	693b      	ldr	r3, [r7, #16]
 8008fb6:	1ad3      	subs	r3, r2, r3
 8008fb8:	2b02      	cmp	r3, #2
 8008fba:	d901      	bls.n	8008fc0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008fbc:	2303      	movs	r3, #3
 8008fbe:	e1a8      	b.n	8009312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008fc0:	4b2b      	ldr	r3, [pc, #172]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	f003 0302 	and.w	r3, r3, #2
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d0f0      	beq.n	8008fae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008fcc:	4b28      	ldr	r3, [pc, #160]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	691b      	ldr	r3, [r3, #16]
 8008fd8:	00db      	lsls	r3, r3, #3
 8008fda:	4925      	ldr	r1, [pc, #148]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8008fdc:	4313      	orrs	r3, r2
 8008fde:	600b      	str	r3, [r1, #0]
 8008fe0:	e015      	b.n	800900e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008fe2:	4b24      	ldr	r3, [pc, #144]	@ (8009074 <HAL_RCC_OscConfig+0x244>)
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fe8:	f7fb fe66 	bl	8004cb8 <HAL_GetTick>
 8008fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008fee:	e008      	b.n	8009002 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008ff0:	f7fb fe62 	bl	8004cb8 <HAL_GetTick>
 8008ff4:	4602      	mov	r2, r0
 8008ff6:	693b      	ldr	r3, [r7, #16]
 8008ff8:	1ad3      	subs	r3, r2, r3
 8008ffa:	2b02      	cmp	r3, #2
 8008ffc:	d901      	bls.n	8009002 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008ffe:	2303      	movs	r3, #3
 8009000:	e187      	b.n	8009312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009002:	4b1b      	ldr	r3, [pc, #108]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f003 0302 	and.w	r3, r3, #2
 800900a:	2b00      	cmp	r3, #0
 800900c:	d1f0      	bne.n	8008ff0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f003 0308 	and.w	r3, r3, #8
 8009016:	2b00      	cmp	r3, #0
 8009018:	d036      	beq.n	8009088 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	695b      	ldr	r3, [r3, #20]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d016      	beq.n	8009050 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009022:	4b15      	ldr	r3, [pc, #84]	@ (8009078 <HAL_RCC_OscConfig+0x248>)
 8009024:	2201      	movs	r2, #1
 8009026:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009028:	f7fb fe46 	bl	8004cb8 <HAL_GetTick>
 800902c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800902e:	e008      	b.n	8009042 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009030:	f7fb fe42 	bl	8004cb8 <HAL_GetTick>
 8009034:	4602      	mov	r2, r0
 8009036:	693b      	ldr	r3, [r7, #16]
 8009038:	1ad3      	subs	r3, r2, r3
 800903a:	2b02      	cmp	r3, #2
 800903c:	d901      	bls.n	8009042 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800903e:	2303      	movs	r3, #3
 8009040:	e167      	b.n	8009312 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009042:	4b0b      	ldr	r3, [pc, #44]	@ (8009070 <HAL_RCC_OscConfig+0x240>)
 8009044:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009046:	f003 0302 	and.w	r3, r3, #2
 800904a:	2b00      	cmp	r3, #0
 800904c:	d0f0      	beq.n	8009030 <HAL_RCC_OscConfig+0x200>
 800904e:	e01b      	b.n	8009088 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009050:	4b09      	ldr	r3, [pc, #36]	@ (8009078 <HAL_RCC_OscConfig+0x248>)
 8009052:	2200      	movs	r2, #0
 8009054:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009056:	f7fb fe2f 	bl	8004cb8 <HAL_GetTick>
 800905a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800905c:	e00e      	b.n	800907c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800905e:	f7fb fe2b 	bl	8004cb8 <HAL_GetTick>
 8009062:	4602      	mov	r2, r0
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	1ad3      	subs	r3, r2, r3
 8009068:	2b02      	cmp	r3, #2
 800906a:	d907      	bls.n	800907c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800906c:	2303      	movs	r3, #3
 800906e:	e150      	b.n	8009312 <HAL_RCC_OscConfig+0x4e2>
 8009070:	40023800 	.word	0x40023800
 8009074:	42470000 	.word	0x42470000
 8009078:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800907c:	4b88      	ldr	r3, [pc, #544]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 800907e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009080:	f003 0302 	and.w	r3, r3, #2
 8009084:	2b00      	cmp	r3, #0
 8009086:	d1ea      	bne.n	800905e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f003 0304 	and.w	r3, r3, #4
 8009090:	2b00      	cmp	r3, #0
 8009092:	f000 8097 	beq.w	80091c4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009096:	2300      	movs	r3, #0
 8009098:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800909a:	4b81      	ldr	r3, [pc, #516]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 800909c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800909e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d10f      	bne.n	80090c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80090a6:	2300      	movs	r3, #0
 80090a8:	60bb      	str	r3, [r7, #8]
 80090aa:	4b7d      	ldr	r3, [pc, #500]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 80090ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090ae:	4a7c      	ldr	r2, [pc, #496]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 80090b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80090b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80090b6:	4b7a      	ldr	r3, [pc, #488]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 80090b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80090be:	60bb      	str	r3, [r7, #8]
 80090c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80090c2:	2301      	movs	r3, #1
 80090c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80090c6:	4b77      	ldr	r3, [pc, #476]	@ (80092a4 <HAL_RCC_OscConfig+0x474>)
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d118      	bne.n	8009104 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80090d2:	4b74      	ldr	r3, [pc, #464]	@ (80092a4 <HAL_RCC_OscConfig+0x474>)
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	4a73      	ldr	r2, [pc, #460]	@ (80092a4 <HAL_RCC_OscConfig+0x474>)
 80090d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80090dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80090de:	f7fb fdeb 	bl	8004cb8 <HAL_GetTick>
 80090e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80090e4:	e008      	b.n	80090f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80090e6:	f7fb fde7 	bl	8004cb8 <HAL_GetTick>
 80090ea:	4602      	mov	r2, r0
 80090ec:	693b      	ldr	r3, [r7, #16]
 80090ee:	1ad3      	subs	r3, r2, r3
 80090f0:	2b02      	cmp	r3, #2
 80090f2:	d901      	bls.n	80090f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80090f4:	2303      	movs	r3, #3
 80090f6:	e10c      	b.n	8009312 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80090f8:	4b6a      	ldr	r3, [pc, #424]	@ (80092a4 <HAL_RCC_OscConfig+0x474>)
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009100:	2b00      	cmp	r3, #0
 8009102:	d0f0      	beq.n	80090e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	689b      	ldr	r3, [r3, #8]
 8009108:	2b01      	cmp	r3, #1
 800910a:	d106      	bne.n	800911a <HAL_RCC_OscConfig+0x2ea>
 800910c:	4b64      	ldr	r3, [pc, #400]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 800910e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009110:	4a63      	ldr	r2, [pc, #396]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 8009112:	f043 0301 	orr.w	r3, r3, #1
 8009116:	6713      	str	r3, [r2, #112]	@ 0x70
 8009118:	e01c      	b.n	8009154 <HAL_RCC_OscConfig+0x324>
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	689b      	ldr	r3, [r3, #8]
 800911e:	2b05      	cmp	r3, #5
 8009120:	d10c      	bne.n	800913c <HAL_RCC_OscConfig+0x30c>
 8009122:	4b5f      	ldr	r3, [pc, #380]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 8009124:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009126:	4a5e      	ldr	r2, [pc, #376]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 8009128:	f043 0304 	orr.w	r3, r3, #4
 800912c:	6713      	str	r3, [r2, #112]	@ 0x70
 800912e:	4b5c      	ldr	r3, [pc, #368]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 8009130:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009132:	4a5b      	ldr	r2, [pc, #364]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 8009134:	f043 0301 	orr.w	r3, r3, #1
 8009138:	6713      	str	r3, [r2, #112]	@ 0x70
 800913a:	e00b      	b.n	8009154 <HAL_RCC_OscConfig+0x324>
 800913c:	4b58      	ldr	r3, [pc, #352]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 800913e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009140:	4a57      	ldr	r2, [pc, #348]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 8009142:	f023 0301 	bic.w	r3, r3, #1
 8009146:	6713      	str	r3, [r2, #112]	@ 0x70
 8009148:	4b55      	ldr	r3, [pc, #340]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 800914a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800914c:	4a54      	ldr	r2, [pc, #336]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 800914e:	f023 0304 	bic.w	r3, r3, #4
 8009152:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	689b      	ldr	r3, [r3, #8]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d015      	beq.n	8009188 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800915c:	f7fb fdac 	bl	8004cb8 <HAL_GetTick>
 8009160:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009162:	e00a      	b.n	800917a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009164:	f7fb fda8 	bl	8004cb8 <HAL_GetTick>
 8009168:	4602      	mov	r2, r0
 800916a:	693b      	ldr	r3, [r7, #16]
 800916c:	1ad3      	subs	r3, r2, r3
 800916e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009172:	4293      	cmp	r3, r2
 8009174:	d901      	bls.n	800917a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8009176:	2303      	movs	r3, #3
 8009178:	e0cb      	b.n	8009312 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800917a:	4b49      	ldr	r3, [pc, #292]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 800917c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800917e:	f003 0302 	and.w	r3, r3, #2
 8009182:	2b00      	cmp	r3, #0
 8009184:	d0ee      	beq.n	8009164 <HAL_RCC_OscConfig+0x334>
 8009186:	e014      	b.n	80091b2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009188:	f7fb fd96 	bl	8004cb8 <HAL_GetTick>
 800918c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800918e:	e00a      	b.n	80091a6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009190:	f7fb fd92 	bl	8004cb8 <HAL_GetTick>
 8009194:	4602      	mov	r2, r0
 8009196:	693b      	ldr	r3, [r7, #16]
 8009198:	1ad3      	subs	r3, r2, r3
 800919a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800919e:	4293      	cmp	r3, r2
 80091a0:	d901      	bls.n	80091a6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80091a2:	2303      	movs	r3, #3
 80091a4:	e0b5      	b.n	8009312 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80091a6:	4b3e      	ldr	r3, [pc, #248]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 80091a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80091aa:	f003 0302 	and.w	r3, r3, #2
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d1ee      	bne.n	8009190 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80091b2:	7dfb      	ldrb	r3, [r7, #23]
 80091b4:	2b01      	cmp	r3, #1
 80091b6:	d105      	bne.n	80091c4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80091b8:	4b39      	ldr	r3, [pc, #228]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 80091ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091bc:	4a38      	ldr	r2, [pc, #224]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 80091be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80091c2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	699b      	ldr	r3, [r3, #24]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	f000 80a1 	beq.w	8009310 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80091ce:	4b34      	ldr	r3, [pc, #208]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 80091d0:	689b      	ldr	r3, [r3, #8]
 80091d2:	f003 030c 	and.w	r3, r3, #12
 80091d6:	2b08      	cmp	r3, #8
 80091d8:	d05c      	beq.n	8009294 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	699b      	ldr	r3, [r3, #24]
 80091de:	2b02      	cmp	r3, #2
 80091e0:	d141      	bne.n	8009266 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80091e2:	4b31      	ldr	r3, [pc, #196]	@ (80092a8 <HAL_RCC_OscConfig+0x478>)
 80091e4:	2200      	movs	r2, #0
 80091e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80091e8:	f7fb fd66 	bl	8004cb8 <HAL_GetTick>
 80091ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80091ee:	e008      	b.n	8009202 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80091f0:	f7fb fd62 	bl	8004cb8 <HAL_GetTick>
 80091f4:	4602      	mov	r2, r0
 80091f6:	693b      	ldr	r3, [r7, #16]
 80091f8:	1ad3      	subs	r3, r2, r3
 80091fa:	2b02      	cmp	r3, #2
 80091fc:	d901      	bls.n	8009202 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80091fe:	2303      	movs	r3, #3
 8009200:	e087      	b.n	8009312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009202:	4b27      	ldr	r3, [pc, #156]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800920a:	2b00      	cmp	r3, #0
 800920c:	d1f0      	bne.n	80091f0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	69da      	ldr	r2, [r3, #28]
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6a1b      	ldr	r3, [r3, #32]
 8009216:	431a      	orrs	r2, r3
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800921c:	019b      	lsls	r3, r3, #6
 800921e:	431a      	orrs	r2, r3
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009224:	085b      	lsrs	r3, r3, #1
 8009226:	3b01      	subs	r3, #1
 8009228:	041b      	lsls	r3, r3, #16
 800922a:	431a      	orrs	r2, r3
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009230:	061b      	lsls	r3, r3, #24
 8009232:	491b      	ldr	r1, [pc, #108]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 8009234:	4313      	orrs	r3, r2
 8009236:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009238:	4b1b      	ldr	r3, [pc, #108]	@ (80092a8 <HAL_RCC_OscConfig+0x478>)
 800923a:	2201      	movs	r2, #1
 800923c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800923e:	f7fb fd3b 	bl	8004cb8 <HAL_GetTick>
 8009242:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009244:	e008      	b.n	8009258 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009246:	f7fb fd37 	bl	8004cb8 <HAL_GetTick>
 800924a:	4602      	mov	r2, r0
 800924c:	693b      	ldr	r3, [r7, #16]
 800924e:	1ad3      	subs	r3, r2, r3
 8009250:	2b02      	cmp	r3, #2
 8009252:	d901      	bls.n	8009258 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009254:	2303      	movs	r3, #3
 8009256:	e05c      	b.n	8009312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009258:	4b11      	ldr	r3, [pc, #68]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009260:	2b00      	cmp	r3, #0
 8009262:	d0f0      	beq.n	8009246 <HAL_RCC_OscConfig+0x416>
 8009264:	e054      	b.n	8009310 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009266:	4b10      	ldr	r3, [pc, #64]	@ (80092a8 <HAL_RCC_OscConfig+0x478>)
 8009268:	2200      	movs	r2, #0
 800926a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800926c:	f7fb fd24 	bl	8004cb8 <HAL_GetTick>
 8009270:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009272:	e008      	b.n	8009286 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009274:	f7fb fd20 	bl	8004cb8 <HAL_GetTick>
 8009278:	4602      	mov	r2, r0
 800927a:	693b      	ldr	r3, [r7, #16]
 800927c:	1ad3      	subs	r3, r2, r3
 800927e:	2b02      	cmp	r3, #2
 8009280:	d901      	bls.n	8009286 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8009282:	2303      	movs	r3, #3
 8009284:	e045      	b.n	8009312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009286:	4b06      	ldr	r3, [pc, #24]	@ (80092a0 <HAL_RCC_OscConfig+0x470>)
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800928e:	2b00      	cmp	r3, #0
 8009290:	d1f0      	bne.n	8009274 <HAL_RCC_OscConfig+0x444>
 8009292:	e03d      	b.n	8009310 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	699b      	ldr	r3, [r3, #24]
 8009298:	2b01      	cmp	r3, #1
 800929a:	d107      	bne.n	80092ac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800929c:	2301      	movs	r3, #1
 800929e:	e038      	b.n	8009312 <HAL_RCC_OscConfig+0x4e2>
 80092a0:	40023800 	.word	0x40023800
 80092a4:	40007000 	.word	0x40007000
 80092a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80092ac:	4b1b      	ldr	r3, [pc, #108]	@ (800931c <HAL_RCC_OscConfig+0x4ec>)
 80092ae:	685b      	ldr	r3, [r3, #4]
 80092b0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	699b      	ldr	r3, [r3, #24]
 80092b6:	2b01      	cmp	r3, #1
 80092b8:	d028      	beq.n	800930c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80092c4:	429a      	cmp	r2, r3
 80092c6:	d121      	bne.n	800930c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80092d2:	429a      	cmp	r2, r3
 80092d4:	d11a      	bne.n	800930c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80092d6:	68fa      	ldr	r2, [r7, #12]
 80092d8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80092dc:	4013      	ands	r3, r2
 80092de:	687a      	ldr	r2, [r7, #4]
 80092e0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80092e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80092e4:	4293      	cmp	r3, r2
 80092e6:	d111      	bne.n	800930c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092f2:	085b      	lsrs	r3, r3, #1
 80092f4:	3b01      	subs	r3, #1
 80092f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80092f8:	429a      	cmp	r2, r3
 80092fa:	d107      	bne.n	800930c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009306:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009308:	429a      	cmp	r2, r3
 800930a:	d001      	beq.n	8009310 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800930c:	2301      	movs	r3, #1
 800930e:	e000      	b.n	8009312 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8009310:	2300      	movs	r3, #0
}
 8009312:	4618      	mov	r0, r3
 8009314:	3718      	adds	r7, #24
 8009316:	46bd      	mov	sp, r7
 8009318:	bd80      	pop	{r7, pc}
 800931a:	bf00      	nop
 800931c:	40023800 	.word	0x40023800

08009320 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009320:	b580      	push	{r7, lr}
 8009322:	b084      	sub	sp, #16
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
 8009328:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d101      	bne.n	8009334 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009330:	2301      	movs	r3, #1
 8009332:	e0cc      	b.n	80094ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009334:	4b68      	ldr	r3, [pc, #416]	@ (80094d8 <HAL_RCC_ClockConfig+0x1b8>)
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	f003 0307 	and.w	r3, r3, #7
 800933c:	683a      	ldr	r2, [r7, #0]
 800933e:	429a      	cmp	r2, r3
 8009340:	d90c      	bls.n	800935c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009342:	4b65      	ldr	r3, [pc, #404]	@ (80094d8 <HAL_RCC_ClockConfig+0x1b8>)
 8009344:	683a      	ldr	r2, [r7, #0]
 8009346:	b2d2      	uxtb	r2, r2
 8009348:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800934a:	4b63      	ldr	r3, [pc, #396]	@ (80094d8 <HAL_RCC_ClockConfig+0x1b8>)
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	f003 0307 	and.w	r3, r3, #7
 8009352:	683a      	ldr	r2, [r7, #0]
 8009354:	429a      	cmp	r2, r3
 8009356:	d001      	beq.n	800935c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009358:	2301      	movs	r3, #1
 800935a:	e0b8      	b.n	80094ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	f003 0302 	and.w	r3, r3, #2
 8009364:	2b00      	cmp	r3, #0
 8009366:	d020      	beq.n	80093aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	f003 0304 	and.w	r3, r3, #4
 8009370:	2b00      	cmp	r3, #0
 8009372:	d005      	beq.n	8009380 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009374:	4b59      	ldr	r3, [pc, #356]	@ (80094dc <HAL_RCC_ClockConfig+0x1bc>)
 8009376:	689b      	ldr	r3, [r3, #8]
 8009378:	4a58      	ldr	r2, [pc, #352]	@ (80094dc <HAL_RCC_ClockConfig+0x1bc>)
 800937a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800937e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	f003 0308 	and.w	r3, r3, #8
 8009388:	2b00      	cmp	r3, #0
 800938a:	d005      	beq.n	8009398 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800938c:	4b53      	ldr	r3, [pc, #332]	@ (80094dc <HAL_RCC_ClockConfig+0x1bc>)
 800938e:	689b      	ldr	r3, [r3, #8]
 8009390:	4a52      	ldr	r2, [pc, #328]	@ (80094dc <HAL_RCC_ClockConfig+0x1bc>)
 8009392:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8009396:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009398:	4b50      	ldr	r3, [pc, #320]	@ (80094dc <HAL_RCC_ClockConfig+0x1bc>)
 800939a:	689b      	ldr	r3, [r3, #8]
 800939c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	689b      	ldr	r3, [r3, #8]
 80093a4:	494d      	ldr	r1, [pc, #308]	@ (80094dc <HAL_RCC_ClockConfig+0x1bc>)
 80093a6:	4313      	orrs	r3, r2
 80093a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	f003 0301 	and.w	r3, r3, #1
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d044      	beq.n	8009440 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	685b      	ldr	r3, [r3, #4]
 80093ba:	2b01      	cmp	r3, #1
 80093bc:	d107      	bne.n	80093ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80093be:	4b47      	ldr	r3, [pc, #284]	@ (80094dc <HAL_RCC_ClockConfig+0x1bc>)
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d119      	bne.n	80093fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80093ca:	2301      	movs	r3, #1
 80093cc:	e07f      	b.n	80094ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	685b      	ldr	r3, [r3, #4]
 80093d2:	2b02      	cmp	r3, #2
 80093d4:	d003      	beq.n	80093de <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80093da:	2b03      	cmp	r3, #3
 80093dc:	d107      	bne.n	80093ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80093de:	4b3f      	ldr	r3, [pc, #252]	@ (80094dc <HAL_RCC_ClockConfig+0x1bc>)
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d109      	bne.n	80093fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80093ea:	2301      	movs	r3, #1
 80093ec:	e06f      	b.n	80094ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80093ee:	4b3b      	ldr	r3, [pc, #236]	@ (80094dc <HAL_RCC_ClockConfig+0x1bc>)
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	f003 0302 	and.w	r3, r3, #2
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d101      	bne.n	80093fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80093fa:	2301      	movs	r3, #1
 80093fc:	e067      	b.n	80094ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80093fe:	4b37      	ldr	r3, [pc, #220]	@ (80094dc <HAL_RCC_ClockConfig+0x1bc>)
 8009400:	689b      	ldr	r3, [r3, #8]
 8009402:	f023 0203 	bic.w	r2, r3, #3
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	685b      	ldr	r3, [r3, #4]
 800940a:	4934      	ldr	r1, [pc, #208]	@ (80094dc <HAL_RCC_ClockConfig+0x1bc>)
 800940c:	4313      	orrs	r3, r2
 800940e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009410:	f7fb fc52 	bl	8004cb8 <HAL_GetTick>
 8009414:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009416:	e00a      	b.n	800942e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009418:	f7fb fc4e 	bl	8004cb8 <HAL_GetTick>
 800941c:	4602      	mov	r2, r0
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	1ad3      	subs	r3, r2, r3
 8009422:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009426:	4293      	cmp	r3, r2
 8009428:	d901      	bls.n	800942e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800942a:	2303      	movs	r3, #3
 800942c:	e04f      	b.n	80094ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800942e:	4b2b      	ldr	r3, [pc, #172]	@ (80094dc <HAL_RCC_ClockConfig+0x1bc>)
 8009430:	689b      	ldr	r3, [r3, #8]
 8009432:	f003 020c 	and.w	r2, r3, #12
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	685b      	ldr	r3, [r3, #4]
 800943a:	009b      	lsls	r3, r3, #2
 800943c:	429a      	cmp	r2, r3
 800943e:	d1eb      	bne.n	8009418 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009440:	4b25      	ldr	r3, [pc, #148]	@ (80094d8 <HAL_RCC_ClockConfig+0x1b8>)
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	f003 0307 	and.w	r3, r3, #7
 8009448:	683a      	ldr	r2, [r7, #0]
 800944a:	429a      	cmp	r2, r3
 800944c:	d20c      	bcs.n	8009468 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800944e:	4b22      	ldr	r3, [pc, #136]	@ (80094d8 <HAL_RCC_ClockConfig+0x1b8>)
 8009450:	683a      	ldr	r2, [r7, #0]
 8009452:	b2d2      	uxtb	r2, r2
 8009454:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009456:	4b20      	ldr	r3, [pc, #128]	@ (80094d8 <HAL_RCC_ClockConfig+0x1b8>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	f003 0307 	and.w	r3, r3, #7
 800945e:	683a      	ldr	r2, [r7, #0]
 8009460:	429a      	cmp	r2, r3
 8009462:	d001      	beq.n	8009468 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009464:	2301      	movs	r3, #1
 8009466:	e032      	b.n	80094ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	f003 0304 	and.w	r3, r3, #4
 8009470:	2b00      	cmp	r3, #0
 8009472:	d008      	beq.n	8009486 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009474:	4b19      	ldr	r3, [pc, #100]	@ (80094dc <HAL_RCC_ClockConfig+0x1bc>)
 8009476:	689b      	ldr	r3, [r3, #8]
 8009478:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	68db      	ldr	r3, [r3, #12]
 8009480:	4916      	ldr	r1, [pc, #88]	@ (80094dc <HAL_RCC_ClockConfig+0x1bc>)
 8009482:	4313      	orrs	r3, r2
 8009484:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	f003 0308 	and.w	r3, r3, #8
 800948e:	2b00      	cmp	r3, #0
 8009490:	d009      	beq.n	80094a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009492:	4b12      	ldr	r3, [pc, #72]	@ (80094dc <HAL_RCC_ClockConfig+0x1bc>)
 8009494:	689b      	ldr	r3, [r3, #8]
 8009496:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	691b      	ldr	r3, [r3, #16]
 800949e:	00db      	lsls	r3, r3, #3
 80094a0:	490e      	ldr	r1, [pc, #56]	@ (80094dc <HAL_RCC_ClockConfig+0x1bc>)
 80094a2:	4313      	orrs	r3, r2
 80094a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80094a6:	f000 f821 	bl	80094ec <HAL_RCC_GetSysClockFreq>
 80094aa:	4602      	mov	r2, r0
 80094ac:	4b0b      	ldr	r3, [pc, #44]	@ (80094dc <HAL_RCC_ClockConfig+0x1bc>)
 80094ae:	689b      	ldr	r3, [r3, #8]
 80094b0:	091b      	lsrs	r3, r3, #4
 80094b2:	f003 030f 	and.w	r3, r3, #15
 80094b6:	490a      	ldr	r1, [pc, #40]	@ (80094e0 <HAL_RCC_ClockConfig+0x1c0>)
 80094b8:	5ccb      	ldrb	r3, [r1, r3]
 80094ba:	fa22 f303 	lsr.w	r3, r2, r3
 80094be:	4a09      	ldr	r2, [pc, #36]	@ (80094e4 <HAL_RCC_ClockConfig+0x1c4>)
 80094c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80094c2:	4b09      	ldr	r3, [pc, #36]	@ (80094e8 <HAL_RCC_ClockConfig+0x1c8>)
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	4618      	mov	r0, r3
 80094c8:	f7fb fbb2 	bl	8004c30 <HAL_InitTick>

  return HAL_OK;
 80094cc:	2300      	movs	r3, #0
}
 80094ce:	4618      	mov	r0, r3
 80094d0:	3710      	adds	r7, #16
 80094d2:	46bd      	mov	sp, r7
 80094d4:	bd80      	pop	{r7, pc}
 80094d6:	bf00      	nop
 80094d8:	40023c00 	.word	0x40023c00
 80094dc:	40023800 	.word	0x40023800
 80094e0:	0800dcc4 	.word	0x0800dcc4
 80094e4:	20000554 	.word	0x20000554
 80094e8:	20000638 	.word	0x20000638

080094ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80094ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80094f0:	b094      	sub	sp, #80	@ 0x50
 80094f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80094f4:	2300      	movs	r3, #0
 80094f6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80094f8:	2300      	movs	r3, #0
 80094fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80094fc:	2300      	movs	r3, #0
 80094fe:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8009500:	2300      	movs	r3, #0
 8009502:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009504:	4b79      	ldr	r3, [pc, #484]	@ (80096ec <HAL_RCC_GetSysClockFreq+0x200>)
 8009506:	689b      	ldr	r3, [r3, #8]
 8009508:	f003 030c 	and.w	r3, r3, #12
 800950c:	2b08      	cmp	r3, #8
 800950e:	d00d      	beq.n	800952c <HAL_RCC_GetSysClockFreq+0x40>
 8009510:	2b08      	cmp	r3, #8
 8009512:	f200 80e1 	bhi.w	80096d8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8009516:	2b00      	cmp	r3, #0
 8009518:	d002      	beq.n	8009520 <HAL_RCC_GetSysClockFreq+0x34>
 800951a:	2b04      	cmp	r3, #4
 800951c:	d003      	beq.n	8009526 <HAL_RCC_GetSysClockFreq+0x3a>
 800951e:	e0db      	b.n	80096d8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009520:	4b73      	ldr	r3, [pc, #460]	@ (80096f0 <HAL_RCC_GetSysClockFreq+0x204>)
 8009522:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009524:	e0db      	b.n	80096de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009526:	4b73      	ldr	r3, [pc, #460]	@ (80096f4 <HAL_RCC_GetSysClockFreq+0x208>)
 8009528:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800952a:	e0d8      	b.n	80096de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800952c:	4b6f      	ldr	r3, [pc, #444]	@ (80096ec <HAL_RCC_GetSysClockFreq+0x200>)
 800952e:	685b      	ldr	r3, [r3, #4]
 8009530:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009534:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009536:	4b6d      	ldr	r3, [pc, #436]	@ (80096ec <HAL_RCC_GetSysClockFreq+0x200>)
 8009538:	685b      	ldr	r3, [r3, #4]
 800953a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800953e:	2b00      	cmp	r3, #0
 8009540:	d063      	beq.n	800960a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009542:	4b6a      	ldr	r3, [pc, #424]	@ (80096ec <HAL_RCC_GetSysClockFreq+0x200>)
 8009544:	685b      	ldr	r3, [r3, #4]
 8009546:	099b      	lsrs	r3, r3, #6
 8009548:	2200      	movs	r2, #0
 800954a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800954c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800954e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009550:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009554:	633b      	str	r3, [r7, #48]	@ 0x30
 8009556:	2300      	movs	r3, #0
 8009558:	637b      	str	r3, [r7, #52]	@ 0x34
 800955a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800955e:	4622      	mov	r2, r4
 8009560:	462b      	mov	r3, r5
 8009562:	f04f 0000 	mov.w	r0, #0
 8009566:	f04f 0100 	mov.w	r1, #0
 800956a:	0159      	lsls	r1, r3, #5
 800956c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009570:	0150      	lsls	r0, r2, #5
 8009572:	4602      	mov	r2, r0
 8009574:	460b      	mov	r3, r1
 8009576:	4621      	mov	r1, r4
 8009578:	1a51      	subs	r1, r2, r1
 800957a:	6139      	str	r1, [r7, #16]
 800957c:	4629      	mov	r1, r5
 800957e:	eb63 0301 	sbc.w	r3, r3, r1
 8009582:	617b      	str	r3, [r7, #20]
 8009584:	f04f 0200 	mov.w	r2, #0
 8009588:	f04f 0300 	mov.w	r3, #0
 800958c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009590:	4659      	mov	r1, fp
 8009592:	018b      	lsls	r3, r1, #6
 8009594:	4651      	mov	r1, sl
 8009596:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800959a:	4651      	mov	r1, sl
 800959c:	018a      	lsls	r2, r1, #6
 800959e:	4651      	mov	r1, sl
 80095a0:	ebb2 0801 	subs.w	r8, r2, r1
 80095a4:	4659      	mov	r1, fp
 80095a6:	eb63 0901 	sbc.w	r9, r3, r1
 80095aa:	f04f 0200 	mov.w	r2, #0
 80095ae:	f04f 0300 	mov.w	r3, #0
 80095b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80095b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80095ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80095be:	4690      	mov	r8, r2
 80095c0:	4699      	mov	r9, r3
 80095c2:	4623      	mov	r3, r4
 80095c4:	eb18 0303 	adds.w	r3, r8, r3
 80095c8:	60bb      	str	r3, [r7, #8]
 80095ca:	462b      	mov	r3, r5
 80095cc:	eb49 0303 	adc.w	r3, r9, r3
 80095d0:	60fb      	str	r3, [r7, #12]
 80095d2:	f04f 0200 	mov.w	r2, #0
 80095d6:	f04f 0300 	mov.w	r3, #0
 80095da:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80095de:	4629      	mov	r1, r5
 80095e0:	024b      	lsls	r3, r1, #9
 80095e2:	4621      	mov	r1, r4
 80095e4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80095e8:	4621      	mov	r1, r4
 80095ea:	024a      	lsls	r2, r1, #9
 80095ec:	4610      	mov	r0, r2
 80095ee:	4619      	mov	r1, r3
 80095f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80095f2:	2200      	movs	r2, #0
 80095f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80095f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80095f8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80095fc:	f7f6 fde4 	bl	80001c8 <__aeabi_uldivmod>
 8009600:	4602      	mov	r2, r0
 8009602:	460b      	mov	r3, r1
 8009604:	4613      	mov	r3, r2
 8009606:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009608:	e058      	b.n	80096bc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800960a:	4b38      	ldr	r3, [pc, #224]	@ (80096ec <HAL_RCC_GetSysClockFreq+0x200>)
 800960c:	685b      	ldr	r3, [r3, #4]
 800960e:	099b      	lsrs	r3, r3, #6
 8009610:	2200      	movs	r2, #0
 8009612:	4618      	mov	r0, r3
 8009614:	4611      	mov	r1, r2
 8009616:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800961a:	623b      	str	r3, [r7, #32]
 800961c:	2300      	movs	r3, #0
 800961e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009620:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8009624:	4642      	mov	r2, r8
 8009626:	464b      	mov	r3, r9
 8009628:	f04f 0000 	mov.w	r0, #0
 800962c:	f04f 0100 	mov.w	r1, #0
 8009630:	0159      	lsls	r1, r3, #5
 8009632:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009636:	0150      	lsls	r0, r2, #5
 8009638:	4602      	mov	r2, r0
 800963a:	460b      	mov	r3, r1
 800963c:	4641      	mov	r1, r8
 800963e:	ebb2 0a01 	subs.w	sl, r2, r1
 8009642:	4649      	mov	r1, r9
 8009644:	eb63 0b01 	sbc.w	fp, r3, r1
 8009648:	f04f 0200 	mov.w	r2, #0
 800964c:	f04f 0300 	mov.w	r3, #0
 8009650:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8009654:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8009658:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800965c:	ebb2 040a 	subs.w	r4, r2, sl
 8009660:	eb63 050b 	sbc.w	r5, r3, fp
 8009664:	f04f 0200 	mov.w	r2, #0
 8009668:	f04f 0300 	mov.w	r3, #0
 800966c:	00eb      	lsls	r3, r5, #3
 800966e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009672:	00e2      	lsls	r2, r4, #3
 8009674:	4614      	mov	r4, r2
 8009676:	461d      	mov	r5, r3
 8009678:	4643      	mov	r3, r8
 800967a:	18e3      	adds	r3, r4, r3
 800967c:	603b      	str	r3, [r7, #0]
 800967e:	464b      	mov	r3, r9
 8009680:	eb45 0303 	adc.w	r3, r5, r3
 8009684:	607b      	str	r3, [r7, #4]
 8009686:	f04f 0200 	mov.w	r2, #0
 800968a:	f04f 0300 	mov.w	r3, #0
 800968e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009692:	4629      	mov	r1, r5
 8009694:	028b      	lsls	r3, r1, #10
 8009696:	4621      	mov	r1, r4
 8009698:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800969c:	4621      	mov	r1, r4
 800969e:	028a      	lsls	r2, r1, #10
 80096a0:	4610      	mov	r0, r2
 80096a2:	4619      	mov	r1, r3
 80096a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80096a6:	2200      	movs	r2, #0
 80096a8:	61bb      	str	r3, [r7, #24]
 80096aa:	61fa      	str	r2, [r7, #28]
 80096ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80096b0:	f7f6 fd8a 	bl	80001c8 <__aeabi_uldivmod>
 80096b4:	4602      	mov	r2, r0
 80096b6:	460b      	mov	r3, r1
 80096b8:	4613      	mov	r3, r2
 80096ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80096bc:	4b0b      	ldr	r3, [pc, #44]	@ (80096ec <HAL_RCC_GetSysClockFreq+0x200>)
 80096be:	685b      	ldr	r3, [r3, #4]
 80096c0:	0c1b      	lsrs	r3, r3, #16
 80096c2:	f003 0303 	and.w	r3, r3, #3
 80096c6:	3301      	adds	r3, #1
 80096c8:	005b      	lsls	r3, r3, #1
 80096ca:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80096cc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80096ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80096d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80096d4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80096d6:	e002      	b.n	80096de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80096d8:	4b05      	ldr	r3, [pc, #20]	@ (80096f0 <HAL_RCC_GetSysClockFreq+0x204>)
 80096da:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80096dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80096de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80096e0:	4618      	mov	r0, r3
 80096e2:	3750      	adds	r7, #80	@ 0x50
 80096e4:	46bd      	mov	sp, r7
 80096e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80096ea:	bf00      	nop
 80096ec:	40023800 	.word	0x40023800
 80096f0:	00f42400 	.word	0x00f42400
 80096f4:	007a1200 	.word	0x007a1200

080096f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80096f8:	b480      	push	{r7}
 80096fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80096fc:	4b03      	ldr	r3, [pc, #12]	@ (800970c <HAL_RCC_GetHCLKFreq+0x14>)
 80096fe:	681b      	ldr	r3, [r3, #0]
}
 8009700:	4618      	mov	r0, r3
 8009702:	46bd      	mov	sp, r7
 8009704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009708:	4770      	bx	lr
 800970a:	bf00      	nop
 800970c:	20000554 	.word	0x20000554

08009710 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009710:	b580      	push	{r7, lr}
 8009712:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009714:	f7ff fff0 	bl	80096f8 <HAL_RCC_GetHCLKFreq>
 8009718:	4602      	mov	r2, r0
 800971a:	4b05      	ldr	r3, [pc, #20]	@ (8009730 <HAL_RCC_GetPCLK1Freq+0x20>)
 800971c:	689b      	ldr	r3, [r3, #8]
 800971e:	0a9b      	lsrs	r3, r3, #10
 8009720:	f003 0307 	and.w	r3, r3, #7
 8009724:	4903      	ldr	r1, [pc, #12]	@ (8009734 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009726:	5ccb      	ldrb	r3, [r1, r3]
 8009728:	fa22 f303 	lsr.w	r3, r2, r3
}
 800972c:	4618      	mov	r0, r3
 800972e:	bd80      	pop	{r7, pc}
 8009730:	40023800 	.word	0x40023800
 8009734:	0800dcd4 	.word	0x0800dcd4

08009738 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b082      	sub	sp, #8
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	2b00      	cmp	r3, #0
 8009744:	d101      	bne.n	800974a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009746:	2301      	movs	r3, #1
 8009748:	e041      	b.n	80097ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009750:	b2db      	uxtb	r3, r3
 8009752:	2b00      	cmp	r3, #0
 8009754:	d106      	bne.n	8009764 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	2200      	movs	r2, #0
 800975a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	f7f7 ff44 	bl	80015ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2202      	movs	r2, #2
 8009768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681a      	ldr	r2, [r3, #0]
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	3304      	adds	r3, #4
 8009774:	4619      	mov	r1, r3
 8009776:	4610      	mov	r0, r2
 8009778:	f000 fa7e 	bl	8009c78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2201      	movs	r2, #1
 8009780:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2201      	movs	r2, #1
 8009788:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2201      	movs	r2, #1
 8009790:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2201      	movs	r2, #1
 8009798:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2201      	movs	r2, #1
 80097a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2201      	movs	r2, #1
 80097a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2201      	movs	r2, #1
 80097b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2201      	movs	r2, #1
 80097b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2201      	movs	r2, #1
 80097c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	2201      	movs	r2, #1
 80097c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80097cc:	2300      	movs	r3, #0
}
 80097ce:	4618      	mov	r0, r3
 80097d0:	3708      	adds	r7, #8
 80097d2:	46bd      	mov	sp, r7
 80097d4:	bd80      	pop	{r7, pc}
	...

080097d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80097d8:	b480      	push	{r7}
 80097da:	b085      	sub	sp, #20
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80097e6:	b2db      	uxtb	r3, r3
 80097e8:	2b01      	cmp	r3, #1
 80097ea:	d001      	beq.n	80097f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80097ec:	2301      	movs	r3, #1
 80097ee:	e04e      	b.n	800988e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2202      	movs	r2, #2
 80097f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	68da      	ldr	r2, [r3, #12]
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	f042 0201 	orr.w	r2, r2, #1
 8009806:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	4a23      	ldr	r2, [pc, #140]	@ (800989c <HAL_TIM_Base_Start_IT+0xc4>)
 800980e:	4293      	cmp	r3, r2
 8009810:	d022      	beq.n	8009858 <HAL_TIM_Base_Start_IT+0x80>
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800981a:	d01d      	beq.n	8009858 <HAL_TIM_Base_Start_IT+0x80>
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	4a1f      	ldr	r2, [pc, #124]	@ (80098a0 <HAL_TIM_Base_Start_IT+0xc8>)
 8009822:	4293      	cmp	r3, r2
 8009824:	d018      	beq.n	8009858 <HAL_TIM_Base_Start_IT+0x80>
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	4a1e      	ldr	r2, [pc, #120]	@ (80098a4 <HAL_TIM_Base_Start_IT+0xcc>)
 800982c:	4293      	cmp	r3, r2
 800982e:	d013      	beq.n	8009858 <HAL_TIM_Base_Start_IT+0x80>
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	4a1c      	ldr	r2, [pc, #112]	@ (80098a8 <HAL_TIM_Base_Start_IT+0xd0>)
 8009836:	4293      	cmp	r3, r2
 8009838:	d00e      	beq.n	8009858 <HAL_TIM_Base_Start_IT+0x80>
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	4a1b      	ldr	r2, [pc, #108]	@ (80098ac <HAL_TIM_Base_Start_IT+0xd4>)
 8009840:	4293      	cmp	r3, r2
 8009842:	d009      	beq.n	8009858 <HAL_TIM_Base_Start_IT+0x80>
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	4a19      	ldr	r2, [pc, #100]	@ (80098b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800984a:	4293      	cmp	r3, r2
 800984c:	d004      	beq.n	8009858 <HAL_TIM_Base_Start_IT+0x80>
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	4a18      	ldr	r2, [pc, #96]	@ (80098b4 <HAL_TIM_Base_Start_IT+0xdc>)
 8009854:	4293      	cmp	r3, r2
 8009856:	d111      	bne.n	800987c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	689b      	ldr	r3, [r3, #8]
 800985e:	f003 0307 	and.w	r3, r3, #7
 8009862:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	2b06      	cmp	r3, #6
 8009868:	d010      	beq.n	800988c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	681a      	ldr	r2, [r3, #0]
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	f042 0201 	orr.w	r2, r2, #1
 8009878:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800987a:	e007      	b.n	800988c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	681a      	ldr	r2, [r3, #0]
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	f042 0201 	orr.w	r2, r2, #1
 800988a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800988c:	2300      	movs	r3, #0
}
 800988e:	4618      	mov	r0, r3
 8009890:	3714      	adds	r7, #20
 8009892:	46bd      	mov	sp, r7
 8009894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009898:	4770      	bx	lr
 800989a:	bf00      	nop
 800989c:	40010000 	.word	0x40010000
 80098a0:	40000400 	.word	0x40000400
 80098a4:	40000800 	.word	0x40000800
 80098a8:	40000c00 	.word	0x40000c00
 80098ac:	40010400 	.word	0x40010400
 80098b0:	40014000 	.word	0x40014000
 80098b4:	40001800 	.word	0x40001800

080098b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b084      	sub	sp, #16
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	68db      	ldr	r3, [r3, #12]
 80098c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	691b      	ldr	r3, [r3, #16]
 80098ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80098d0:	68bb      	ldr	r3, [r7, #8]
 80098d2:	f003 0302 	and.w	r3, r3, #2
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d020      	beq.n	800991c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	f003 0302 	and.w	r3, r3, #2
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d01b      	beq.n	800991c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f06f 0202 	mvn.w	r2, #2
 80098ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	2201      	movs	r2, #1
 80098f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	699b      	ldr	r3, [r3, #24]
 80098fa:	f003 0303 	and.w	r3, r3, #3
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d003      	beq.n	800990a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009902:	6878      	ldr	r0, [r7, #4]
 8009904:	f000 f999 	bl	8009c3a <HAL_TIM_IC_CaptureCallback>
 8009908:	e005      	b.n	8009916 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800990a:	6878      	ldr	r0, [r7, #4]
 800990c:	f000 f98b 	bl	8009c26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009910:	6878      	ldr	r0, [r7, #4]
 8009912:	f000 f99c 	bl	8009c4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2200      	movs	r2, #0
 800991a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800991c:	68bb      	ldr	r3, [r7, #8]
 800991e:	f003 0304 	and.w	r3, r3, #4
 8009922:	2b00      	cmp	r3, #0
 8009924:	d020      	beq.n	8009968 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	f003 0304 	and.w	r3, r3, #4
 800992c:	2b00      	cmp	r3, #0
 800992e:	d01b      	beq.n	8009968 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	f06f 0204 	mvn.w	r2, #4
 8009938:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	2202      	movs	r2, #2
 800993e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	699b      	ldr	r3, [r3, #24]
 8009946:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800994a:	2b00      	cmp	r3, #0
 800994c:	d003      	beq.n	8009956 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f000 f973 	bl	8009c3a <HAL_TIM_IC_CaptureCallback>
 8009954:	e005      	b.n	8009962 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009956:	6878      	ldr	r0, [r7, #4]
 8009958:	f000 f965 	bl	8009c26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800995c:	6878      	ldr	r0, [r7, #4]
 800995e:	f000 f976 	bl	8009c4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2200      	movs	r2, #0
 8009966:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009968:	68bb      	ldr	r3, [r7, #8]
 800996a:	f003 0308 	and.w	r3, r3, #8
 800996e:	2b00      	cmp	r3, #0
 8009970:	d020      	beq.n	80099b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	f003 0308 	and.w	r3, r3, #8
 8009978:	2b00      	cmp	r3, #0
 800997a:	d01b      	beq.n	80099b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	f06f 0208 	mvn.w	r2, #8
 8009984:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	2204      	movs	r2, #4
 800998a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	69db      	ldr	r3, [r3, #28]
 8009992:	f003 0303 	and.w	r3, r3, #3
 8009996:	2b00      	cmp	r3, #0
 8009998:	d003      	beq.n	80099a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800999a:	6878      	ldr	r0, [r7, #4]
 800999c:	f000 f94d 	bl	8009c3a <HAL_TIM_IC_CaptureCallback>
 80099a0:	e005      	b.n	80099ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80099a2:	6878      	ldr	r0, [r7, #4]
 80099a4:	f000 f93f 	bl	8009c26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	f000 f950 	bl	8009c4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	2200      	movs	r2, #0
 80099b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80099b4:	68bb      	ldr	r3, [r7, #8]
 80099b6:	f003 0310 	and.w	r3, r3, #16
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d020      	beq.n	8009a00 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	f003 0310 	and.w	r3, r3, #16
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d01b      	beq.n	8009a00 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	f06f 0210 	mvn.w	r2, #16
 80099d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	2208      	movs	r2, #8
 80099d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	69db      	ldr	r3, [r3, #28]
 80099de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d003      	beq.n	80099ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80099e6:	6878      	ldr	r0, [r7, #4]
 80099e8:	f000 f927 	bl	8009c3a <HAL_TIM_IC_CaptureCallback>
 80099ec:	e005      	b.n	80099fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80099ee:	6878      	ldr	r0, [r7, #4]
 80099f0:	f000 f919 	bl	8009c26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80099f4:	6878      	ldr	r0, [r7, #4]
 80099f6:	f000 f92a 	bl	8009c4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2200      	movs	r2, #0
 80099fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009a00:	68bb      	ldr	r3, [r7, #8]
 8009a02:	f003 0301 	and.w	r3, r3, #1
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d00c      	beq.n	8009a24 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	f003 0301 	and.w	r3, r3, #1
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d007      	beq.n	8009a24 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	f06f 0201 	mvn.w	r2, #1
 8009a1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009a1e:	6878      	ldr	r0, [r7, #4]
 8009a20:	f7f8 fab6 	bl	8001f90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8009a24:	68bb      	ldr	r3, [r7, #8]
 8009a26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d00c      	beq.n	8009a48 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d007      	beq.n	8009a48 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8009a40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009a42:	6878      	ldr	r0, [r7, #4]
 8009a44:	f000 fade 	bl	800a004 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009a48:	68bb      	ldr	r3, [r7, #8]
 8009a4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d00c      	beq.n	8009a6c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d007      	beq.n	8009a6c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009a64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009a66:	6878      	ldr	r0, [r7, #4]
 8009a68:	f000 f8fb 	bl	8009c62 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009a6c:	68bb      	ldr	r3, [r7, #8]
 8009a6e:	f003 0320 	and.w	r3, r3, #32
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d00c      	beq.n	8009a90 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	f003 0320 	and.w	r3, r3, #32
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d007      	beq.n	8009a90 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	f06f 0220 	mvn.w	r2, #32
 8009a88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009a8a:	6878      	ldr	r0, [r7, #4]
 8009a8c:	f000 fab0 	bl	8009ff0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009a90:	bf00      	nop
 8009a92:	3710      	adds	r7, #16
 8009a94:	46bd      	mov	sp, r7
 8009a96:	bd80      	pop	{r7, pc}

08009a98 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b084      	sub	sp, #16
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
 8009aa0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009aac:	2b01      	cmp	r3, #1
 8009aae:	d101      	bne.n	8009ab4 <HAL_TIM_ConfigClockSource+0x1c>
 8009ab0:	2302      	movs	r3, #2
 8009ab2:	e0b4      	b.n	8009c1e <HAL_TIM_ConfigClockSource+0x186>
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2201      	movs	r2, #1
 8009ab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2202      	movs	r2, #2
 8009ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	689b      	ldr	r3, [r3, #8]
 8009aca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009acc:	68bb      	ldr	r3, [r7, #8]
 8009ace:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8009ad2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009ad4:	68bb      	ldr	r3, [r7, #8]
 8009ad6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009ada:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	68ba      	ldr	r2, [r7, #8]
 8009ae2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009ae4:	683b      	ldr	r3, [r7, #0]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009aec:	d03e      	beq.n	8009b6c <HAL_TIM_ConfigClockSource+0xd4>
 8009aee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009af2:	f200 8087 	bhi.w	8009c04 <HAL_TIM_ConfigClockSource+0x16c>
 8009af6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009afa:	f000 8086 	beq.w	8009c0a <HAL_TIM_ConfigClockSource+0x172>
 8009afe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b02:	d87f      	bhi.n	8009c04 <HAL_TIM_ConfigClockSource+0x16c>
 8009b04:	2b70      	cmp	r3, #112	@ 0x70
 8009b06:	d01a      	beq.n	8009b3e <HAL_TIM_ConfigClockSource+0xa6>
 8009b08:	2b70      	cmp	r3, #112	@ 0x70
 8009b0a:	d87b      	bhi.n	8009c04 <HAL_TIM_ConfigClockSource+0x16c>
 8009b0c:	2b60      	cmp	r3, #96	@ 0x60
 8009b0e:	d050      	beq.n	8009bb2 <HAL_TIM_ConfigClockSource+0x11a>
 8009b10:	2b60      	cmp	r3, #96	@ 0x60
 8009b12:	d877      	bhi.n	8009c04 <HAL_TIM_ConfigClockSource+0x16c>
 8009b14:	2b50      	cmp	r3, #80	@ 0x50
 8009b16:	d03c      	beq.n	8009b92 <HAL_TIM_ConfigClockSource+0xfa>
 8009b18:	2b50      	cmp	r3, #80	@ 0x50
 8009b1a:	d873      	bhi.n	8009c04 <HAL_TIM_ConfigClockSource+0x16c>
 8009b1c:	2b40      	cmp	r3, #64	@ 0x40
 8009b1e:	d058      	beq.n	8009bd2 <HAL_TIM_ConfigClockSource+0x13a>
 8009b20:	2b40      	cmp	r3, #64	@ 0x40
 8009b22:	d86f      	bhi.n	8009c04 <HAL_TIM_ConfigClockSource+0x16c>
 8009b24:	2b30      	cmp	r3, #48	@ 0x30
 8009b26:	d064      	beq.n	8009bf2 <HAL_TIM_ConfigClockSource+0x15a>
 8009b28:	2b30      	cmp	r3, #48	@ 0x30
 8009b2a:	d86b      	bhi.n	8009c04 <HAL_TIM_ConfigClockSource+0x16c>
 8009b2c:	2b20      	cmp	r3, #32
 8009b2e:	d060      	beq.n	8009bf2 <HAL_TIM_ConfigClockSource+0x15a>
 8009b30:	2b20      	cmp	r3, #32
 8009b32:	d867      	bhi.n	8009c04 <HAL_TIM_ConfigClockSource+0x16c>
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d05c      	beq.n	8009bf2 <HAL_TIM_ConfigClockSource+0x15a>
 8009b38:	2b10      	cmp	r3, #16
 8009b3a:	d05a      	beq.n	8009bf2 <HAL_TIM_ConfigClockSource+0x15a>
 8009b3c:	e062      	b.n	8009c04 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009b42:	683b      	ldr	r3, [r7, #0]
 8009b44:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009b4a:	683b      	ldr	r3, [r7, #0]
 8009b4c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009b4e:	f000 f9b3 	bl	8009eb8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	689b      	ldr	r3, [r3, #8]
 8009b58:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009b5a:	68bb      	ldr	r3, [r7, #8]
 8009b5c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009b60:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	68ba      	ldr	r2, [r7, #8]
 8009b68:	609a      	str	r2, [r3, #8]
      break;
 8009b6a:	e04f      	b.n	8009c0c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009b70:	683b      	ldr	r3, [r7, #0]
 8009b72:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009b78:	683b      	ldr	r3, [r7, #0]
 8009b7a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009b7c:	f000 f99c 	bl	8009eb8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	689a      	ldr	r2, [r3, #8]
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009b8e:	609a      	str	r2, [r3, #8]
      break;
 8009b90:	e03c      	b.n	8009c0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009b96:	683b      	ldr	r3, [r7, #0]
 8009b98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009b9a:	683b      	ldr	r3, [r7, #0]
 8009b9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b9e:	461a      	mov	r2, r3
 8009ba0:	f000 f910 	bl	8009dc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	2150      	movs	r1, #80	@ 0x50
 8009baa:	4618      	mov	r0, r3
 8009bac:	f000 f969 	bl	8009e82 <TIM_ITRx_SetConfig>
      break;
 8009bb0:	e02c      	b.n	8009c0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009bb6:	683b      	ldr	r3, [r7, #0]
 8009bb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009bbe:	461a      	mov	r2, r3
 8009bc0:	f000 f92f 	bl	8009e22 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	2160      	movs	r1, #96	@ 0x60
 8009bca:	4618      	mov	r0, r3
 8009bcc:	f000 f959 	bl	8009e82 <TIM_ITRx_SetConfig>
      break;
 8009bd0:	e01c      	b.n	8009c0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009bd6:	683b      	ldr	r3, [r7, #0]
 8009bd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009bda:	683b      	ldr	r3, [r7, #0]
 8009bdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009bde:	461a      	mov	r2, r3
 8009be0:	f000 f8f0 	bl	8009dc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	2140      	movs	r1, #64	@ 0x40
 8009bea:	4618      	mov	r0, r3
 8009bec:	f000 f949 	bl	8009e82 <TIM_ITRx_SetConfig>
      break;
 8009bf0:	e00c      	b.n	8009c0c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681a      	ldr	r2, [r3, #0]
 8009bf6:	683b      	ldr	r3, [r7, #0]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	4619      	mov	r1, r3
 8009bfc:	4610      	mov	r0, r2
 8009bfe:	f000 f940 	bl	8009e82 <TIM_ITRx_SetConfig>
      break;
 8009c02:	e003      	b.n	8009c0c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009c04:	2301      	movs	r3, #1
 8009c06:	73fb      	strb	r3, [r7, #15]
      break;
 8009c08:	e000      	b.n	8009c0c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009c0a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	2201      	movs	r2, #1
 8009c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	2200      	movs	r2, #0
 8009c18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009c1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	3710      	adds	r7, #16
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}

08009c26 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009c26:	b480      	push	{r7}
 8009c28:	b083      	sub	sp, #12
 8009c2a:	af00      	add	r7, sp, #0
 8009c2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009c2e:	bf00      	nop
 8009c30:	370c      	adds	r7, #12
 8009c32:	46bd      	mov	sp, r7
 8009c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c38:	4770      	bx	lr

08009c3a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009c3a:	b480      	push	{r7}
 8009c3c:	b083      	sub	sp, #12
 8009c3e:	af00      	add	r7, sp, #0
 8009c40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009c42:	bf00      	nop
 8009c44:	370c      	adds	r7, #12
 8009c46:	46bd      	mov	sp, r7
 8009c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4c:	4770      	bx	lr

08009c4e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009c4e:	b480      	push	{r7}
 8009c50:	b083      	sub	sp, #12
 8009c52:	af00      	add	r7, sp, #0
 8009c54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009c56:	bf00      	nop
 8009c58:	370c      	adds	r7, #12
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c60:	4770      	bx	lr

08009c62 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009c62:	b480      	push	{r7}
 8009c64:	b083      	sub	sp, #12
 8009c66:	af00      	add	r7, sp, #0
 8009c68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009c6a:	bf00      	nop
 8009c6c:	370c      	adds	r7, #12
 8009c6e:	46bd      	mov	sp, r7
 8009c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c74:	4770      	bx	lr
	...

08009c78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009c78:	b480      	push	{r7}
 8009c7a:	b085      	sub	sp, #20
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
 8009c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	4a43      	ldr	r2, [pc, #268]	@ (8009d98 <TIM_Base_SetConfig+0x120>)
 8009c8c:	4293      	cmp	r3, r2
 8009c8e:	d013      	beq.n	8009cb8 <TIM_Base_SetConfig+0x40>
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c96:	d00f      	beq.n	8009cb8 <TIM_Base_SetConfig+0x40>
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	4a40      	ldr	r2, [pc, #256]	@ (8009d9c <TIM_Base_SetConfig+0x124>)
 8009c9c:	4293      	cmp	r3, r2
 8009c9e:	d00b      	beq.n	8009cb8 <TIM_Base_SetConfig+0x40>
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	4a3f      	ldr	r2, [pc, #252]	@ (8009da0 <TIM_Base_SetConfig+0x128>)
 8009ca4:	4293      	cmp	r3, r2
 8009ca6:	d007      	beq.n	8009cb8 <TIM_Base_SetConfig+0x40>
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	4a3e      	ldr	r2, [pc, #248]	@ (8009da4 <TIM_Base_SetConfig+0x12c>)
 8009cac:	4293      	cmp	r3, r2
 8009cae:	d003      	beq.n	8009cb8 <TIM_Base_SetConfig+0x40>
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	4a3d      	ldr	r2, [pc, #244]	@ (8009da8 <TIM_Base_SetConfig+0x130>)
 8009cb4:	4293      	cmp	r3, r2
 8009cb6:	d108      	bne.n	8009cca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009cbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009cc0:	683b      	ldr	r3, [r7, #0]
 8009cc2:	685b      	ldr	r3, [r3, #4]
 8009cc4:	68fa      	ldr	r2, [r7, #12]
 8009cc6:	4313      	orrs	r3, r2
 8009cc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	4a32      	ldr	r2, [pc, #200]	@ (8009d98 <TIM_Base_SetConfig+0x120>)
 8009cce:	4293      	cmp	r3, r2
 8009cd0:	d02b      	beq.n	8009d2a <TIM_Base_SetConfig+0xb2>
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009cd8:	d027      	beq.n	8009d2a <TIM_Base_SetConfig+0xb2>
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	4a2f      	ldr	r2, [pc, #188]	@ (8009d9c <TIM_Base_SetConfig+0x124>)
 8009cde:	4293      	cmp	r3, r2
 8009ce0:	d023      	beq.n	8009d2a <TIM_Base_SetConfig+0xb2>
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	4a2e      	ldr	r2, [pc, #184]	@ (8009da0 <TIM_Base_SetConfig+0x128>)
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	d01f      	beq.n	8009d2a <TIM_Base_SetConfig+0xb2>
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	4a2d      	ldr	r2, [pc, #180]	@ (8009da4 <TIM_Base_SetConfig+0x12c>)
 8009cee:	4293      	cmp	r3, r2
 8009cf0:	d01b      	beq.n	8009d2a <TIM_Base_SetConfig+0xb2>
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	4a2c      	ldr	r2, [pc, #176]	@ (8009da8 <TIM_Base_SetConfig+0x130>)
 8009cf6:	4293      	cmp	r3, r2
 8009cf8:	d017      	beq.n	8009d2a <TIM_Base_SetConfig+0xb2>
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	4a2b      	ldr	r2, [pc, #172]	@ (8009dac <TIM_Base_SetConfig+0x134>)
 8009cfe:	4293      	cmp	r3, r2
 8009d00:	d013      	beq.n	8009d2a <TIM_Base_SetConfig+0xb2>
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	4a2a      	ldr	r2, [pc, #168]	@ (8009db0 <TIM_Base_SetConfig+0x138>)
 8009d06:	4293      	cmp	r3, r2
 8009d08:	d00f      	beq.n	8009d2a <TIM_Base_SetConfig+0xb2>
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	4a29      	ldr	r2, [pc, #164]	@ (8009db4 <TIM_Base_SetConfig+0x13c>)
 8009d0e:	4293      	cmp	r3, r2
 8009d10:	d00b      	beq.n	8009d2a <TIM_Base_SetConfig+0xb2>
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	4a28      	ldr	r2, [pc, #160]	@ (8009db8 <TIM_Base_SetConfig+0x140>)
 8009d16:	4293      	cmp	r3, r2
 8009d18:	d007      	beq.n	8009d2a <TIM_Base_SetConfig+0xb2>
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	4a27      	ldr	r2, [pc, #156]	@ (8009dbc <TIM_Base_SetConfig+0x144>)
 8009d1e:	4293      	cmp	r3, r2
 8009d20:	d003      	beq.n	8009d2a <TIM_Base_SetConfig+0xb2>
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	4a26      	ldr	r2, [pc, #152]	@ (8009dc0 <TIM_Base_SetConfig+0x148>)
 8009d26:	4293      	cmp	r3, r2
 8009d28:	d108      	bne.n	8009d3c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009d30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009d32:	683b      	ldr	r3, [r7, #0]
 8009d34:	68db      	ldr	r3, [r3, #12]
 8009d36:	68fa      	ldr	r2, [r7, #12]
 8009d38:	4313      	orrs	r3, r2
 8009d3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009d42:	683b      	ldr	r3, [r7, #0]
 8009d44:	695b      	ldr	r3, [r3, #20]
 8009d46:	4313      	orrs	r3, r2
 8009d48:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	689a      	ldr	r2, [r3, #8]
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009d52:	683b      	ldr	r3, [r7, #0]
 8009d54:	681a      	ldr	r2, [r3, #0]
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	4a0e      	ldr	r2, [pc, #56]	@ (8009d98 <TIM_Base_SetConfig+0x120>)
 8009d5e:	4293      	cmp	r3, r2
 8009d60:	d003      	beq.n	8009d6a <TIM_Base_SetConfig+0xf2>
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	4a10      	ldr	r2, [pc, #64]	@ (8009da8 <TIM_Base_SetConfig+0x130>)
 8009d66:	4293      	cmp	r3, r2
 8009d68:	d103      	bne.n	8009d72 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009d6a:	683b      	ldr	r3, [r7, #0]
 8009d6c:	691a      	ldr	r2, [r3, #16]
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	f043 0204 	orr.w	r2, r3, #4
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2201      	movs	r2, #1
 8009d82:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	68fa      	ldr	r2, [r7, #12]
 8009d88:	601a      	str	r2, [r3, #0]
}
 8009d8a:	bf00      	nop
 8009d8c:	3714      	adds	r7, #20
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d94:	4770      	bx	lr
 8009d96:	bf00      	nop
 8009d98:	40010000 	.word	0x40010000
 8009d9c:	40000400 	.word	0x40000400
 8009da0:	40000800 	.word	0x40000800
 8009da4:	40000c00 	.word	0x40000c00
 8009da8:	40010400 	.word	0x40010400
 8009dac:	40014000 	.word	0x40014000
 8009db0:	40014400 	.word	0x40014400
 8009db4:	40014800 	.word	0x40014800
 8009db8:	40001800 	.word	0x40001800
 8009dbc:	40001c00 	.word	0x40001c00
 8009dc0:	40002000 	.word	0x40002000

08009dc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009dc4:	b480      	push	{r7}
 8009dc6:	b087      	sub	sp, #28
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	60f8      	str	r0, [r7, #12]
 8009dcc:	60b9      	str	r1, [r7, #8]
 8009dce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	6a1b      	ldr	r3, [r3, #32]
 8009dd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	6a1b      	ldr	r3, [r3, #32]
 8009dda:	f023 0201 	bic.w	r2, r3, #1
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	699b      	ldr	r3, [r3, #24]
 8009de6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009de8:	693b      	ldr	r3, [r7, #16]
 8009dea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009dee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	011b      	lsls	r3, r3, #4
 8009df4:	693a      	ldr	r2, [r7, #16]
 8009df6:	4313      	orrs	r3, r2
 8009df8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009dfa:	697b      	ldr	r3, [r7, #20]
 8009dfc:	f023 030a 	bic.w	r3, r3, #10
 8009e00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009e02:	697a      	ldr	r2, [r7, #20]
 8009e04:	68bb      	ldr	r3, [r7, #8]
 8009e06:	4313      	orrs	r3, r2
 8009e08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	693a      	ldr	r2, [r7, #16]
 8009e0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	697a      	ldr	r2, [r7, #20]
 8009e14:	621a      	str	r2, [r3, #32]
}
 8009e16:	bf00      	nop
 8009e18:	371c      	adds	r7, #28
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e20:	4770      	bx	lr

08009e22 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009e22:	b480      	push	{r7}
 8009e24:	b087      	sub	sp, #28
 8009e26:	af00      	add	r7, sp, #0
 8009e28:	60f8      	str	r0, [r7, #12]
 8009e2a:	60b9      	str	r1, [r7, #8]
 8009e2c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	6a1b      	ldr	r3, [r3, #32]
 8009e32:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	6a1b      	ldr	r3, [r3, #32]
 8009e38:	f023 0210 	bic.w	r2, r3, #16
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	699b      	ldr	r3, [r3, #24]
 8009e44:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009e46:	693b      	ldr	r3, [r7, #16]
 8009e48:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009e4c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	031b      	lsls	r3, r3, #12
 8009e52:	693a      	ldr	r2, [r7, #16]
 8009e54:	4313      	orrs	r3, r2
 8009e56:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009e58:	697b      	ldr	r3, [r7, #20]
 8009e5a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009e5e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009e60:	68bb      	ldr	r3, [r7, #8]
 8009e62:	011b      	lsls	r3, r3, #4
 8009e64:	697a      	ldr	r2, [r7, #20]
 8009e66:	4313      	orrs	r3, r2
 8009e68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	693a      	ldr	r2, [r7, #16]
 8009e6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	697a      	ldr	r2, [r7, #20]
 8009e74:	621a      	str	r2, [r3, #32]
}
 8009e76:	bf00      	nop
 8009e78:	371c      	adds	r7, #28
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e80:	4770      	bx	lr

08009e82 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009e82:	b480      	push	{r7}
 8009e84:	b085      	sub	sp, #20
 8009e86:	af00      	add	r7, sp, #0
 8009e88:	6078      	str	r0, [r7, #4]
 8009e8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	689b      	ldr	r3, [r3, #8]
 8009e90:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e98:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009e9a:	683a      	ldr	r2, [r7, #0]
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	4313      	orrs	r3, r2
 8009ea0:	f043 0307 	orr.w	r3, r3, #7
 8009ea4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	68fa      	ldr	r2, [r7, #12]
 8009eaa:	609a      	str	r2, [r3, #8]
}
 8009eac:	bf00      	nop
 8009eae:	3714      	adds	r7, #20
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb6:	4770      	bx	lr

08009eb8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009eb8:	b480      	push	{r7}
 8009eba:	b087      	sub	sp, #28
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	60f8      	str	r0, [r7, #12]
 8009ec0:	60b9      	str	r1, [r7, #8]
 8009ec2:	607a      	str	r2, [r7, #4]
 8009ec4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	689b      	ldr	r3, [r3, #8]
 8009eca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009ecc:	697b      	ldr	r3, [r7, #20]
 8009ece:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009ed2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	021a      	lsls	r2, r3, #8
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	431a      	orrs	r2, r3
 8009edc:	68bb      	ldr	r3, [r7, #8]
 8009ede:	4313      	orrs	r3, r2
 8009ee0:	697a      	ldr	r2, [r7, #20]
 8009ee2:	4313      	orrs	r3, r2
 8009ee4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	697a      	ldr	r2, [r7, #20]
 8009eea:	609a      	str	r2, [r3, #8]
}
 8009eec:	bf00      	nop
 8009eee:	371c      	adds	r7, #28
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef6:	4770      	bx	lr

08009ef8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009ef8:	b480      	push	{r7}
 8009efa:	b085      	sub	sp, #20
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]
 8009f00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009f08:	2b01      	cmp	r3, #1
 8009f0a:	d101      	bne.n	8009f10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009f0c:	2302      	movs	r3, #2
 8009f0e:	e05a      	b.n	8009fc6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2201      	movs	r2, #1
 8009f14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	2202      	movs	r2, #2
 8009f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	685b      	ldr	r3, [r3, #4]
 8009f26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	689b      	ldr	r3, [r3, #8]
 8009f2e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009f36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	68fa      	ldr	r2, [r7, #12]
 8009f3e:	4313      	orrs	r3, r2
 8009f40:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	68fa      	ldr	r2, [r7, #12]
 8009f48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	4a21      	ldr	r2, [pc, #132]	@ (8009fd4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009f50:	4293      	cmp	r3, r2
 8009f52:	d022      	beq.n	8009f9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f5c:	d01d      	beq.n	8009f9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	4a1d      	ldr	r2, [pc, #116]	@ (8009fd8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009f64:	4293      	cmp	r3, r2
 8009f66:	d018      	beq.n	8009f9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	4a1b      	ldr	r2, [pc, #108]	@ (8009fdc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009f6e:	4293      	cmp	r3, r2
 8009f70:	d013      	beq.n	8009f9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	4a1a      	ldr	r2, [pc, #104]	@ (8009fe0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009f78:	4293      	cmp	r3, r2
 8009f7a:	d00e      	beq.n	8009f9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	4a18      	ldr	r2, [pc, #96]	@ (8009fe4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d009      	beq.n	8009f9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	4a17      	ldr	r2, [pc, #92]	@ (8009fe8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009f8c:	4293      	cmp	r3, r2
 8009f8e:	d004      	beq.n	8009f9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	4a15      	ldr	r2, [pc, #84]	@ (8009fec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009f96:	4293      	cmp	r3, r2
 8009f98:	d10c      	bne.n	8009fb4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009f9a:	68bb      	ldr	r3, [r7, #8]
 8009f9c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009fa0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	685b      	ldr	r3, [r3, #4]
 8009fa6:	68ba      	ldr	r2, [r7, #8]
 8009fa8:	4313      	orrs	r3, r2
 8009faa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	68ba      	ldr	r2, [r7, #8]
 8009fb2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2201      	movs	r2, #1
 8009fb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009fc4:	2300      	movs	r3, #0
}
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	3714      	adds	r7, #20
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd0:	4770      	bx	lr
 8009fd2:	bf00      	nop
 8009fd4:	40010000 	.word	0x40010000
 8009fd8:	40000400 	.word	0x40000400
 8009fdc:	40000800 	.word	0x40000800
 8009fe0:	40000c00 	.word	0x40000c00
 8009fe4:	40010400 	.word	0x40010400
 8009fe8:	40014000 	.word	0x40014000
 8009fec:	40001800 	.word	0x40001800

08009ff0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009ff0:	b480      	push	{r7}
 8009ff2:	b083      	sub	sp, #12
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009ff8:	bf00      	nop
 8009ffa:	370c      	adds	r7, #12
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a002:	4770      	bx	lr

0800a004 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a004:	b480      	push	{r7}
 800a006:	b083      	sub	sp, #12
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a00c:	bf00      	nop
 800a00e:	370c      	adds	r7, #12
 800a010:	46bd      	mov	sp, r7
 800a012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a016:	4770      	bx	lr

0800a018 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a018:	b084      	sub	sp, #16
 800a01a:	b580      	push	{r7, lr}
 800a01c:	b084      	sub	sp, #16
 800a01e:	af00      	add	r7, sp, #0
 800a020:	6078      	str	r0, [r7, #4]
 800a022:	f107 001c 	add.w	r0, r7, #28
 800a026:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a02a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800a02e:	2b01      	cmp	r3, #1
 800a030:	d123      	bne.n	800a07a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a036:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	68db      	ldr	r3, [r3, #12]
 800a042:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800a046:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a04a:	687a      	ldr	r2, [r7, #4]
 800a04c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	68db      	ldr	r3, [r3, #12]
 800a052:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a05a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a05e:	2b01      	cmp	r3, #1
 800a060:	d105      	bne.n	800a06e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	68db      	ldr	r3, [r3, #12]
 800a066:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a06e:	6878      	ldr	r0, [r7, #4]
 800a070:	f000 f9dc 	bl	800a42c <USB_CoreReset>
 800a074:	4603      	mov	r3, r0
 800a076:	73fb      	strb	r3, [r7, #15]
 800a078:	e01b      	b.n	800a0b2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	68db      	ldr	r3, [r3, #12]
 800a07e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a086:	6878      	ldr	r0, [r7, #4]
 800a088:	f000 f9d0 	bl	800a42c <USB_CoreReset>
 800a08c:	4603      	mov	r3, r0
 800a08e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a090:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a094:	2b00      	cmp	r3, #0
 800a096:	d106      	bne.n	800a0a6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a09c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	639a      	str	r2, [r3, #56]	@ 0x38
 800a0a4:	e005      	b.n	800a0b2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0aa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a0b2:	7fbb      	ldrb	r3, [r7, #30]
 800a0b4:	2b01      	cmp	r3, #1
 800a0b6:	d10b      	bne.n	800a0d0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	689b      	ldr	r3, [r3, #8]
 800a0bc:	f043 0206 	orr.w	r2, r3, #6
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	689b      	ldr	r3, [r3, #8]
 800a0c8:	f043 0220 	orr.w	r2, r3, #32
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a0d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0d2:	4618      	mov	r0, r3
 800a0d4:	3710      	adds	r7, #16
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a0dc:	b004      	add	sp, #16
 800a0de:	4770      	bx	lr

0800a0e0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a0e0:	b480      	push	{r7}
 800a0e2:	b083      	sub	sp, #12
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	689b      	ldr	r3, [r3, #8]
 800a0ec:	f043 0201 	orr.w	r2, r3, #1
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a0f4:	2300      	movs	r3, #0
}
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	370c      	adds	r7, #12
 800a0fa:	46bd      	mov	sp, r7
 800a0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a100:	4770      	bx	lr

0800a102 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a102:	b480      	push	{r7}
 800a104:	b083      	sub	sp, #12
 800a106:	af00      	add	r7, sp, #0
 800a108:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	689b      	ldr	r3, [r3, #8]
 800a10e:	f023 0201 	bic.w	r2, r3, #1
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a116:	2300      	movs	r3, #0
}
 800a118:	4618      	mov	r0, r3
 800a11a:	370c      	adds	r7, #12
 800a11c:	46bd      	mov	sp, r7
 800a11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a122:	4770      	bx	lr

0800a124 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a124:	b580      	push	{r7, lr}
 800a126:	b084      	sub	sp, #16
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]
 800a12c:	460b      	mov	r3, r1
 800a12e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a130:	2300      	movs	r3, #0
 800a132:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	68db      	ldr	r3, [r3, #12]
 800a138:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a140:	78fb      	ldrb	r3, [r7, #3]
 800a142:	2b01      	cmp	r3, #1
 800a144:	d115      	bne.n	800a172 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	68db      	ldr	r3, [r3, #12]
 800a14a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a152:	200a      	movs	r0, #10
 800a154:	f7fa fdbc 	bl	8004cd0 <HAL_Delay>
      ms += 10U;
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	330a      	adds	r3, #10
 800a15c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a15e:	6878      	ldr	r0, [r7, #4]
 800a160:	f000 f956 	bl	800a410 <USB_GetMode>
 800a164:	4603      	mov	r3, r0
 800a166:	2b01      	cmp	r3, #1
 800a168:	d01e      	beq.n	800a1a8 <USB_SetCurrentMode+0x84>
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	2bc7      	cmp	r3, #199	@ 0xc7
 800a16e:	d9f0      	bls.n	800a152 <USB_SetCurrentMode+0x2e>
 800a170:	e01a      	b.n	800a1a8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a172:	78fb      	ldrb	r3, [r7, #3]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d115      	bne.n	800a1a4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	68db      	ldr	r3, [r3, #12]
 800a17c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a184:	200a      	movs	r0, #10
 800a186:	f7fa fda3 	bl	8004cd0 <HAL_Delay>
      ms += 10U;
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	330a      	adds	r3, #10
 800a18e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a190:	6878      	ldr	r0, [r7, #4]
 800a192:	f000 f93d 	bl	800a410 <USB_GetMode>
 800a196:	4603      	mov	r3, r0
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d005      	beq.n	800a1a8 <USB_SetCurrentMode+0x84>
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	2bc7      	cmp	r3, #199	@ 0xc7
 800a1a0:	d9f0      	bls.n	800a184 <USB_SetCurrentMode+0x60>
 800a1a2:	e001      	b.n	800a1a8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	e005      	b.n	800a1b4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	2bc8      	cmp	r3, #200	@ 0xc8
 800a1ac:	d101      	bne.n	800a1b2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	e000      	b.n	800a1b4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a1b2:	2300      	movs	r3, #0
}
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	3710      	adds	r7, #16
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	bd80      	pop	{r7, pc}

0800a1bc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a1bc:	b480      	push	{r7}
 800a1be:	b085      	sub	sp, #20
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]
 800a1c4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	3301      	adds	r3, #1
 800a1ce:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a1d6:	d901      	bls.n	800a1dc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a1d8:	2303      	movs	r3, #3
 800a1da:	e01b      	b.n	800a214 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	691b      	ldr	r3, [r3, #16]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	daf2      	bge.n	800a1ca <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a1e8:	683b      	ldr	r3, [r7, #0]
 800a1ea:	019b      	lsls	r3, r3, #6
 800a1ec:	f043 0220 	orr.w	r2, r3, #32
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	3301      	adds	r3, #1
 800a1f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a200:	d901      	bls.n	800a206 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a202:	2303      	movs	r3, #3
 800a204:	e006      	b.n	800a214 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	691b      	ldr	r3, [r3, #16]
 800a20a:	f003 0320 	and.w	r3, r3, #32
 800a20e:	2b20      	cmp	r3, #32
 800a210:	d0f0      	beq.n	800a1f4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a212:	2300      	movs	r3, #0
}
 800a214:	4618      	mov	r0, r3
 800a216:	3714      	adds	r7, #20
 800a218:	46bd      	mov	sp, r7
 800a21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21e:	4770      	bx	lr

0800a220 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a220:	b480      	push	{r7}
 800a222:	b085      	sub	sp, #20
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a228:	2300      	movs	r3, #0
 800a22a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	3301      	adds	r3, #1
 800a230:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a238:	d901      	bls.n	800a23e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a23a:	2303      	movs	r3, #3
 800a23c:	e018      	b.n	800a270 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	691b      	ldr	r3, [r3, #16]
 800a242:	2b00      	cmp	r3, #0
 800a244:	daf2      	bge.n	800a22c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a246:	2300      	movs	r3, #0
 800a248:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	2210      	movs	r2, #16
 800a24e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	3301      	adds	r3, #1
 800a254:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a25c:	d901      	bls.n	800a262 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a25e:	2303      	movs	r3, #3
 800a260:	e006      	b.n	800a270 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	691b      	ldr	r3, [r3, #16]
 800a266:	f003 0310 	and.w	r3, r3, #16
 800a26a:	2b10      	cmp	r3, #16
 800a26c:	d0f0      	beq.n	800a250 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a26e:	2300      	movs	r3, #0
}
 800a270:	4618      	mov	r0, r3
 800a272:	3714      	adds	r7, #20
 800a274:	46bd      	mov	sp, r7
 800a276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27a:	4770      	bx	lr

0800a27c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a27c:	b480      	push	{r7}
 800a27e:	b089      	sub	sp, #36	@ 0x24
 800a280:	af00      	add	r7, sp, #0
 800a282:	60f8      	str	r0, [r7, #12]
 800a284:	60b9      	str	r1, [r7, #8]
 800a286:	4611      	mov	r1, r2
 800a288:	461a      	mov	r2, r3
 800a28a:	460b      	mov	r3, r1
 800a28c:	71fb      	strb	r3, [r7, #7]
 800a28e:	4613      	mov	r3, r2
 800a290:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a296:	68bb      	ldr	r3, [r7, #8]
 800a298:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a29a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d123      	bne.n	800a2ea <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a2a2:	88bb      	ldrh	r3, [r7, #4]
 800a2a4:	3303      	adds	r3, #3
 800a2a6:	089b      	lsrs	r3, r3, #2
 800a2a8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	61bb      	str	r3, [r7, #24]
 800a2ae:	e018      	b.n	800a2e2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a2b0:	79fb      	ldrb	r3, [r7, #7]
 800a2b2:	031a      	lsls	r2, r3, #12
 800a2b4:	697b      	ldr	r3, [r7, #20]
 800a2b6:	4413      	add	r3, r2
 800a2b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a2bc:	461a      	mov	r2, r3
 800a2be:	69fb      	ldr	r3, [r7, #28]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a2c4:	69fb      	ldr	r3, [r7, #28]
 800a2c6:	3301      	adds	r3, #1
 800a2c8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a2ca:	69fb      	ldr	r3, [r7, #28]
 800a2cc:	3301      	adds	r3, #1
 800a2ce:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a2d0:	69fb      	ldr	r3, [r7, #28]
 800a2d2:	3301      	adds	r3, #1
 800a2d4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a2d6:	69fb      	ldr	r3, [r7, #28]
 800a2d8:	3301      	adds	r3, #1
 800a2da:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a2dc:	69bb      	ldr	r3, [r7, #24]
 800a2de:	3301      	adds	r3, #1
 800a2e0:	61bb      	str	r3, [r7, #24]
 800a2e2:	69ba      	ldr	r2, [r7, #24]
 800a2e4:	693b      	ldr	r3, [r7, #16]
 800a2e6:	429a      	cmp	r2, r3
 800a2e8:	d3e2      	bcc.n	800a2b0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a2ea:	2300      	movs	r3, #0
}
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	3724      	adds	r7, #36	@ 0x24
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f6:	4770      	bx	lr

0800a2f8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a2f8:	b480      	push	{r7}
 800a2fa:	b08b      	sub	sp, #44	@ 0x2c
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	60f8      	str	r0, [r7, #12]
 800a300:	60b9      	str	r1, [r7, #8]
 800a302:	4613      	mov	r3, r2
 800a304:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a30a:	68bb      	ldr	r3, [r7, #8]
 800a30c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a30e:	88fb      	ldrh	r3, [r7, #6]
 800a310:	089b      	lsrs	r3, r3, #2
 800a312:	b29b      	uxth	r3, r3
 800a314:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a316:	88fb      	ldrh	r3, [r7, #6]
 800a318:	f003 0303 	and.w	r3, r3, #3
 800a31c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a31e:	2300      	movs	r3, #0
 800a320:	623b      	str	r3, [r7, #32]
 800a322:	e014      	b.n	800a34e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a324:	69bb      	ldr	r3, [r7, #24]
 800a326:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a32a:	681a      	ldr	r2, [r3, #0]
 800a32c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a32e:	601a      	str	r2, [r3, #0]
    pDest++;
 800a330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a332:	3301      	adds	r3, #1
 800a334:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a338:	3301      	adds	r3, #1
 800a33a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a33c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a33e:	3301      	adds	r3, #1
 800a340:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a344:	3301      	adds	r3, #1
 800a346:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800a348:	6a3b      	ldr	r3, [r7, #32]
 800a34a:	3301      	adds	r3, #1
 800a34c:	623b      	str	r3, [r7, #32]
 800a34e:	6a3a      	ldr	r2, [r7, #32]
 800a350:	697b      	ldr	r3, [r7, #20]
 800a352:	429a      	cmp	r2, r3
 800a354:	d3e6      	bcc.n	800a324 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a356:	8bfb      	ldrh	r3, [r7, #30]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d01e      	beq.n	800a39a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a35c:	2300      	movs	r3, #0
 800a35e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a360:	69bb      	ldr	r3, [r7, #24]
 800a362:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a366:	461a      	mov	r2, r3
 800a368:	f107 0310 	add.w	r3, r7, #16
 800a36c:	6812      	ldr	r2, [r2, #0]
 800a36e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a370:	693a      	ldr	r2, [r7, #16]
 800a372:	6a3b      	ldr	r3, [r7, #32]
 800a374:	b2db      	uxtb	r3, r3
 800a376:	00db      	lsls	r3, r3, #3
 800a378:	fa22 f303 	lsr.w	r3, r2, r3
 800a37c:	b2da      	uxtb	r2, r3
 800a37e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a380:	701a      	strb	r2, [r3, #0]
      i++;
 800a382:	6a3b      	ldr	r3, [r7, #32]
 800a384:	3301      	adds	r3, #1
 800a386:	623b      	str	r3, [r7, #32]
      pDest++;
 800a388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a38a:	3301      	adds	r3, #1
 800a38c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800a38e:	8bfb      	ldrh	r3, [r7, #30]
 800a390:	3b01      	subs	r3, #1
 800a392:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a394:	8bfb      	ldrh	r3, [r7, #30]
 800a396:	2b00      	cmp	r3, #0
 800a398:	d1ea      	bne.n	800a370 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a39a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a39c:	4618      	mov	r0, r3
 800a39e:	372c      	adds	r7, #44	@ 0x2c
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a6:	4770      	bx	lr

0800a3a8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800a3a8:	b480      	push	{r7}
 800a3aa:	b085      	sub	sp, #20
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	695b      	ldr	r3, [r3, #20]
 800a3b4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	699b      	ldr	r3, [r3, #24]
 800a3ba:	68fa      	ldr	r2, [r7, #12]
 800a3bc:	4013      	ands	r3, r2
 800a3be:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a3c0:	68fb      	ldr	r3, [r7, #12]
}
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	3714      	adds	r7, #20
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3cc:	4770      	bx	lr

0800a3ce <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800a3ce:	b480      	push	{r7}
 800a3d0:	b085      	sub	sp, #20
 800a3d2:	af00      	add	r7, sp, #0
 800a3d4:	6078      	str	r0, [r7, #4]
 800a3d6:	460b      	mov	r3, r1
 800a3d8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800a3de:	78fb      	ldrb	r3, [r7, #3]
 800a3e0:	015a      	lsls	r2, r3, #5
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	4413      	add	r3, r2
 800a3e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a3ea:	689b      	ldr	r3, [r3, #8]
 800a3ec:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800a3ee:	78fb      	ldrb	r3, [r7, #3]
 800a3f0:	015a      	lsls	r2, r3, #5
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	4413      	add	r3, r2
 800a3f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a3fa:	68db      	ldr	r3, [r3, #12]
 800a3fc:	68ba      	ldr	r2, [r7, #8]
 800a3fe:	4013      	ands	r3, r2
 800a400:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a402:	68bb      	ldr	r3, [r7, #8]
}
 800a404:	4618      	mov	r0, r3
 800a406:	3714      	adds	r7, #20
 800a408:	46bd      	mov	sp, r7
 800a40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40e:	4770      	bx	lr

0800a410 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a410:	b480      	push	{r7}
 800a412:	b083      	sub	sp, #12
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	695b      	ldr	r3, [r3, #20]
 800a41c:	f003 0301 	and.w	r3, r3, #1
}
 800a420:	4618      	mov	r0, r3
 800a422:	370c      	adds	r7, #12
 800a424:	46bd      	mov	sp, r7
 800a426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42a:	4770      	bx	lr

0800a42c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a42c:	b480      	push	{r7}
 800a42e:	b085      	sub	sp, #20
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a434:	2300      	movs	r3, #0
 800a436:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	3301      	adds	r3, #1
 800a43c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a444:	d901      	bls.n	800a44a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a446:	2303      	movs	r3, #3
 800a448:	e022      	b.n	800a490 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	691b      	ldr	r3, [r3, #16]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	daf2      	bge.n	800a438 <USB_CoreReset+0xc>

  count = 10U;
 800a452:	230a      	movs	r3, #10
 800a454:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800a456:	e002      	b.n	800a45e <USB_CoreReset+0x32>
  {
    count--;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	3b01      	subs	r3, #1
 800a45c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	2b00      	cmp	r3, #0
 800a462:	d1f9      	bne.n	800a458 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	691b      	ldr	r3, [r3, #16]
 800a468:	f043 0201 	orr.w	r2, r3, #1
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	3301      	adds	r3, #1
 800a474:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a47c:	d901      	bls.n	800a482 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800a47e:	2303      	movs	r3, #3
 800a480:	e006      	b.n	800a490 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	691b      	ldr	r3, [r3, #16]
 800a486:	f003 0301 	and.w	r3, r3, #1
 800a48a:	2b01      	cmp	r3, #1
 800a48c:	d0f0      	beq.n	800a470 <USB_CoreReset+0x44>

  return HAL_OK;
 800a48e:	2300      	movs	r3, #0
}
 800a490:	4618      	mov	r0, r3
 800a492:	3714      	adds	r7, #20
 800a494:	46bd      	mov	sp, r7
 800a496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a49a:	4770      	bx	lr

0800a49c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a49c:	b084      	sub	sp, #16
 800a49e:	b580      	push	{r7, lr}
 800a4a0:	b086      	sub	sp, #24
 800a4a2:	af00      	add	r7, sp, #0
 800a4a4:	6078      	str	r0, [r7, #4]
 800a4a6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a4aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a4bc:	461a      	mov	r2, r3
 800a4be:	2300      	movs	r3, #0
 800a4c0:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4c6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4d2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4de:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	68db      	ldr	r3, [r3, #12]
 800a4ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d119      	bne.n	800a526 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800a4f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a4f6:	2b01      	cmp	r3, #1
 800a4f8:	d10a      	bne.n	800a510 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	68fa      	ldr	r2, [r7, #12]
 800a504:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a508:	f043 0304 	orr.w	r3, r3, #4
 800a50c:	6013      	str	r3, [r2, #0]
 800a50e:	e014      	b.n	800a53a <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	68fa      	ldr	r2, [r7, #12]
 800a51a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a51e:	f023 0304 	bic.w	r3, r3, #4
 800a522:	6013      	str	r3, [r2, #0]
 800a524:	e009      	b.n	800a53a <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	68fa      	ldr	r2, [r7, #12]
 800a530:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a534:	f023 0304 	bic.w	r3, r3, #4
 800a538:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a53a:	2110      	movs	r1, #16
 800a53c:	6878      	ldr	r0, [r7, #4]
 800a53e:	f7ff fe3d 	bl	800a1bc <USB_FlushTxFifo>
 800a542:	4603      	mov	r3, r0
 800a544:	2b00      	cmp	r3, #0
 800a546:	d001      	beq.n	800a54c <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 800a548:	2301      	movs	r3, #1
 800a54a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a54c:	6878      	ldr	r0, [r7, #4]
 800a54e:	f7ff fe67 	bl	800a220 <USB_FlushRxFifo>
 800a552:	4603      	mov	r3, r0
 800a554:	2b00      	cmp	r3, #0
 800a556:	d001      	beq.n	800a55c <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 800a558:	2301      	movs	r3, #1
 800a55a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a55c:	2300      	movs	r3, #0
 800a55e:	613b      	str	r3, [r7, #16]
 800a560:	e015      	b.n	800a58e <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800a562:	693b      	ldr	r3, [r7, #16]
 800a564:	015a      	lsls	r2, r3, #5
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	4413      	add	r3, r2
 800a56a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a56e:	461a      	mov	r2, r3
 800a570:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a574:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a576:	693b      	ldr	r3, [r7, #16]
 800a578:	015a      	lsls	r2, r3, #5
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	4413      	add	r3, r2
 800a57e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a582:	461a      	mov	r2, r3
 800a584:	2300      	movs	r3, #0
 800a586:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a588:	693b      	ldr	r3, [r7, #16]
 800a58a:	3301      	adds	r3, #1
 800a58c:	613b      	str	r3, [r7, #16]
 800a58e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a592:	461a      	mov	r2, r3
 800a594:	693b      	ldr	r3, [r7, #16]
 800a596:	4293      	cmp	r3, r2
 800a598:	d3e3      	bcc.n	800a562 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	2200      	movs	r2, #0
 800a59e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a5a6:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	4a18      	ldr	r2, [pc, #96]	@ (800a60c <USB_HostInit+0x170>)
 800a5ac:	4293      	cmp	r3, r2
 800a5ae:	d10b      	bne.n	800a5c8 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a5b6:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	4a15      	ldr	r2, [pc, #84]	@ (800a610 <USB_HostInit+0x174>)
 800a5bc:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	4a14      	ldr	r2, [pc, #80]	@ (800a614 <USB_HostInit+0x178>)
 800a5c2:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800a5c6:	e009      	b.n	800a5dc <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	2280      	movs	r2, #128	@ 0x80
 800a5cc:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	4a11      	ldr	r2, [pc, #68]	@ (800a618 <USB_HostInit+0x17c>)
 800a5d2:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	4a11      	ldr	r2, [pc, #68]	@ (800a61c <USB_HostInit+0x180>)
 800a5d8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a5dc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d105      	bne.n	800a5f0 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	699b      	ldr	r3, [r3, #24]
 800a5e8:	f043 0210 	orr.w	r2, r3, #16
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	699a      	ldr	r2, [r3, #24]
 800a5f4:	4b0a      	ldr	r3, [pc, #40]	@ (800a620 <USB_HostInit+0x184>)
 800a5f6:	4313      	orrs	r3, r2
 800a5f8:	687a      	ldr	r2, [r7, #4]
 800a5fa:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800a5fc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5fe:	4618      	mov	r0, r3
 800a600:	3718      	adds	r7, #24
 800a602:	46bd      	mov	sp, r7
 800a604:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a608:	b004      	add	sp, #16
 800a60a:	4770      	bx	lr
 800a60c:	40040000 	.word	0x40040000
 800a610:	01000200 	.word	0x01000200
 800a614:	00e00300 	.word	0x00e00300
 800a618:	00600080 	.word	0x00600080
 800a61c:	004000e0 	.word	0x004000e0
 800a620:	a3200008 	.word	0xa3200008

0800a624 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800a624:	b480      	push	{r7}
 800a626:	b085      	sub	sp, #20
 800a628:	af00      	add	r7, sp, #0
 800a62a:	6078      	str	r0, [r7, #4]
 800a62c:	460b      	mov	r3, r1
 800a62e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	68fa      	ldr	r2, [r7, #12]
 800a63e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a642:	f023 0303 	bic.w	r3, r3, #3
 800a646:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a64e:	681a      	ldr	r2, [r3, #0]
 800a650:	78fb      	ldrb	r3, [r7, #3]
 800a652:	f003 0303 	and.w	r3, r3, #3
 800a656:	68f9      	ldr	r1, [r7, #12]
 800a658:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800a65c:	4313      	orrs	r3, r2
 800a65e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800a660:	78fb      	ldrb	r3, [r7, #3]
 800a662:	2b01      	cmp	r3, #1
 800a664:	d107      	bne.n	800a676 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a66c:	461a      	mov	r2, r3
 800a66e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800a672:	6053      	str	r3, [r2, #4]
 800a674:	e00c      	b.n	800a690 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800a676:	78fb      	ldrb	r3, [r7, #3]
 800a678:	2b02      	cmp	r3, #2
 800a67a:	d107      	bne.n	800a68c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a682:	461a      	mov	r2, r3
 800a684:	f241 7370 	movw	r3, #6000	@ 0x1770
 800a688:	6053      	str	r3, [r2, #4]
 800a68a:	e001      	b.n	800a690 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800a68c:	2301      	movs	r3, #1
 800a68e:	e000      	b.n	800a692 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800a690:	2300      	movs	r3, #0
}
 800a692:	4618      	mov	r0, r3
 800a694:	3714      	adds	r7, #20
 800a696:	46bd      	mov	sp, r7
 800a698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69c:	4770      	bx	lr

0800a69e <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800a69e:	b580      	push	{r7, lr}
 800a6a0:	b084      	sub	sp, #16
 800a6a2:	af00      	add	r7, sp, #0
 800a6a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a6b8:	68bb      	ldr	r3, [r7, #8]
 800a6ba:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800a6be:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800a6c0:	68bb      	ldr	r3, [r7, #8]
 800a6c2:	68fa      	ldr	r2, [r7, #12]
 800a6c4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800a6c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a6cc:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800a6ce:	2064      	movs	r0, #100	@ 0x64
 800a6d0:	f7fa fafe 	bl	8004cd0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800a6d4:	68bb      	ldr	r3, [r7, #8]
 800a6d6:	68fa      	ldr	r2, [r7, #12]
 800a6d8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800a6dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a6e0:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800a6e2:	200a      	movs	r0, #10
 800a6e4:	f7fa faf4 	bl	8004cd0 <HAL_Delay>

  return HAL_OK;
 800a6e8:	2300      	movs	r3, #0
}
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	3710      	adds	r7, #16
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	bd80      	pop	{r7, pc}

0800a6f2 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800a6f2:	b480      	push	{r7}
 800a6f4:	b085      	sub	sp, #20
 800a6f6:	af00      	add	r7, sp, #0
 800a6f8:	6078      	str	r0, [r7, #4]
 800a6fa:	460b      	mov	r3, r1
 800a6fc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a702:	2300      	movs	r3, #0
 800a704:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a710:	68bb      	ldr	r3, [r7, #8]
 800a712:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800a716:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800a718:	68bb      	ldr	r3, [r7, #8]
 800a71a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d109      	bne.n	800a736 <USB_DriveVbus+0x44>
 800a722:	78fb      	ldrb	r3, [r7, #3]
 800a724:	2b01      	cmp	r3, #1
 800a726:	d106      	bne.n	800a736 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800a728:	68bb      	ldr	r3, [r7, #8]
 800a72a:	68fa      	ldr	r2, [r7, #12]
 800a72c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800a730:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a734:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800a736:	68bb      	ldr	r3, [r7, #8]
 800a738:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a73c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a740:	d109      	bne.n	800a756 <USB_DriveVbus+0x64>
 800a742:	78fb      	ldrb	r3, [r7, #3]
 800a744:	2b00      	cmp	r3, #0
 800a746:	d106      	bne.n	800a756 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800a748:	68bb      	ldr	r3, [r7, #8]
 800a74a:	68fa      	ldr	r2, [r7, #12]
 800a74c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800a750:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a754:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800a756:	2300      	movs	r3, #0
}
 800a758:	4618      	mov	r0, r3
 800a75a:	3714      	adds	r7, #20
 800a75c:	46bd      	mov	sp, r7
 800a75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a762:	4770      	bx	lr

0800a764 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800a764:	b480      	push	{r7}
 800a766:	b085      	sub	sp, #20
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a770:	2300      	movs	r3, #0
 800a772:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800a77e:	68bb      	ldr	r3, [r7, #8]
 800a780:	0c5b      	lsrs	r3, r3, #17
 800a782:	f003 0303 	and.w	r3, r3, #3
}
 800a786:	4618      	mov	r0, r3
 800a788:	3714      	adds	r7, #20
 800a78a:	46bd      	mov	sp, r7
 800a78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a790:	4770      	bx	lr

0800a792 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800a792:	b480      	push	{r7}
 800a794:	b085      	sub	sp, #20
 800a796:	af00      	add	r7, sp, #0
 800a798:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a7a4:	689b      	ldr	r3, [r3, #8]
 800a7a6:	b29b      	uxth	r3, r3
}
 800a7a8:	4618      	mov	r0, r3
 800a7aa:	3714      	adds	r7, #20
 800a7ac:	46bd      	mov	sp, r7
 800a7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b2:	4770      	bx	lr

0800a7b4 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800a7b4:	b580      	push	{r7, lr}
 800a7b6:	b088      	sub	sp, #32
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]
 800a7bc:	4608      	mov	r0, r1
 800a7be:	4611      	mov	r1, r2
 800a7c0:	461a      	mov	r2, r3
 800a7c2:	4603      	mov	r3, r0
 800a7c4:	70fb      	strb	r3, [r7, #3]
 800a7c6:	460b      	mov	r3, r1
 800a7c8:	70bb      	strb	r3, [r7, #2]
 800a7ca:	4613      	mov	r3, r2
 800a7cc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800a7d6:	78fb      	ldrb	r3, [r7, #3]
 800a7d8:	015a      	lsls	r2, r3, #5
 800a7da:	693b      	ldr	r3, [r7, #16]
 800a7dc:	4413      	add	r3, r2
 800a7de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a7e2:	461a      	mov	r2, r3
 800a7e4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a7e8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a7ea:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a7ee:	2b03      	cmp	r3, #3
 800a7f0:	d87c      	bhi.n	800a8ec <USB_HC_Init+0x138>
 800a7f2:	a201      	add	r2, pc, #4	@ (adr r2, 800a7f8 <USB_HC_Init+0x44>)
 800a7f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7f8:	0800a809 	.word	0x0800a809
 800a7fc:	0800a8af 	.word	0x0800a8af
 800a800:	0800a809 	.word	0x0800a809
 800a804:	0800a871 	.word	0x0800a871
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a808:	78fb      	ldrb	r3, [r7, #3]
 800a80a:	015a      	lsls	r2, r3, #5
 800a80c:	693b      	ldr	r3, [r7, #16]
 800a80e:	4413      	add	r3, r2
 800a810:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a814:	461a      	mov	r2, r3
 800a816:	f240 439d 	movw	r3, #1181	@ 0x49d
 800a81a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800a81c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a820:	2b00      	cmp	r3, #0
 800a822:	da10      	bge.n	800a846 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a824:	78fb      	ldrb	r3, [r7, #3]
 800a826:	015a      	lsls	r2, r3, #5
 800a828:	693b      	ldr	r3, [r7, #16]
 800a82a:	4413      	add	r3, r2
 800a82c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a830:	68db      	ldr	r3, [r3, #12]
 800a832:	78fa      	ldrb	r2, [r7, #3]
 800a834:	0151      	lsls	r1, r2, #5
 800a836:	693a      	ldr	r2, [r7, #16]
 800a838:	440a      	add	r2, r1
 800a83a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a83e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a842:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800a844:	e055      	b.n	800a8f2 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	4a6f      	ldr	r2, [pc, #444]	@ (800aa08 <USB_HC_Init+0x254>)
 800a84a:	4293      	cmp	r3, r2
 800a84c:	d151      	bne.n	800a8f2 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800a84e:	78fb      	ldrb	r3, [r7, #3]
 800a850:	015a      	lsls	r2, r3, #5
 800a852:	693b      	ldr	r3, [r7, #16]
 800a854:	4413      	add	r3, r2
 800a856:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a85a:	68db      	ldr	r3, [r3, #12]
 800a85c:	78fa      	ldrb	r2, [r7, #3]
 800a85e:	0151      	lsls	r1, r2, #5
 800a860:	693a      	ldr	r2, [r7, #16]
 800a862:	440a      	add	r2, r1
 800a864:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a868:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800a86c:	60d3      	str	r3, [r2, #12]
      break;
 800a86e:	e040      	b.n	800a8f2 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a870:	78fb      	ldrb	r3, [r7, #3]
 800a872:	015a      	lsls	r2, r3, #5
 800a874:	693b      	ldr	r3, [r7, #16]
 800a876:	4413      	add	r3, r2
 800a878:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a87c:	461a      	mov	r2, r3
 800a87e:	f240 639d 	movw	r3, #1693	@ 0x69d
 800a882:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a884:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	da34      	bge.n	800a8f6 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a88c:	78fb      	ldrb	r3, [r7, #3]
 800a88e:	015a      	lsls	r2, r3, #5
 800a890:	693b      	ldr	r3, [r7, #16]
 800a892:	4413      	add	r3, r2
 800a894:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a898:	68db      	ldr	r3, [r3, #12]
 800a89a:	78fa      	ldrb	r2, [r7, #3]
 800a89c:	0151      	lsls	r1, r2, #5
 800a89e:	693a      	ldr	r2, [r7, #16]
 800a8a0:	440a      	add	r2, r1
 800a8a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a8a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a8aa:	60d3      	str	r3, [r2, #12]
      }

      break;
 800a8ac:	e023      	b.n	800a8f6 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a8ae:	78fb      	ldrb	r3, [r7, #3]
 800a8b0:	015a      	lsls	r2, r3, #5
 800a8b2:	693b      	ldr	r3, [r7, #16]
 800a8b4:	4413      	add	r3, r2
 800a8b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a8ba:	461a      	mov	r2, r3
 800a8bc:	f240 2325 	movw	r3, #549	@ 0x225
 800a8c0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a8c2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	da17      	bge.n	800a8fa <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800a8ca:	78fb      	ldrb	r3, [r7, #3]
 800a8cc:	015a      	lsls	r2, r3, #5
 800a8ce:	693b      	ldr	r3, [r7, #16]
 800a8d0:	4413      	add	r3, r2
 800a8d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a8d6:	68db      	ldr	r3, [r3, #12]
 800a8d8:	78fa      	ldrb	r2, [r7, #3]
 800a8da:	0151      	lsls	r1, r2, #5
 800a8dc:	693a      	ldr	r2, [r7, #16]
 800a8de:	440a      	add	r2, r1
 800a8e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a8e4:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800a8e8:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a8ea:	e006      	b.n	800a8fa <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800a8ec:	2301      	movs	r3, #1
 800a8ee:	77fb      	strb	r3, [r7, #31]
      break;
 800a8f0:	e004      	b.n	800a8fc <USB_HC_Init+0x148>
      break;
 800a8f2:	bf00      	nop
 800a8f4:	e002      	b.n	800a8fc <USB_HC_Init+0x148>
      break;
 800a8f6:	bf00      	nop
 800a8f8:	e000      	b.n	800a8fc <USB_HC_Init+0x148>
      break;
 800a8fa:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800a8fc:	78fb      	ldrb	r3, [r7, #3]
 800a8fe:	015a      	lsls	r2, r3, #5
 800a900:	693b      	ldr	r3, [r7, #16]
 800a902:	4413      	add	r3, r2
 800a904:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a908:	461a      	mov	r2, r3
 800a90a:	2300      	movs	r3, #0
 800a90c:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800a90e:	78fb      	ldrb	r3, [r7, #3]
 800a910:	015a      	lsls	r2, r3, #5
 800a912:	693b      	ldr	r3, [r7, #16]
 800a914:	4413      	add	r3, r2
 800a916:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a91a:	68db      	ldr	r3, [r3, #12]
 800a91c:	78fa      	ldrb	r2, [r7, #3]
 800a91e:	0151      	lsls	r1, r2, #5
 800a920:	693a      	ldr	r2, [r7, #16]
 800a922:	440a      	add	r2, r1
 800a924:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a928:	f043 0302 	orr.w	r3, r3, #2
 800a92c:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800a92e:	693b      	ldr	r3, [r7, #16]
 800a930:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a934:	699a      	ldr	r2, [r3, #24]
 800a936:	78fb      	ldrb	r3, [r7, #3]
 800a938:	f003 030f 	and.w	r3, r3, #15
 800a93c:	2101      	movs	r1, #1
 800a93e:	fa01 f303 	lsl.w	r3, r1, r3
 800a942:	6939      	ldr	r1, [r7, #16]
 800a944:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800a948:	4313      	orrs	r3, r2
 800a94a:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	699b      	ldr	r3, [r3, #24]
 800a950:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800a958:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	da03      	bge.n	800a968 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800a960:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a964:	61bb      	str	r3, [r7, #24]
 800a966:	e001      	b.n	800a96c <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 800a968:	2300      	movs	r3, #0
 800a96a:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800a96c:	6878      	ldr	r0, [r7, #4]
 800a96e:	f7ff fef9 	bl	800a764 <USB_GetHostSpeed>
 800a972:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800a974:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a978:	2b02      	cmp	r3, #2
 800a97a:	d106      	bne.n	800a98a <USB_HC_Init+0x1d6>
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	2b02      	cmp	r3, #2
 800a980:	d003      	beq.n	800a98a <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800a982:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800a986:	617b      	str	r3, [r7, #20]
 800a988:	e001      	b.n	800a98e <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800a98a:	2300      	movs	r3, #0
 800a98c:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a98e:	787b      	ldrb	r3, [r7, #1]
 800a990:	059b      	lsls	r3, r3, #22
 800a992:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a996:	78bb      	ldrb	r3, [r7, #2]
 800a998:	02db      	lsls	r3, r3, #11
 800a99a:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a99e:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a9a0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a9a4:	049b      	lsls	r3, r3, #18
 800a9a6:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a9aa:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800a9ac:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800a9ae:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a9b2:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800a9b4:	69bb      	ldr	r3, [r7, #24]
 800a9b6:	431a      	orrs	r2, r3
 800a9b8:	697b      	ldr	r3, [r7, #20]
 800a9ba:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a9bc:	78fa      	ldrb	r2, [r7, #3]
 800a9be:	0151      	lsls	r1, r2, #5
 800a9c0:	693a      	ldr	r2, [r7, #16]
 800a9c2:	440a      	add	r2, r1
 800a9c4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800a9c8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a9cc:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800a9ce:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a9d2:	2b03      	cmp	r3, #3
 800a9d4:	d003      	beq.n	800a9de <USB_HC_Init+0x22a>
 800a9d6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a9da:	2b01      	cmp	r3, #1
 800a9dc:	d10f      	bne.n	800a9fe <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800a9de:	78fb      	ldrb	r3, [r7, #3]
 800a9e0:	015a      	lsls	r2, r3, #5
 800a9e2:	693b      	ldr	r3, [r7, #16]
 800a9e4:	4413      	add	r3, r2
 800a9e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	78fa      	ldrb	r2, [r7, #3]
 800a9ee:	0151      	lsls	r1, r2, #5
 800a9f0:	693a      	ldr	r2, [r7, #16]
 800a9f2:	440a      	add	r2, r1
 800a9f4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a9f8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a9fc:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800a9fe:	7ffb      	ldrb	r3, [r7, #31]
}
 800aa00:	4618      	mov	r0, r3
 800aa02:	3720      	adds	r7, #32
 800aa04:	46bd      	mov	sp, r7
 800aa06:	bd80      	pop	{r7, pc}
 800aa08:	40040000 	.word	0x40040000

0800aa0c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800aa0c:	b580      	push	{r7, lr}
 800aa0e:	b08c      	sub	sp, #48	@ 0x30
 800aa10:	af02      	add	r7, sp, #8
 800aa12:	60f8      	str	r0, [r7, #12]
 800aa14:	60b9      	str	r1, [r7, #8]
 800aa16:	4613      	mov	r3, r2
 800aa18:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800aa1e:	68bb      	ldr	r3, [r7, #8]
 800aa20:	785b      	ldrb	r3, [r3, #1]
 800aa22:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800aa24:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800aa28:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	4a5d      	ldr	r2, [pc, #372]	@ (800aba4 <USB_HC_StartXfer+0x198>)
 800aa2e:	4293      	cmp	r3, r2
 800aa30:	d12f      	bne.n	800aa92 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800aa32:	79fb      	ldrb	r3, [r7, #7]
 800aa34:	2b01      	cmp	r3, #1
 800aa36:	d11c      	bne.n	800aa72 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800aa38:	68bb      	ldr	r3, [r7, #8]
 800aa3a:	7c9b      	ldrb	r3, [r3, #18]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d003      	beq.n	800aa48 <USB_HC_StartXfer+0x3c>
 800aa40:	68bb      	ldr	r3, [r7, #8]
 800aa42:	7c9b      	ldrb	r3, [r3, #18]
 800aa44:	2b02      	cmp	r3, #2
 800aa46:	d124      	bne.n	800aa92 <USB_HC_StartXfer+0x86>
 800aa48:	68bb      	ldr	r3, [r7, #8]
 800aa4a:	799b      	ldrb	r3, [r3, #6]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d120      	bne.n	800aa92 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800aa50:	69fb      	ldr	r3, [r7, #28]
 800aa52:	015a      	lsls	r2, r3, #5
 800aa54:	6a3b      	ldr	r3, [r7, #32]
 800aa56:	4413      	add	r3, r2
 800aa58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aa5c:	68db      	ldr	r3, [r3, #12]
 800aa5e:	69fa      	ldr	r2, [r7, #28]
 800aa60:	0151      	lsls	r1, r2, #5
 800aa62:	6a3a      	ldr	r2, [r7, #32]
 800aa64:	440a      	add	r2, r1
 800aa66:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800aa6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa6e:	60d3      	str	r3, [r2, #12]
 800aa70:	e00f      	b.n	800aa92 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800aa72:	68bb      	ldr	r3, [r7, #8]
 800aa74:	791b      	ldrb	r3, [r3, #4]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d10b      	bne.n	800aa92 <USB_HC_StartXfer+0x86>
 800aa7a:	68bb      	ldr	r3, [r7, #8]
 800aa7c:	795b      	ldrb	r3, [r3, #5]
 800aa7e:	2b01      	cmp	r3, #1
 800aa80:	d107      	bne.n	800aa92 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	785b      	ldrb	r3, [r3, #1]
 800aa86:	4619      	mov	r1, r3
 800aa88:	68f8      	ldr	r0, [r7, #12]
 800aa8a:	f000 fb6b 	bl	800b164 <USB_DoPing>
        return HAL_OK;
 800aa8e:	2300      	movs	r3, #0
 800aa90:	e232      	b.n	800aef8 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800aa92:	68bb      	ldr	r3, [r7, #8]
 800aa94:	799b      	ldrb	r3, [r3, #6]
 800aa96:	2b01      	cmp	r3, #1
 800aa98:	d158      	bne.n	800ab4c <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800aa9a:	2301      	movs	r3, #1
 800aa9c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800aa9e:	68bb      	ldr	r3, [r7, #8]
 800aaa0:	78db      	ldrb	r3, [r3, #3]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d007      	beq.n	800aab6 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800aaa6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800aaa8:	68ba      	ldr	r2, [r7, #8]
 800aaaa:	8a92      	ldrh	r2, [r2, #20]
 800aaac:	fb03 f202 	mul.w	r2, r3, r2
 800aab0:	68bb      	ldr	r3, [r7, #8]
 800aab2:	61da      	str	r2, [r3, #28]
 800aab4:	e07c      	b.n	800abb0 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800aab6:	68bb      	ldr	r3, [r7, #8]
 800aab8:	7c9b      	ldrb	r3, [r3, #18]
 800aaba:	2b01      	cmp	r3, #1
 800aabc:	d130      	bne.n	800ab20 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800aabe:	68bb      	ldr	r3, [r7, #8]
 800aac0:	6a1b      	ldr	r3, [r3, #32]
 800aac2:	2bbc      	cmp	r3, #188	@ 0xbc
 800aac4:	d918      	bls.n	800aaf8 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800aac6:	68bb      	ldr	r3, [r7, #8]
 800aac8:	8a9b      	ldrh	r3, [r3, #20]
 800aaca:	461a      	mov	r2, r3
 800aacc:	68bb      	ldr	r3, [r7, #8]
 800aace:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800aad0:	68bb      	ldr	r3, [r7, #8]
 800aad2:	69da      	ldr	r2, [r3, #28]
 800aad4:	68bb      	ldr	r3, [r7, #8]
 800aad6:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 800aad8:	68bb      	ldr	r3, [r7, #8]
 800aada:	68db      	ldr	r3, [r3, #12]
 800aadc:	2b01      	cmp	r3, #1
 800aade:	d003      	beq.n	800aae8 <USB_HC_StartXfer+0xdc>
 800aae0:	68bb      	ldr	r3, [r7, #8]
 800aae2:	68db      	ldr	r3, [r3, #12]
 800aae4:	2b02      	cmp	r3, #2
 800aae6:	d103      	bne.n	800aaf0 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 800aae8:	68bb      	ldr	r3, [r7, #8]
 800aaea:	2202      	movs	r2, #2
 800aaec:	60da      	str	r2, [r3, #12]
 800aaee:	e05f      	b.n	800abb0 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800aaf0:	68bb      	ldr	r3, [r7, #8]
 800aaf2:	2201      	movs	r2, #1
 800aaf4:	60da      	str	r2, [r3, #12]
 800aaf6:	e05b      	b.n	800abb0 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800aaf8:	68bb      	ldr	r3, [r7, #8]
 800aafa:	6a1a      	ldr	r2, [r3, #32]
 800aafc:	68bb      	ldr	r3, [r7, #8]
 800aafe:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800ab00:	68bb      	ldr	r3, [r7, #8]
 800ab02:	68db      	ldr	r3, [r3, #12]
 800ab04:	2b01      	cmp	r3, #1
 800ab06:	d007      	beq.n	800ab18 <USB_HC_StartXfer+0x10c>
 800ab08:	68bb      	ldr	r3, [r7, #8]
 800ab0a:	68db      	ldr	r3, [r3, #12]
 800ab0c:	2b02      	cmp	r3, #2
 800ab0e:	d003      	beq.n	800ab18 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800ab10:	68bb      	ldr	r3, [r7, #8]
 800ab12:	2204      	movs	r2, #4
 800ab14:	60da      	str	r2, [r3, #12]
 800ab16:	e04b      	b.n	800abb0 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800ab18:	68bb      	ldr	r3, [r7, #8]
 800ab1a:	2203      	movs	r2, #3
 800ab1c:	60da      	str	r2, [r3, #12]
 800ab1e:	e047      	b.n	800abb0 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800ab20:	79fb      	ldrb	r3, [r7, #7]
 800ab22:	2b01      	cmp	r3, #1
 800ab24:	d10d      	bne.n	800ab42 <USB_HC_StartXfer+0x136>
 800ab26:	68bb      	ldr	r3, [r7, #8]
 800ab28:	6a1b      	ldr	r3, [r3, #32]
 800ab2a:	68ba      	ldr	r2, [r7, #8]
 800ab2c:	8a92      	ldrh	r2, [r2, #20]
 800ab2e:	4293      	cmp	r3, r2
 800ab30:	d907      	bls.n	800ab42 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800ab32:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ab34:	68ba      	ldr	r2, [r7, #8]
 800ab36:	8a92      	ldrh	r2, [r2, #20]
 800ab38:	fb03 f202 	mul.w	r2, r3, r2
 800ab3c:	68bb      	ldr	r3, [r7, #8]
 800ab3e:	61da      	str	r2, [r3, #28]
 800ab40:	e036      	b.n	800abb0 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800ab42:	68bb      	ldr	r3, [r7, #8]
 800ab44:	6a1a      	ldr	r2, [r3, #32]
 800ab46:	68bb      	ldr	r3, [r7, #8]
 800ab48:	61da      	str	r2, [r3, #28]
 800ab4a:	e031      	b.n	800abb0 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 800ab4c:	68bb      	ldr	r3, [r7, #8]
 800ab4e:	6a1b      	ldr	r3, [r3, #32]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d018      	beq.n	800ab86 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800ab54:	68bb      	ldr	r3, [r7, #8]
 800ab56:	6a1b      	ldr	r3, [r3, #32]
 800ab58:	68ba      	ldr	r2, [r7, #8]
 800ab5a:	8a92      	ldrh	r2, [r2, #20]
 800ab5c:	4413      	add	r3, r2
 800ab5e:	3b01      	subs	r3, #1
 800ab60:	68ba      	ldr	r2, [r7, #8]
 800ab62:	8a92      	ldrh	r2, [r2, #20]
 800ab64:	fbb3 f3f2 	udiv	r3, r3, r2
 800ab68:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800ab6a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800ab6c:	8b7b      	ldrh	r3, [r7, #26]
 800ab6e:	429a      	cmp	r2, r3
 800ab70:	d90b      	bls.n	800ab8a <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 800ab72:	8b7b      	ldrh	r3, [r7, #26]
 800ab74:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800ab76:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ab78:	68ba      	ldr	r2, [r7, #8]
 800ab7a:	8a92      	ldrh	r2, [r2, #20]
 800ab7c:	fb03 f202 	mul.w	r2, r3, r2
 800ab80:	68bb      	ldr	r3, [r7, #8]
 800ab82:	61da      	str	r2, [r3, #28]
 800ab84:	e001      	b.n	800ab8a <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800ab86:	2301      	movs	r3, #1
 800ab88:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800ab8a:	68bb      	ldr	r3, [r7, #8]
 800ab8c:	78db      	ldrb	r3, [r3, #3]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d00a      	beq.n	800aba8 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800ab92:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ab94:	68ba      	ldr	r2, [r7, #8]
 800ab96:	8a92      	ldrh	r2, [r2, #20]
 800ab98:	fb03 f202 	mul.w	r2, r3, r2
 800ab9c:	68bb      	ldr	r3, [r7, #8]
 800ab9e:	61da      	str	r2, [r3, #28]
 800aba0:	e006      	b.n	800abb0 <USB_HC_StartXfer+0x1a4>
 800aba2:	bf00      	nop
 800aba4:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800aba8:	68bb      	ldr	r3, [r7, #8]
 800abaa:	6a1a      	ldr	r2, [r3, #32]
 800abac:	68bb      	ldr	r3, [r7, #8]
 800abae:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800abb0:	68bb      	ldr	r3, [r7, #8]
 800abb2:	69db      	ldr	r3, [r3, #28]
 800abb4:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800abb8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800abba:	04d9      	lsls	r1, r3, #19
 800abbc:	4ba3      	ldr	r3, [pc, #652]	@ (800ae4c <USB_HC_StartXfer+0x440>)
 800abbe:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800abc0:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800abc2:	68bb      	ldr	r3, [r7, #8]
 800abc4:	7d9b      	ldrb	r3, [r3, #22]
 800abc6:	075b      	lsls	r3, r3, #29
 800abc8:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800abcc:	69f9      	ldr	r1, [r7, #28]
 800abce:	0148      	lsls	r0, r1, #5
 800abd0:	6a39      	ldr	r1, [r7, #32]
 800abd2:	4401      	add	r1, r0
 800abd4:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800abd8:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800abda:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800abdc:	79fb      	ldrb	r3, [r7, #7]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d009      	beq.n	800abf6 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800abe2:	68bb      	ldr	r3, [r7, #8]
 800abe4:	6999      	ldr	r1, [r3, #24]
 800abe6:	69fb      	ldr	r3, [r7, #28]
 800abe8:	015a      	lsls	r2, r3, #5
 800abea:	6a3b      	ldr	r3, [r7, #32]
 800abec:	4413      	add	r3, r2
 800abee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800abf2:	460a      	mov	r2, r1
 800abf4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800abf6:	6a3b      	ldr	r3, [r7, #32]
 800abf8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800abfc:	689b      	ldr	r3, [r3, #8]
 800abfe:	f003 0301 	and.w	r3, r3, #1
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	bf0c      	ite	eq
 800ac06:	2301      	moveq	r3, #1
 800ac08:	2300      	movne	r3, #0
 800ac0a:	b2db      	uxtb	r3, r3
 800ac0c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800ac0e:	69fb      	ldr	r3, [r7, #28]
 800ac10:	015a      	lsls	r2, r3, #5
 800ac12:	6a3b      	ldr	r3, [r7, #32]
 800ac14:	4413      	add	r3, r2
 800ac16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	69fa      	ldr	r2, [r7, #28]
 800ac1e:	0151      	lsls	r1, r2, #5
 800ac20:	6a3a      	ldr	r2, [r7, #32]
 800ac22:	440a      	add	r2, r1
 800ac24:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ac28:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800ac2c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800ac2e:	69fb      	ldr	r3, [r7, #28]
 800ac30:	015a      	lsls	r2, r3, #5
 800ac32:	6a3b      	ldr	r3, [r7, #32]
 800ac34:	4413      	add	r3, r2
 800ac36:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ac3a:	681a      	ldr	r2, [r3, #0]
 800ac3c:	7e7b      	ldrb	r3, [r7, #25]
 800ac3e:	075b      	lsls	r3, r3, #29
 800ac40:	69f9      	ldr	r1, [r7, #28]
 800ac42:	0148      	lsls	r0, r1, #5
 800ac44:	6a39      	ldr	r1, [r7, #32]
 800ac46:	4401      	add	r1, r0
 800ac48:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800ac4c:	4313      	orrs	r3, r2
 800ac4e:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800ac50:	68bb      	ldr	r3, [r7, #8]
 800ac52:	799b      	ldrb	r3, [r3, #6]
 800ac54:	2b01      	cmp	r3, #1
 800ac56:	f040 80c3 	bne.w	800ade0 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800ac5a:	68bb      	ldr	r3, [r7, #8]
 800ac5c:	7c5b      	ldrb	r3, [r3, #17]
 800ac5e:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800ac60:	68ba      	ldr	r2, [r7, #8]
 800ac62:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800ac64:	4313      	orrs	r3, r2
 800ac66:	69fa      	ldr	r2, [r7, #28]
 800ac68:	0151      	lsls	r1, r2, #5
 800ac6a:	6a3a      	ldr	r2, [r7, #32]
 800ac6c:	440a      	add	r2, r1
 800ac6e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800ac72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800ac76:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800ac78:	69fb      	ldr	r3, [r7, #28]
 800ac7a:	015a      	lsls	r2, r3, #5
 800ac7c:	6a3b      	ldr	r3, [r7, #32]
 800ac7e:	4413      	add	r3, r2
 800ac80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ac84:	68db      	ldr	r3, [r3, #12]
 800ac86:	69fa      	ldr	r2, [r7, #28]
 800ac88:	0151      	lsls	r1, r2, #5
 800ac8a:	6a3a      	ldr	r2, [r7, #32]
 800ac8c:	440a      	add	r2, r1
 800ac8e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ac92:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800ac96:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800ac98:	68bb      	ldr	r3, [r7, #8]
 800ac9a:	79db      	ldrb	r3, [r3, #7]
 800ac9c:	2b01      	cmp	r3, #1
 800ac9e:	d123      	bne.n	800ace8 <USB_HC_StartXfer+0x2dc>
 800aca0:	68bb      	ldr	r3, [r7, #8]
 800aca2:	78db      	ldrb	r3, [r3, #3]
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d11f      	bne.n	800ace8 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800aca8:	69fb      	ldr	r3, [r7, #28]
 800acaa:	015a      	lsls	r2, r3, #5
 800acac:	6a3b      	ldr	r3, [r7, #32]
 800acae:	4413      	add	r3, r2
 800acb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800acb4:	685b      	ldr	r3, [r3, #4]
 800acb6:	69fa      	ldr	r2, [r7, #28]
 800acb8:	0151      	lsls	r1, r2, #5
 800acba:	6a3a      	ldr	r2, [r7, #32]
 800acbc:	440a      	add	r2, r1
 800acbe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800acc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800acc6:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800acc8:	69fb      	ldr	r3, [r7, #28]
 800acca:	015a      	lsls	r2, r3, #5
 800accc:	6a3b      	ldr	r3, [r7, #32]
 800acce:	4413      	add	r3, r2
 800acd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800acd4:	68db      	ldr	r3, [r3, #12]
 800acd6:	69fa      	ldr	r2, [r7, #28]
 800acd8:	0151      	lsls	r1, r2, #5
 800acda:	6a3a      	ldr	r2, [r7, #32]
 800acdc:	440a      	add	r2, r1
 800acde:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ace2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ace6:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800ace8:	68bb      	ldr	r3, [r7, #8]
 800acea:	7c9b      	ldrb	r3, [r3, #18]
 800acec:	2b01      	cmp	r3, #1
 800acee:	d003      	beq.n	800acf8 <USB_HC_StartXfer+0x2ec>
 800acf0:	68bb      	ldr	r3, [r7, #8]
 800acf2:	7c9b      	ldrb	r3, [r3, #18]
 800acf4:	2b03      	cmp	r3, #3
 800acf6:	d117      	bne.n	800ad28 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800acf8:	68bb      	ldr	r3, [r7, #8]
 800acfa:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800acfc:	2b01      	cmp	r3, #1
 800acfe:	d113      	bne.n	800ad28 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800ad00:	68bb      	ldr	r3, [r7, #8]
 800ad02:	78db      	ldrb	r3, [r3, #3]
 800ad04:	2b01      	cmp	r3, #1
 800ad06:	d10f      	bne.n	800ad28 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800ad08:	69fb      	ldr	r3, [r7, #28]
 800ad0a:	015a      	lsls	r2, r3, #5
 800ad0c:	6a3b      	ldr	r3, [r7, #32]
 800ad0e:	4413      	add	r3, r2
 800ad10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ad14:	685b      	ldr	r3, [r3, #4]
 800ad16:	69fa      	ldr	r2, [r7, #28]
 800ad18:	0151      	lsls	r1, r2, #5
 800ad1a:	6a3a      	ldr	r2, [r7, #32]
 800ad1c:	440a      	add	r2, r1
 800ad1e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ad22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ad26:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800ad28:	68bb      	ldr	r3, [r7, #8]
 800ad2a:	7c9b      	ldrb	r3, [r3, #18]
 800ad2c:	2b01      	cmp	r3, #1
 800ad2e:	d162      	bne.n	800adf6 <USB_HC_StartXfer+0x3ea>
 800ad30:	68bb      	ldr	r3, [r7, #8]
 800ad32:	78db      	ldrb	r3, [r3, #3]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d15e      	bne.n	800adf6 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800ad38:	68bb      	ldr	r3, [r7, #8]
 800ad3a:	68db      	ldr	r3, [r3, #12]
 800ad3c:	3b01      	subs	r3, #1
 800ad3e:	2b03      	cmp	r3, #3
 800ad40:	d858      	bhi.n	800adf4 <USB_HC_StartXfer+0x3e8>
 800ad42:	a201      	add	r2, pc, #4	@ (adr r2, 800ad48 <USB_HC_StartXfer+0x33c>)
 800ad44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad48:	0800ad59 	.word	0x0800ad59
 800ad4c:	0800ad7b 	.word	0x0800ad7b
 800ad50:	0800ad9d 	.word	0x0800ad9d
 800ad54:	0800adbf 	.word	0x0800adbf
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800ad58:	69fb      	ldr	r3, [r7, #28]
 800ad5a:	015a      	lsls	r2, r3, #5
 800ad5c:	6a3b      	ldr	r3, [r7, #32]
 800ad5e:	4413      	add	r3, r2
 800ad60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ad64:	685b      	ldr	r3, [r3, #4]
 800ad66:	69fa      	ldr	r2, [r7, #28]
 800ad68:	0151      	lsls	r1, r2, #5
 800ad6a:	6a3a      	ldr	r2, [r7, #32]
 800ad6c:	440a      	add	r2, r1
 800ad6e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ad72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ad76:	6053      	str	r3, [r2, #4]
          break;
 800ad78:	e03d      	b.n	800adf6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800ad7a:	69fb      	ldr	r3, [r7, #28]
 800ad7c:	015a      	lsls	r2, r3, #5
 800ad7e:	6a3b      	ldr	r3, [r7, #32]
 800ad80:	4413      	add	r3, r2
 800ad82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ad86:	685b      	ldr	r3, [r3, #4]
 800ad88:	69fa      	ldr	r2, [r7, #28]
 800ad8a:	0151      	lsls	r1, r2, #5
 800ad8c:	6a3a      	ldr	r2, [r7, #32]
 800ad8e:	440a      	add	r2, r1
 800ad90:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ad94:	f043 030e 	orr.w	r3, r3, #14
 800ad98:	6053      	str	r3, [r2, #4]
          break;
 800ad9a:	e02c      	b.n	800adf6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800ad9c:	69fb      	ldr	r3, [r7, #28]
 800ad9e:	015a      	lsls	r2, r3, #5
 800ada0:	6a3b      	ldr	r3, [r7, #32]
 800ada2:	4413      	add	r3, r2
 800ada4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ada8:	685b      	ldr	r3, [r3, #4]
 800adaa:	69fa      	ldr	r2, [r7, #28]
 800adac:	0151      	lsls	r1, r2, #5
 800adae:	6a3a      	ldr	r2, [r7, #32]
 800adb0:	440a      	add	r2, r1
 800adb2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800adb6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800adba:	6053      	str	r3, [r2, #4]
          break;
 800adbc:	e01b      	b.n	800adf6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800adbe:	69fb      	ldr	r3, [r7, #28]
 800adc0:	015a      	lsls	r2, r3, #5
 800adc2:	6a3b      	ldr	r3, [r7, #32]
 800adc4:	4413      	add	r3, r2
 800adc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800adca:	685b      	ldr	r3, [r3, #4]
 800adcc:	69fa      	ldr	r2, [r7, #28]
 800adce:	0151      	lsls	r1, r2, #5
 800add0:	6a3a      	ldr	r2, [r7, #32]
 800add2:	440a      	add	r2, r1
 800add4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800add8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800addc:	6053      	str	r3, [r2, #4]
          break;
 800adde:	e00a      	b.n	800adf6 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800ade0:	69fb      	ldr	r3, [r7, #28]
 800ade2:	015a      	lsls	r2, r3, #5
 800ade4:	6a3b      	ldr	r3, [r7, #32]
 800ade6:	4413      	add	r3, r2
 800ade8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800adec:	461a      	mov	r2, r3
 800adee:	2300      	movs	r3, #0
 800adf0:	6053      	str	r3, [r2, #4]
 800adf2:	e000      	b.n	800adf6 <USB_HC_StartXfer+0x3ea>
          break;
 800adf4:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800adf6:	69fb      	ldr	r3, [r7, #28]
 800adf8:	015a      	lsls	r2, r3, #5
 800adfa:	6a3b      	ldr	r3, [r7, #32]
 800adfc:	4413      	add	r3, r2
 800adfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800ae06:	693b      	ldr	r3, [r7, #16]
 800ae08:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ae0c:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800ae0e:	68bb      	ldr	r3, [r7, #8]
 800ae10:	78db      	ldrb	r3, [r3, #3]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d004      	beq.n	800ae20 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800ae16:	693b      	ldr	r3, [r7, #16]
 800ae18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ae1c:	613b      	str	r3, [r7, #16]
 800ae1e:	e003      	b.n	800ae28 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800ae20:	693b      	ldr	r3, [r7, #16]
 800ae22:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ae26:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800ae28:	693b      	ldr	r3, [r7, #16]
 800ae2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ae2e:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800ae30:	69fb      	ldr	r3, [r7, #28]
 800ae32:	015a      	lsls	r2, r3, #5
 800ae34:	6a3b      	ldr	r3, [r7, #32]
 800ae36:	4413      	add	r3, r2
 800ae38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ae3c:	461a      	mov	r2, r3
 800ae3e:	693b      	ldr	r3, [r7, #16]
 800ae40:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800ae42:	79fb      	ldrb	r3, [r7, #7]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d003      	beq.n	800ae50 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800ae48:	2300      	movs	r3, #0
 800ae4a:	e055      	b.n	800aef8 <USB_HC_StartXfer+0x4ec>
 800ae4c:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800ae50:	68bb      	ldr	r3, [r7, #8]
 800ae52:	78db      	ldrb	r3, [r3, #3]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d14e      	bne.n	800aef6 <USB_HC_StartXfer+0x4ea>
 800ae58:	68bb      	ldr	r3, [r7, #8]
 800ae5a:	6a1b      	ldr	r3, [r3, #32]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d04a      	beq.n	800aef6 <USB_HC_StartXfer+0x4ea>
 800ae60:	68bb      	ldr	r3, [r7, #8]
 800ae62:	79db      	ldrb	r3, [r3, #7]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d146      	bne.n	800aef6 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800ae68:	68bb      	ldr	r3, [r7, #8]
 800ae6a:	7c9b      	ldrb	r3, [r3, #18]
 800ae6c:	2b03      	cmp	r3, #3
 800ae6e:	d831      	bhi.n	800aed4 <USB_HC_StartXfer+0x4c8>
 800ae70:	a201      	add	r2, pc, #4	@ (adr r2, 800ae78 <USB_HC_StartXfer+0x46c>)
 800ae72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae76:	bf00      	nop
 800ae78:	0800ae89 	.word	0x0800ae89
 800ae7c:	0800aead 	.word	0x0800aead
 800ae80:	0800ae89 	.word	0x0800ae89
 800ae84:	0800aead 	.word	0x0800aead
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800ae88:	68bb      	ldr	r3, [r7, #8]
 800ae8a:	6a1b      	ldr	r3, [r3, #32]
 800ae8c:	3303      	adds	r3, #3
 800ae8e:	089b      	lsrs	r3, r3, #2
 800ae90:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800ae92:	8afa      	ldrh	r2, [r7, #22]
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae98:	b29b      	uxth	r3, r3
 800ae9a:	429a      	cmp	r2, r3
 800ae9c:	d91c      	bls.n	800aed8 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	699b      	ldr	r3, [r3, #24]
 800aea2:	f043 0220 	orr.w	r2, r3, #32
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	619a      	str	r2, [r3, #24]
        }
        break;
 800aeaa:	e015      	b.n	800aed8 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800aeac:	68bb      	ldr	r3, [r7, #8]
 800aeae:	6a1b      	ldr	r3, [r3, #32]
 800aeb0:	3303      	adds	r3, #3
 800aeb2:	089b      	lsrs	r3, r3, #2
 800aeb4:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800aeb6:	8afa      	ldrh	r2, [r7, #22]
 800aeb8:	6a3b      	ldr	r3, [r7, #32]
 800aeba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800aebe:	691b      	ldr	r3, [r3, #16]
 800aec0:	b29b      	uxth	r3, r3
 800aec2:	429a      	cmp	r2, r3
 800aec4:	d90a      	bls.n	800aedc <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	699b      	ldr	r3, [r3, #24]
 800aeca:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	619a      	str	r2, [r3, #24]
        }
        break;
 800aed2:	e003      	b.n	800aedc <USB_HC_StartXfer+0x4d0>

      default:
        break;
 800aed4:	bf00      	nop
 800aed6:	e002      	b.n	800aede <USB_HC_StartXfer+0x4d2>
        break;
 800aed8:	bf00      	nop
 800aeda:	e000      	b.n	800aede <USB_HC_StartXfer+0x4d2>
        break;
 800aedc:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800aede:	68bb      	ldr	r3, [r7, #8]
 800aee0:	6999      	ldr	r1, [r3, #24]
 800aee2:	68bb      	ldr	r3, [r7, #8]
 800aee4:	785a      	ldrb	r2, [r3, #1]
 800aee6:	68bb      	ldr	r3, [r7, #8]
 800aee8:	6a1b      	ldr	r3, [r3, #32]
 800aeea:	b29b      	uxth	r3, r3
 800aeec:	2000      	movs	r0, #0
 800aeee:	9000      	str	r0, [sp, #0]
 800aef0:	68f8      	ldr	r0, [r7, #12]
 800aef2:	f7ff f9c3 	bl	800a27c <USB_WritePacket>
  }

  return HAL_OK;
 800aef6:	2300      	movs	r3, #0
}
 800aef8:	4618      	mov	r0, r3
 800aefa:	3728      	adds	r7, #40	@ 0x28
 800aefc:	46bd      	mov	sp, r7
 800aefe:	bd80      	pop	{r7, pc}

0800af00 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800af00:	b480      	push	{r7}
 800af02:	b085      	sub	sp, #20
 800af04:	af00      	add	r7, sp, #0
 800af06:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800af12:	695b      	ldr	r3, [r3, #20]
 800af14:	b29b      	uxth	r3, r3
}
 800af16:	4618      	mov	r0, r3
 800af18:	3714      	adds	r7, #20
 800af1a:	46bd      	mov	sp, r7
 800af1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af20:	4770      	bx	lr

0800af22 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800af22:	b480      	push	{r7}
 800af24:	b089      	sub	sp, #36	@ 0x24
 800af26:	af00      	add	r7, sp, #0
 800af28:	6078      	str	r0, [r7, #4]
 800af2a:	460b      	mov	r3, r1
 800af2c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800af32:	78fb      	ldrb	r3, [r7, #3]
 800af34:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800af36:	2300      	movs	r3, #0
 800af38:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800af3a:	69bb      	ldr	r3, [r7, #24]
 800af3c:	015a      	lsls	r2, r3, #5
 800af3e:	69fb      	ldr	r3, [r7, #28]
 800af40:	4413      	add	r3, r2
 800af42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	0c9b      	lsrs	r3, r3, #18
 800af4a:	f003 0303 	and.w	r3, r3, #3
 800af4e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800af50:	69bb      	ldr	r3, [r7, #24]
 800af52:	015a      	lsls	r2, r3, #5
 800af54:	69fb      	ldr	r3, [r7, #28]
 800af56:	4413      	add	r3, r2
 800af58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	0fdb      	lsrs	r3, r3, #31
 800af60:	f003 0301 	and.w	r3, r3, #1
 800af64:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800af66:	69bb      	ldr	r3, [r7, #24]
 800af68:	015a      	lsls	r2, r3, #5
 800af6a:	69fb      	ldr	r3, [r7, #28]
 800af6c:	4413      	add	r3, r2
 800af6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800af72:	685b      	ldr	r3, [r3, #4]
 800af74:	0fdb      	lsrs	r3, r3, #31
 800af76:	f003 0301 	and.w	r3, r3, #1
 800af7a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	689b      	ldr	r3, [r3, #8]
 800af80:	f003 0320 	and.w	r3, r3, #32
 800af84:	2b20      	cmp	r3, #32
 800af86:	d10d      	bne.n	800afa4 <USB_HC_Halt+0x82>
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d10a      	bne.n	800afa4 <USB_HC_Halt+0x82>
 800af8e:	693b      	ldr	r3, [r7, #16]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d005      	beq.n	800afa0 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800af94:	697b      	ldr	r3, [r7, #20]
 800af96:	2b01      	cmp	r3, #1
 800af98:	d002      	beq.n	800afa0 <USB_HC_Halt+0x7e>
 800af9a:	697b      	ldr	r3, [r7, #20]
 800af9c:	2b03      	cmp	r3, #3
 800af9e:	d101      	bne.n	800afa4 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800afa0:	2300      	movs	r3, #0
 800afa2:	e0d8      	b.n	800b156 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800afa4:	697b      	ldr	r3, [r7, #20]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d002      	beq.n	800afb0 <USB_HC_Halt+0x8e>
 800afaa:	697b      	ldr	r3, [r7, #20]
 800afac:	2b02      	cmp	r3, #2
 800afae:	d173      	bne.n	800b098 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800afb0:	69bb      	ldr	r3, [r7, #24]
 800afb2:	015a      	lsls	r2, r3, #5
 800afb4:	69fb      	ldr	r3, [r7, #28]
 800afb6:	4413      	add	r3, r2
 800afb8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	69ba      	ldr	r2, [r7, #24]
 800afc0:	0151      	lsls	r1, r2, #5
 800afc2:	69fa      	ldr	r2, [r7, #28]
 800afc4:	440a      	add	r2, r1
 800afc6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800afca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800afce:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	689b      	ldr	r3, [r3, #8]
 800afd4:	f003 0320 	and.w	r3, r3, #32
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d14a      	bne.n	800b072 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afe0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d133      	bne.n	800b050 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800afe8:	69bb      	ldr	r3, [r7, #24]
 800afea:	015a      	lsls	r2, r3, #5
 800afec:	69fb      	ldr	r3, [r7, #28]
 800afee:	4413      	add	r3, r2
 800aff0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	69ba      	ldr	r2, [r7, #24]
 800aff8:	0151      	lsls	r1, r2, #5
 800affa:	69fa      	ldr	r2, [r7, #28]
 800affc:	440a      	add	r2, r1
 800affe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b002:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b006:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b008:	69bb      	ldr	r3, [r7, #24]
 800b00a:	015a      	lsls	r2, r3, #5
 800b00c:	69fb      	ldr	r3, [r7, #28]
 800b00e:	4413      	add	r3, r2
 800b010:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	69ba      	ldr	r2, [r7, #24]
 800b018:	0151      	lsls	r1, r2, #5
 800b01a:	69fa      	ldr	r2, [r7, #28]
 800b01c:	440a      	add	r2, r1
 800b01e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b022:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b026:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800b028:	68bb      	ldr	r3, [r7, #8]
 800b02a:	3301      	adds	r3, #1
 800b02c:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800b02e:	68bb      	ldr	r3, [r7, #8]
 800b030:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b034:	d82e      	bhi.n	800b094 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b036:	69bb      	ldr	r3, [r7, #24]
 800b038:	015a      	lsls	r2, r3, #5
 800b03a:	69fb      	ldr	r3, [r7, #28]
 800b03c:	4413      	add	r3, r2
 800b03e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b048:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b04c:	d0ec      	beq.n	800b028 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b04e:	e081      	b.n	800b154 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b050:	69bb      	ldr	r3, [r7, #24]
 800b052:	015a      	lsls	r2, r3, #5
 800b054:	69fb      	ldr	r3, [r7, #28]
 800b056:	4413      	add	r3, r2
 800b058:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	69ba      	ldr	r2, [r7, #24]
 800b060:	0151      	lsls	r1, r2, #5
 800b062:	69fa      	ldr	r2, [r7, #28]
 800b064:	440a      	add	r2, r1
 800b066:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b06a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b06e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b070:	e070      	b.n	800b154 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b072:	69bb      	ldr	r3, [r7, #24]
 800b074:	015a      	lsls	r2, r3, #5
 800b076:	69fb      	ldr	r3, [r7, #28]
 800b078:	4413      	add	r3, r2
 800b07a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	69ba      	ldr	r2, [r7, #24]
 800b082:	0151      	lsls	r1, r2, #5
 800b084:	69fa      	ldr	r2, [r7, #28]
 800b086:	440a      	add	r2, r1
 800b088:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b08c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b090:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b092:	e05f      	b.n	800b154 <USB_HC_Halt+0x232>
            break;
 800b094:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b096:	e05d      	b.n	800b154 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b098:	69bb      	ldr	r3, [r7, #24]
 800b09a:	015a      	lsls	r2, r3, #5
 800b09c:	69fb      	ldr	r3, [r7, #28]
 800b09e:	4413      	add	r3, r2
 800b0a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	69ba      	ldr	r2, [r7, #24]
 800b0a8:	0151      	lsls	r1, r2, #5
 800b0aa:	69fa      	ldr	r2, [r7, #28]
 800b0ac:	440a      	add	r2, r1
 800b0ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b0b2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b0b6:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800b0b8:	69fb      	ldr	r3, [r7, #28]
 800b0ba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b0be:	691b      	ldr	r3, [r3, #16]
 800b0c0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d133      	bne.n	800b130 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b0c8:	69bb      	ldr	r3, [r7, #24]
 800b0ca:	015a      	lsls	r2, r3, #5
 800b0cc:	69fb      	ldr	r3, [r7, #28]
 800b0ce:	4413      	add	r3, r2
 800b0d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	69ba      	ldr	r2, [r7, #24]
 800b0d8:	0151      	lsls	r1, r2, #5
 800b0da:	69fa      	ldr	r2, [r7, #28]
 800b0dc:	440a      	add	r2, r1
 800b0de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b0e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b0e6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b0e8:	69bb      	ldr	r3, [r7, #24]
 800b0ea:	015a      	lsls	r2, r3, #5
 800b0ec:	69fb      	ldr	r3, [r7, #28]
 800b0ee:	4413      	add	r3, r2
 800b0f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	69ba      	ldr	r2, [r7, #24]
 800b0f8:	0151      	lsls	r1, r2, #5
 800b0fa:	69fa      	ldr	r2, [r7, #28]
 800b0fc:	440a      	add	r2, r1
 800b0fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b102:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b106:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800b108:	68bb      	ldr	r3, [r7, #8]
 800b10a:	3301      	adds	r3, #1
 800b10c:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800b10e:	68bb      	ldr	r3, [r7, #8]
 800b110:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b114:	d81d      	bhi.n	800b152 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b116:	69bb      	ldr	r3, [r7, #24]
 800b118:	015a      	lsls	r2, r3, #5
 800b11a:	69fb      	ldr	r3, [r7, #28]
 800b11c:	4413      	add	r3, r2
 800b11e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b128:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b12c:	d0ec      	beq.n	800b108 <USB_HC_Halt+0x1e6>
 800b12e:	e011      	b.n	800b154 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b130:	69bb      	ldr	r3, [r7, #24]
 800b132:	015a      	lsls	r2, r3, #5
 800b134:	69fb      	ldr	r3, [r7, #28]
 800b136:	4413      	add	r3, r2
 800b138:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	69ba      	ldr	r2, [r7, #24]
 800b140:	0151      	lsls	r1, r2, #5
 800b142:	69fa      	ldr	r2, [r7, #28]
 800b144:	440a      	add	r2, r1
 800b146:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b14a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b14e:	6013      	str	r3, [r2, #0]
 800b150:	e000      	b.n	800b154 <USB_HC_Halt+0x232>
          break;
 800b152:	bf00      	nop
    }
  }

  return HAL_OK;
 800b154:	2300      	movs	r3, #0
}
 800b156:	4618      	mov	r0, r3
 800b158:	3724      	adds	r7, #36	@ 0x24
 800b15a:	46bd      	mov	sp, r7
 800b15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b160:	4770      	bx	lr
	...

0800b164 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800b164:	b480      	push	{r7}
 800b166:	b087      	sub	sp, #28
 800b168:	af00      	add	r7, sp, #0
 800b16a:	6078      	str	r0, [r7, #4]
 800b16c:	460b      	mov	r3, r1
 800b16e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800b174:	78fb      	ldrb	r3, [r7, #3]
 800b176:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800b178:	2301      	movs	r3, #1
 800b17a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	04da      	lsls	r2, r3, #19
 800b180:	4b15      	ldr	r3, [pc, #84]	@ (800b1d8 <USB_DoPing+0x74>)
 800b182:	4013      	ands	r3, r2
 800b184:	693a      	ldr	r2, [r7, #16]
 800b186:	0151      	lsls	r1, r2, #5
 800b188:	697a      	ldr	r2, [r7, #20]
 800b18a:	440a      	add	r2, r1
 800b18c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b190:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b194:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800b196:	693b      	ldr	r3, [r7, #16]
 800b198:	015a      	lsls	r2, r3, #5
 800b19a:	697b      	ldr	r3, [r7, #20]
 800b19c:	4413      	add	r3, r2
 800b19e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800b1a6:	68bb      	ldr	r3, [r7, #8]
 800b1a8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b1ac:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800b1ae:	68bb      	ldr	r3, [r7, #8]
 800b1b0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b1b4:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800b1b6:	693b      	ldr	r3, [r7, #16]
 800b1b8:	015a      	lsls	r2, r3, #5
 800b1ba:	697b      	ldr	r3, [r7, #20]
 800b1bc:	4413      	add	r3, r2
 800b1be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b1c2:	461a      	mov	r2, r3
 800b1c4:	68bb      	ldr	r3, [r7, #8]
 800b1c6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800b1c8:	2300      	movs	r3, #0
}
 800b1ca:	4618      	mov	r0, r3
 800b1cc:	371c      	adds	r7, #28
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d4:	4770      	bx	lr
 800b1d6:	bf00      	nop
 800b1d8:	1ff80000 	.word	0x1ff80000

0800b1dc <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b088      	sub	sp, #32
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800b1f0:	6878      	ldr	r0, [r7, #4]
 800b1f2:	f7fe ff86 	bl	800a102 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b1f6:	2110      	movs	r1, #16
 800b1f8:	6878      	ldr	r0, [r7, #4]
 800b1fa:	f7fe ffdf 	bl	800a1bc <USB_FlushTxFifo>
 800b1fe:	4603      	mov	r3, r0
 800b200:	2b00      	cmp	r3, #0
 800b202:	d001      	beq.n	800b208 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800b204:	2301      	movs	r3, #1
 800b206:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b208:	6878      	ldr	r0, [r7, #4]
 800b20a:	f7ff f809 	bl	800a220 <USB_FlushRxFifo>
 800b20e:	4603      	mov	r3, r0
 800b210:	2b00      	cmp	r3, #0
 800b212:	d001      	beq.n	800b218 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800b214:	2301      	movs	r3, #1
 800b216:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800b218:	2300      	movs	r3, #0
 800b21a:	61bb      	str	r3, [r7, #24]
 800b21c:	e01f      	b.n	800b25e <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800b21e:	69bb      	ldr	r3, [r7, #24]
 800b220:	015a      	lsls	r2, r3, #5
 800b222:	697b      	ldr	r3, [r7, #20]
 800b224:	4413      	add	r3, r2
 800b226:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800b22e:	693b      	ldr	r3, [r7, #16]
 800b230:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b234:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800b236:	693b      	ldr	r3, [r7, #16]
 800b238:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b23c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b23e:	693b      	ldr	r3, [r7, #16]
 800b240:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b244:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800b246:	69bb      	ldr	r3, [r7, #24]
 800b248:	015a      	lsls	r2, r3, #5
 800b24a:	697b      	ldr	r3, [r7, #20]
 800b24c:	4413      	add	r3, r2
 800b24e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b252:	461a      	mov	r2, r3
 800b254:	693b      	ldr	r3, [r7, #16]
 800b256:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800b258:	69bb      	ldr	r3, [r7, #24]
 800b25a:	3301      	adds	r3, #1
 800b25c:	61bb      	str	r3, [r7, #24]
 800b25e:	69bb      	ldr	r3, [r7, #24]
 800b260:	2b0f      	cmp	r3, #15
 800b262:	d9dc      	bls.n	800b21e <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800b264:	2300      	movs	r3, #0
 800b266:	61bb      	str	r3, [r7, #24]
 800b268:	e034      	b.n	800b2d4 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800b26a:	69bb      	ldr	r3, [r7, #24]
 800b26c:	015a      	lsls	r2, r3, #5
 800b26e:	697b      	ldr	r3, [r7, #20]
 800b270:	4413      	add	r3, r2
 800b272:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800b27a:	693b      	ldr	r3, [r7, #16]
 800b27c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b280:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800b282:	693b      	ldr	r3, [r7, #16]
 800b284:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b288:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b28a:	693b      	ldr	r3, [r7, #16]
 800b28c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b290:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800b292:	69bb      	ldr	r3, [r7, #24]
 800b294:	015a      	lsls	r2, r3, #5
 800b296:	697b      	ldr	r3, [r7, #20]
 800b298:	4413      	add	r3, r2
 800b29a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b29e:	461a      	mov	r2, r3
 800b2a0:	693b      	ldr	r3, [r7, #16]
 800b2a2:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	3301      	adds	r3, #1
 800b2a8:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b2b0:	d80c      	bhi.n	800b2cc <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b2b2:	69bb      	ldr	r3, [r7, #24]
 800b2b4:	015a      	lsls	r2, r3, #5
 800b2b6:	697b      	ldr	r3, [r7, #20]
 800b2b8:	4413      	add	r3, r2
 800b2ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b2c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b2c8:	d0ec      	beq.n	800b2a4 <USB_StopHost+0xc8>
 800b2ca:	e000      	b.n	800b2ce <USB_StopHost+0xf2>
        break;
 800b2cc:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800b2ce:	69bb      	ldr	r3, [r7, #24]
 800b2d0:	3301      	adds	r3, #1
 800b2d2:	61bb      	str	r3, [r7, #24]
 800b2d4:	69bb      	ldr	r3, [r7, #24]
 800b2d6:	2b0f      	cmp	r3, #15
 800b2d8:	d9c7      	bls.n	800b26a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800b2da:	697b      	ldr	r3, [r7, #20]
 800b2dc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b2e0:	461a      	mov	r2, r3
 800b2e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b2e6:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b2ee:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800b2f0:	6878      	ldr	r0, [r7, #4]
 800b2f2:	f7fe fef5 	bl	800a0e0 <USB_EnableGlobalInt>

  return ret;
 800b2f6:	7ffb      	ldrb	r3, [r7, #31]
}
 800b2f8:	4618      	mov	r0, r3
 800b2fa:	3720      	adds	r7, #32
 800b2fc:	46bd      	mov	sp, r7
 800b2fe:	bd80      	pop	{r7, pc}

0800b300 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800b300:	b590      	push	{r4, r7, lr}
 800b302:	b089      	sub	sp, #36	@ 0x24
 800b304:	af04      	add	r7, sp, #16
 800b306:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800b308:	2301      	movs	r3, #1
 800b30a:	2202      	movs	r2, #2
 800b30c:	2102      	movs	r1, #2
 800b30e:	6878      	ldr	r0, [r7, #4]
 800b310:	f000 fc83 	bl	800bc1a <USBH_FindInterface>
 800b314:	4603      	mov	r3, r0
 800b316:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800b318:	7bfb      	ldrb	r3, [r7, #15]
 800b31a:	2bff      	cmp	r3, #255	@ 0xff
 800b31c:	d002      	beq.n	800b324 <USBH_CDC_InterfaceInit+0x24>
 800b31e:	7bfb      	ldrb	r3, [r7, #15]
 800b320:	2b01      	cmp	r3, #1
 800b322:	d901      	bls.n	800b328 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800b324:	2302      	movs	r3, #2
 800b326:	e13d      	b.n	800b5a4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800b328:	7bfb      	ldrb	r3, [r7, #15]
 800b32a:	4619      	mov	r1, r3
 800b32c:	6878      	ldr	r0, [r7, #4]
 800b32e:	f000 fc58 	bl	800bbe2 <USBH_SelectInterface>
 800b332:	4603      	mov	r3, r0
 800b334:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800b336:	7bbb      	ldrb	r3, [r7, #14]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d001      	beq.n	800b340 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800b33c:	2302      	movs	r3, #2
 800b33e:	e131      	b.n	800b5a4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800b346:	2050      	movs	r0, #80	@ 0x50
 800b348:	f002 fb58 	bl	800d9fc <malloc>
 800b34c:	4603      	mov	r3, r0
 800b34e:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b356:	69db      	ldr	r3, [r3, #28]
 800b358:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800b35a:	68bb      	ldr	r3, [r7, #8]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d101      	bne.n	800b364 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800b360:	2302      	movs	r3, #2
 800b362:	e11f      	b.n	800b5a4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800b364:	2250      	movs	r2, #80	@ 0x50
 800b366:	2100      	movs	r1, #0
 800b368:	68b8      	ldr	r0, [r7, #8]
 800b36a:	f002 fc05 	bl	800db78 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800b36e:	7bfb      	ldrb	r3, [r7, #15]
 800b370:	687a      	ldr	r2, [r7, #4]
 800b372:	211a      	movs	r1, #26
 800b374:	fb01 f303 	mul.w	r3, r1, r3
 800b378:	4413      	add	r3, r2
 800b37a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800b37e:	781b      	ldrb	r3, [r3, #0]
 800b380:	b25b      	sxtb	r3, r3
 800b382:	2b00      	cmp	r3, #0
 800b384:	da15      	bge.n	800b3b2 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b386:	7bfb      	ldrb	r3, [r7, #15]
 800b388:	687a      	ldr	r2, [r7, #4]
 800b38a:	211a      	movs	r1, #26
 800b38c:	fb01 f303 	mul.w	r3, r1, r3
 800b390:	4413      	add	r3, r2
 800b392:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800b396:	781a      	ldrb	r2, [r3, #0]
 800b398:	68bb      	ldr	r3, [r7, #8]
 800b39a:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b39c:	7bfb      	ldrb	r3, [r7, #15]
 800b39e:	687a      	ldr	r2, [r7, #4]
 800b3a0:	211a      	movs	r1, #26
 800b3a2:	fb01 f303 	mul.w	r3, r1, r3
 800b3a6:	4413      	add	r3, r2
 800b3a8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800b3ac:	881a      	ldrh	r2, [r3, #0]
 800b3ae:	68bb      	ldr	r3, [r7, #8]
 800b3b0:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800b3b2:	68bb      	ldr	r3, [r7, #8]
 800b3b4:	785b      	ldrb	r3, [r3, #1]
 800b3b6:	4619      	mov	r1, r3
 800b3b8:	6878      	ldr	r0, [r7, #4]
 800b3ba:	f001 ffc4 	bl	800d346 <USBH_AllocPipe>
 800b3be:	4603      	mov	r3, r0
 800b3c0:	461a      	mov	r2, r3
 800b3c2:	68bb      	ldr	r3, [r7, #8]
 800b3c4:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800b3c6:	68bb      	ldr	r3, [r7, #8]
 800b3c8:	7819      	ldrb	r1, [r3, #0]
 800b3ca:	68bb      	ldr	r3, [r7, #8]
 800b3cc:	7858      	ldrb	r0, [r3, #1]
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b3da:	68ba      	ldr	r2, [r7, #8]
 800b3dc:	8952      	ldrh	r2, [r2, #10]
 800b3de:	9202      	str	r2, [sp, #8]
 800b3e0:	2203      	movs	r2, #3
 800b3e2:	9201      	str	r2, [sp, #4]
 800b3e4:	9300      	str	r3, [sp, #0]
 800b3e6:	4623      	mov	r3, r4
 800b3e8:	4602      	mov	r2, r0
 800b3ea:	6878      	ldr	r0, [r7, #4]
 800b3ec:	f001 ff7c 	bl	800d2e8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800b3f0:	68bb      	ldr	r3, [r7, #8]
 800b3f2:	781b      	ldrb	r3, [r3, #0]
 800b3f4:	2200      	movs	r2, #0
 800b3f6:	4619      	mov	r1, r3
 800b3f8:	6878      	ldr	r0, [r7, #4]
 800b3fa:	f002 fa79 	bl	800d8f0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800b3fe:	2300      	movs	r3, #0
 800b400:	2200      	movs	r2, #0
 800b402:	210a      	movs	r1, #10
 800b404:	6878      	ldr	r0, [r7, #4]
 800b406:	f000 fc08 	bl	800bc1a <USBH_FindInterface>
 800b40a:	4603      	mov	r3, r0
 800b40c:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800b40e:	7bfb      	ldrb	r3, [r7, #15]
 800b410:	2bff      	cmp	r3, #255	@ 0xff
 800b412:	d002      	beq.n	800b41a <USBH_CDC_InterfaceInit+0x11a>
 800b414:	7bfb      	ldrb	r3, [r7, #15]
 800b416:	2b01      	cmp	r3, #1
 800b418:	d901      	bls.n	800b41e <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800b41a:	2302      	movs	r3, #2
 800b41c:	e0c2      	b.n	800b5a4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800b41e:	7bfb      	ldrb	r3, [r7, #15]
 800b420:	687a      	ldr	r2, [r7, #4]
 800b422:	211a      	movs	r1, #26
 800b424:	fb01 f303 	mul.w	r3, r1, r3
 800b428:	4413      	add	r3, r2
 800b42a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800b42e:	781b      	ldrb	r3, [r3, #0]
 800b430:	b25b      	sxtb	r3, r3
 800b432:	2b00      	cmp	r3, #0
 800b434:	da16      	bge.n	800b464 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b436:	7bfb      	ldrb	r3, [r7, #15]
 800b438:	687a      	ldr	r2, [r7, #4]
 800b43a:	211a      	movs	r1, #26
 800b43c:	fb01 f303 	mul.w	r3, r1, r3
 800b440:	4413      	add	r3, r2
 800b442:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800b446:	781a      	ldrb	r2, [r3, #0]
 800b448:	68bb      	ldr	r3, [r7, #8]
 800b44a:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b44c:	7bfb      	ldrb	r3, [r7, #15]
 800b44e:	687a      	ldr	r2, [r7, #4]
 800b450:	211a      	movs	r1, #26
 800b452:	fb01 f303 	mul.w	r3, r1, r3
 800b456:	4413      	add	r3, r2
 800b458:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800b45c:	881a      	ldrh	r2, [r3, #0]
 800b45e:	68bb      	ldr	r3, [r7, #8]
 800b460:	835a      	strh	r2, [r3, #26]
 800b462:	e015      	b.n	800b490 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b464:	7bfb      	ldrb	r3, [r7, #15]
 800b466:	687a      	ldr	r2, [r7, #4]
 800b468:	211a      	movs	r1, #26
 800b46a:	fb01 f303 	mul.w	r3, r1, r3
 800b46e:	4413      	add	r3, r2
 800b470:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800b474:	781a      	ldrb	r2, [r3, #0]
 800b476:	68bb      	ldr	r3, [r7, #8]
 800b478:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b47a:	7bfb      	ldrb	r3, [r7, #15]
 800b47c:	687a      	ldr	r2, [r7, #4]
 800b47e:	211a      	movs	r1, #26
 800b480:	fb01 f303 	mul.w	r3, r1, r3
 800b484:	4413      	add	r3, r2
 800b486:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800b48a:	881a      	ldrh	r2, [r3, #0]
 800b48c:	68bb      	ldr	r3, [r7, #8]
 800b48e:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800b490:	7bfb      	ldrb	r3, [r7, #15]
 800b492:	687a      	ldr	r2, [r7, #4]
 800b494:	211a      	movs	r1, #26
 800b496:	fb01 f303 	mul.w	r3, r1, r3
 800b49a:	4413      	add	r3, r2
 800b49c:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800b4a0:	781b      	ldrb	r3, [r3, #0]
 800b4a2:	b25b      	sxtb	r3, r3
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	da16      	bge.n	800b4d6 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800b4a8:	7bfb      	ldrb	r3, [r7, #15]
 800b4aa:	687a      	ldr	r2, [r7, #4]
 800b4ac:	211a      	movs	r1, #26
 800b4ae:	fb01 f303 	mul.w	r3, r1, r3
 800b4b2:	4413      	add	r3, r2
 800b4b4:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800b4b8:	781a      	ldrb	r2, [r3, #0]
 800b4ba:	68bb      	ldr	r3, [r7, #8]
 800b4bc:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b4be:	7bfb      	ldrb	r3, [r7, #15]
 800b4c0:	687a      	ldr	r2, [r7, #4]
 800b4c2:	211a      	movs	r1, #26
 800b4c4:	fb01 f303 	mul.w	r3, r1, r3
 800b4c8:	4413      	add	r3, r2
 800b4ca:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800b4ce:	881a      	ldrh	r2, [r3, #0]
 800b4d0:	68bb      	ldr	r3, [r7, #8]
 800b4d2:	835a      	strh	r2, [r3, #26]
 800b4d4:	e015      	b.n	800b502 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800b4d6:	7bfb      	ldrb	r3, [r7, #15]
 800b4d8:	687a      	ldr	r2, [r7, #4]
 800b4da:	211a      	movs	r1, #26
 800b4dc:	fb01 f303 	mul.w	r3, r1, r3
 800b4e0:	4413      	add	r3, r2
 800b4e2:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800b4e6:	781a      	ldrb	r2, [r3, #0]
 800b4e8:	68bb      	ldr	r3, [r7, #8]
 800b4ea:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b4ec:	7bfb      	ldrb	r3, [r7, #15]
 800b4ee:	687a      	ldr	r2, [r7, #4]
 800b4f0:	211a      	movs	r1, #26
 800b4f2:	fb01 f303 	mul.w	r3, r1, r3
 800b4f6:	4413      	add	r3, r2
 800b4f8:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800b4fc:	881a      	ldrh	r2, [r3, #0]
 800b4fe:	68bb      	ldr	r3, [r7, #8]
 800b500:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800b502:	68bb      	ldr	r3, [r7, #8]
 800b504:	7b9b      	ldrb	r3, [r3, #14]
 800b506:	4619      	mov	r1, r3
 800b508:	6878      	ldr	r0, [r7, #4]
 800b50a:	f001 ff1c 	bl	800d346 <USBH_AllocPipe>
 800b50e:	4603      	mov	r3, r0
 800b510:	461a      	mov	r2, r3
 800b512:	68bb      	ldr	r3, [r7, #8]
 800b514:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800b516:	68bb      	ldr	r3, [r7, #8]
 800b518:	7bdb      	ldrb	r3, [r3, #15]
 800b51a:	4619      	mov	r1, r3
 800b51c:	6878      	ldr	r0, [r7, #4]
 800b51e:	f001 ff12 	bl	800d346 <USBH_AllocPipe>
 800b522:	4603      	mov	r3, r0
 800b524:	461a      	mov	r2, r3
 800b526:	68bb      	ldr	r3, [r7, #8]
 800b528:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800b52a:	68bb      	ldr	r3, [r7, #8]
 800b52c:	7b59      	ldrb	r1, [r3, #13]
 800b52e:	68bb      	ldr	r3, [r7, #8]
 800b530:	7b98      	ldrb	r0, [r3, #14]
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b53e:	68ba      	ldr	r2, [r7, #8]
 800b540:	8b12      	ldrh	r2, [r2, #24]
 800b542:	9202      	str	r2, [sp, #8]
 800b544:	2202      	movs	r2, #2
 800b546:	9201      	str	r2, [sp, #4]
 800b548:	9300      	str	r3, [sp, #0]
 800b54a:	4623      	mov	r3, r4
 800b54c:	4602      	mov	r2, r0
 800b54e:	6878      	ldr	r0, [r7, #4]
 800b550:	f001 feca 	bl	800d2e8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800b554:	68bb      	ldr	r3, [r7, #8]
 800b556:	7b19      	ldrb	r1, [r3, #12]
 800b558:	68bb      	ldr	r3, [r7, #8]
 800b55a:	7bd8      	ldrb	r0, [r3, #15]
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b568:	68ba      	ldr	r2, [r7, #8]
 800b56a:	8b52      	ldrh	r2, [r2, #26]
 800b56c:	9202      	str	r2, [sp, #8]
 800b56e:	2202      	movs	r2, #2
 800b570:	9201      	str	r2, [sp, #4]
 800b572:	9300      	str	r3, [sp, #0]
 800b574:	4623      	mov	r3, r4
 800b576:	4602      	mov	r2, r0
 800b578:	6878      	ldr	r0, [r7, #4]
 800b57a:	f001 feb5 	bl	800d2e8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800b57e:	68bb      	ldr	r3, [r7, #8]
 800b580:	2200      	movs	r2, #0
 800b582:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800b586:	68bb      	ldr	r3, [r7, #8]
 800b588:	7b5b      	ldrb	r3, [r3, #13]
 800b58a:	2200      	movs	r2, #0
 800b58c:	4619      	mov	r1, r3
 800b58e:	6878      	ldr	r0, [r7, #4]
 800b590:	f002 f9ae 	bl	800d8f0 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800b594:	68bb      	ldr	r3, [r7, #8]
 800b596:	7b1b      	ldrb	r3, [r3, #12]
 800b598:	2200      	movs	r2, #0
 800b59a:	4619      	mov	r1, r3
 800b59c:	6878      	ldr	r0, [r7, #4]
 800b59e:	f002 f9a7 	bl	800d8f0 <USBH_LL_SetToggle>

  return USBH_OK;
 800b5a2:	2300      	movs	r3, #0
}
 800b5a4:	4618      	mov	r0, r3
 800b5a6:	3714      	adds	r7, #20
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	bd90      	pop	{r4, r7, pc}

0800b5ac <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	b084      	sub	sp, #16
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b5ba:	69db      	ldr	r3, [r3, #28]
 800b5bc:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	781b      	ldrb	r3, [r3, #0]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d00e      	beq.n	800b5e4 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	781b      	ldrb	r3, [r3, #0]
 800b5ca:	4619      	mov	r1, r3
 800b5cc:	6878      	ldr	r0, [r7, #4]
 800b5ce:	f001 feaa 	bl	800d326 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	781b      	ldrb	r3, [r3, #0]
 800b5d6:	4619      	mov	r1, r3
 800b5d8:	6878      	ldr	r0, [r7, #4]
 800b5da:	f001 fed5 	bl	800d388 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	2200      	movs	r2, #0
 800b5e2:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	7b1b      	ldrb	r3, [r3, #12]
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d00e      	beq.n	800b60a <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	7b1b      	ldrb	r3, [r3, #12]
 800b5f0:	4619      	mov	r1, r3
 800b5f2:	6878      	ldr	r0, [r7, #4]
 800b5f4:	f001 fe97 	bl	800d326 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	7b1b      	ldrb	r3, [r3, #12]
 800b5fc:	4619      	mov	r1, r3
 800b5fe:	6878      	ldr	r0, [r7, #4]
 800b600:	f001 fec2 	bl	800d388 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	2200      	movs	r2, #0
 800b608:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	7b5b      	ldrb	r3, [r3, #13]
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d00e      	beq.n	800b630 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	7b5b      	ldrb	r3, [r3, #13]
 800b616:	4619      	mov	r1, r3
 800b618:	6878      	ldr	r0, [r7, #4]
 800b61a:	f001 fe84 	bl	800d326 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	7b5b      	ldrb	r3, [r3, #13]
 800b622:	4619      	mov	r1, r3
 800b624:	6878      	ldr	r0, [r7, #4]
 800b626:	f001 feaf 	bl	800d388 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	2200      	movs	r2, #0
 800b62e:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b636:	69db      	ldr	r3, [r3, #28]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d00b      	beq.n	800b654 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b642:	69db      	ldr	r3, [r3, #28]
 800b644:	4618      	mov	r0, r3
 800b646:	f002 f9e1 	bl	800da0c <free>
    phost->pActiveClass->pData = 0U;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b650:	2200      	movs	r2, #0
 800b652:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800b654:	2300      	movs	r3, #0
}
 800b656:	4618      	mov	r0, r3
 800b658:	3710      	adds	r7, #16
 800b65a:	46bd      	mov	sp, r7
 800b65c:	bd80      	pop	{r7, pc}

0800b65e <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800b65e:	b580      	push	{r7, lr}
 800b660:	b084      	sub	sp, #16
 800b662:	af00      	add	r7, sp, #0
 800b664:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b66c:	69db      	ldr	r3, [r3, #28]
 800b66e:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	3340      	adds	r3, #64	@ 0x40
 800b674:	4619      	mov	r1, r3
 800b676:	6878      	ldr	r0, [r7, #4]
 800b678:	f000 f8b1 	bl	800b7de <GetLineCoding>
 800b67c:	4603      	mov	r3, r0
 800b67e:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800b680:	7afb      	ldrb	r3, [r7, #11]
 800b682:	2b00      	cmp	r3, #0
 800b684:	d105      	bne.n	800b692 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b68c:	2102      	movs	r1, #2
 800b68e:	6878      	ldr	r0, [r7, #4]
 800b690:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800b692:	7afb      	ldrb	r3, [r7, #11]
}
 800b694:	4618      	mov	r0, r3
 800b696:	3710      	adds	r7, #16
 800b698:	46bd      	mov	sp, r7
 800b69a:	bd80      	pop	{r7, pc}

0800b69c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800b69c:	b580      	push	{r7, lr}
 800b69e:	b084      	sub	sp, #16
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b6a4:	2301      	movs	r3, #1
 800b6a6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800b6a8:	2300      	movs	r3, #0
 800b6aa:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b6b2:	69db      	ldr	r3, [r3, #28]
 800b6b4:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800b6b6:	68bb      	ldr	r3, [r7, #8]
 800b6b8:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800b6bc:	2b04      	cmp	r3, #4
 800b6be:	d877      	bhi.n	800b7b0 <USBH_CDC_Process+0x114>
 800b6c0:	a201      	add	r2, pc, #4	@ (adr r2, 800b6c8 <USBH_CDC_Process+0x2c>)
 800b6c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6c6:	bf00      	nop
 800b6c8:	0800b6dd 	.word	0x0800b6dd
 800b6cc:	0800b6e3 	.word	0x0800b6e3
 800b6d0:	0800b713 	.word	0x0800b713
 800b6d4:	0800b787 	.word	0x0800b787
 800b6d8:	0800b795 	.word	0x0800b795
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800b6dc:	2300      	movs	r3, #0
 800b6de:	73fb      	strb	r3, [r7, #15]
      break;
 800b6e0:	e06d      	b.n	800b7be <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800b6e2:	68bb      	ldr	r3, [r7, #8]
 800b6e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b6e6:	4619      	mov	r1, r3
 800b6e8:	6878      	ldr	r0, [r7, #4]
 800b6ea:	f000 f897 	bl	800b81c <SetLineCoding>
 800b6ee:	4603      	mov	r3, r0
 800b6f0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800b6f2:	7bbb      	ldrb	r3, [r7, #14]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d104      	bne.n	800b702 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800b6f8:	68bb      	ldr	r3, [r7, #8]
 800b6fa:	2202      	movs	r2, #2
 800b6fc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800b700:	e058      	b.n	800b7b4 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800b702:	7bbb      	ldrb	r3, [r7, #14]
 800b704:	2b01      	cmp	r3, #1
 800b706:	d055      	beq.n	800b7b4 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800b708:	68bb      	ldr	r3, [r7, #8]
 800b70a:	2204      	movs	r2, #4
 800b70c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800b710:	e050      	b.n	800b7b4 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800b712:	68bb      	ldr	r3, [r7, #8]
 800b714:	3340      	adds	r3, #64	@ 0x40
 800b716:	4619      	mov	r1, r3
 800b718:	6878      	ldr	r0, [r7, #4]
 800b71a:	f000 f860 	bl	800b7de <GetLineCoding>
 800b71e:	4603      	mov	r3, r0
 800b720:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800b722:	7bbb      	ldrb	r3, [r7, #14]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d126      	bne.n	800b776 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800b728:	68bb      	ldr	r3, [r7, #8]
 800b72a:	2200      	movs	r2, #0
 800b72c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b730:	68bb      	ldr	r3, [r7, #8]
 800b732:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800b736:	68bb      	ldr	r3, [r7, #8]
 800b738:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b73a:	791b      	ldrb	r3, [r3, #4]
 800b73c:	429a      	cmp	r2, r3
 800b73e:	d13b      	bne.n	800b7b8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b740:	68bb      	ldr	r3, [r7, #8]
 800b742:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800b746:	68bb      	ldr	r3, [r7, #8]
 800b748:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b74a:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b74c:	429a      	cmp	r2, r3
 800b74e:	d133      	bne.n	800b7b8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b750:	68bb      	ldr	r3, [r7, #8]
 800b752:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800b756:	68bb      	ldr	r3, [r7, #8]
 800b758:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b75a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b75c:	429a      	cmp	r2, r3
 800b75e:	d12b      	bne.n	800b7b8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800b760:	68bb      	ldr	r3, [r7, #8]
 800b762:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b764:	68bb      	ldr	r3, [r7, #8]
 800b766:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b768:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b76a:	429a      	cmp	r2, r3
 800b76c:	d124      	bne.n	800b7b8 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800b76e:	6878      	ldr	r0, [r7, #4]
 800b770:	f000 f958 	bl	800ba24 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800b774:	e020      	b.n	800b7b8 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800b776:	7bbb      	ldrb	r3, [r7, #14]
 800b778:	2b01      	cmp	r3, #1
 800b77a:	d01d      	beq.n	800b7b8 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800b77c:	68bb      	ldr	r3, [r7, #8]
 800b77e:	2204      	movs	r2, #4
 800b780:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800b784:	e018      	b.n	800b7b8 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800b786:	6878      	ldr	r0, [r7, #4]
 800b788:	f000 f867 	bl	800b85a <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800b78c:	6878      	ldr	r0, [r7, #4]
 800b78e:	f000 f8da 	bl	800b946 <CDC_ProcessReception>
      break;
 800b792:	e014      	b.n	800b7be <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800b794:	2100      	movs	r1, #0
 800b796:	6878      	ldr	r0, [r7, #4]
 800b798:	f001 f81e 	bl	800c7d8 <USBH_ClrFeature>
 800b79c:	4603      	mov	r3, r0
 800b79e:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800b7a0:	7bbb      	ldrb	r3, [r7, #14]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d10a      	bne.n	800b7bc <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800b7a6:	68bb      	ldr	r3, [r7, #8]
 800b7a8:	2200      	movs	r2, #0
 800b7aa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800b7ae:	e005      	b.n	800b7bc <USBH_CDC_Process+0x120>

    default:
      break;
 800b7b0:	bf00      	nop
 800b7b2:	e004      	b.n	800b7be <USBH_CDC_Process+0x122>
      break;
 800b7b4:	bf00      	nop
 800b7b6:	e002      	b.n	800b7be <USBH_CDC_Process+0x122>
      break;
 800b7b8:	bf00      	nop
 800b7ba:	e000      	b.n	800b7be <USBH_CDC_Process+0x122>
      break;
 800b7bc:	bf00      	nop

  }

  return status;
 800b7be:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	3710      	adds	r7, #16
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	bd80      	pop	{r7, pc}

0800b7c8 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800b7c8:	b480      	push	{r7}
 800b7ca:	b083      	sub	sp, #12
 800b7cc:	af00      	add	r7, sp, #0
 800b7ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800b7d0:	2300      	movs	r3, #0
}
 800b7d2:	4618      	mov	r0, r3
 800b7d4:	370c      	adds	r7, #12
 800b7d6:	46bd      	mov	sp, r7
 800b7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7dc:	4770      	bx	lr

0800b7de <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800b7de:	b580      	push	{r7, lr}
 800b7e0:	b082      	sub	sp, #8
 800b7e2:	af00      	add	r7, sp, #0
 800b7e4:	6078      	str	r0, [r7, #4]
 800b7e6:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	22a1      	movs	r2, #161	@ 0xa1
 800b7ec:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	2221      	movs	r2, #33	@ 0x21
 800b7f2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	2200      	movs	r2, #0
 800b7f8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	2200      	movs	r2, #0
 800b7fe:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	2207      	movs	r2, #7
 800b804:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b806:	683b      	ldr	r3, [r7, #0]
 800b808:	2207      	movs	r2, #7
 800b80a:	4619      	mov	r1, r3
 800b80c:	6878      	ldr	r0, [r7, #4]
 800b80e:	f001 fb17 	bl	800ce40 <USBH_CtlReq>
 800b812:	4603      	mov	r3, r0
}
 800b814:	4618      	mov	r0, r3
 800b816:	3708      	adds	r7, #8
 800b818:	46bd      	mov	sp, r7
 800b81a:	bd80      	pop	{r7, pc}

0800b81c <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800b81c:	b580      	push	{r7, lr}
 800b81e:	b082      	sub	sp, #8
 800b820:	af00      	add	r7, sp, #0
 800b822:	6078      	str	r0, [r7, #4]
 800b824:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	2221      	movs	r2, #33	@ 0x21
 800b82a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	2220      	movs	r2, #32
 800b830:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	2200      	movs	r2, #0
 800b836:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	2200      	movs	r2, #0
 800b83c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	2207      	movs	r2, #7
 800b842:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b844:	683b      	ldr	r3, [r7, #0]
 800b846:	2207      	movs	r2, #7
 800b848:	4619      	mov	r1, r3
 800b84a:	6878      	ldr	r0, [r7, #4]
 800b84c:	f001 faf8 	bl	800ce40 <USBH_CtlReq>
 800b850:	4603      	mov	r3, r0
}
 800b852:	4618      	mov	r0, r3
 800b854:	3708      	adds	r7, #8
 800b856:	46bd      	mov	sp, r7
 800b858:	bd80      	pop	{r7, pc}

0800b85a <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800b85a:	b580      	push	{r7, lr}
 800b85c:	b086      	sub	sp, #24
 800b85e:	af02      	add	r7, sp, #8
 800b860:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b868:	69db      	ldr	r3, [r3, #28]
 800b86a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b86c:	2300      	movs	r3, #0
 800b86e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800b876:	2b01      	cmp	r3, #1
 800b878:	d002      	beq.n	800b880 <CDC_ProcessTransmission+0x26>
 800b87a:	2b02      	cmp	r3, #2
 800b87c:	d023      	beq.n	800b8c6 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800b87e:	e05e      	b.n	800b93e <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b884:	68fa      	ldr	r2, [r7, #12]
 800b886:	8b12      	ldrh	r2, [r2, #24]
 800b888:	4293      	cmp	r3, r2
 800b88a:	d90b      	bls.n	800b8a4 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	69d9      	ldr	r1, [r3, #28]
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	8b1a      	ldrh	r2, [r3, #24]
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	7b5b      	ldrb	r3, [r3, #13]
 800b898:	2001      	movs	r0, #1
 800b89a:	9000      	str	r0, [sp, #0]
 800b89c:	6878      	ldr	r0, [r7, #4]
 800b89e:	f001 fce0 	bl	800d262 <USBH_BulkSendData>
 800b8a2:	e00b      	b.n	800b8bc <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800b8ac:	b29a      	uxth	r2, r3
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	7b5b      	ldrb	r3, [r3, #13]
 800b8b2:	2001      	movs	r0, #1
 800b8b4:	9000      	str	r0, [sp, #0]
 800b8b6:	6878      	ldr	r0, [r7, #4]
 800b8b8:	f001 fcd3 	bl	800d262 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	2202      	movs	r2, #2
 800b8c0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800b8c4:	e03b      	b.n	800b93e <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	7b5b      	ldrb	r3, [r3, #13]
 800b8ca:	4619      	mov	r1, r3
 800b8cc:	6878      	ldr	r0, [r7, #4]
 800b8ce:	f001 ffe5 	bl	800d89c <USBH_LL_GetURBState>
 800b8d2:	4603      	mov	r3, r0
 800b8d4:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800b8d6:	7afb      	ldrb	r3, [r7, #11]
 800b8d8:	2b01      	cmp	r3, #1
 800b8da:	d128      	bne.n	800b92e <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8e0:	68fa      	ldr	r2, [r7, #12]
 800b8e2:	8b12      	ldrh	r2, [r2, #24]
 800b8e4:	4293      	cmp	r3, r2
 800b8e6:	d90e      	bls.n	800b906 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8ec:	68fa      	ldr	r2, [r7, #12]
 800b8ee:	8b12      	ldrh	r2, [r2, #24]
 800b8f0:	1a9a      	subs	r2, r3, r2
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	69db      	ldr	r3, [r3, #28]
 800b8fa:	68fa      	ldr	r2, [r7, #12]
 800b8fc:	8b12      	ldrh	r2, [r2, #24]
 800b8fe:	441a      	add	r2, r3
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	61da      	str	r2, [r3, #28]
 800b904:	e002      	b.n	800b90c <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	2200      	movs	r2, #0
 800b90a:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b910:	2b00      	cmp	r3, #0
 800b912:	d004      	beq.n	800b91e <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	2201      	movs	r2, #1
 800b918:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800b91c:	e00e      	b.n	800b93c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	2200      	movs	r2, #0
 800b922:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800b926:	6878      	ldr	r0, [r7, #4]
 800b928:	f000 f868 	bl	800b9fc <USBH_CDC_TransmitCallback>
      break;
 800b92c:	e006      	b.n	800b93c <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800b92e:	7afb      	ldrb	r3, [r7, #11]
 800b930:	2b02      	cmp	r3, #2
 800b932:	d103      	bne.n	800b93c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	2201      	movs	r2, #1
 800b938:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800b93c:	bf00      	nop
  }
}
 800b93e:	bf00      	nop
 800b940:	3710      	adds	r7, #16
 800b942:	46bd      	mov	sp, r7
 800b944:	bd80      	pop	{r7, pc}

0800b946 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800b946:	b580      	push	{r7, lr}
 800b948:	b086      	sub	sp, #24
 800b94a:	af00      	add	r7, sp, #0
 800b94c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b954:	69db      	ldr	r3, [r3, #28]
 800b956:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b958:	2300      	movs	r3, #0
 800b95a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800b95c:	697b      	ldr	r3, [r7, #20]
 800b95e:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800b962:	2b03      	cmp	r3, #3
 800b964:	d002      	beq.n	800b96c <CDC_ProcessReception+0x26>
 800b966:	2b04      	cmp	r3, #4
 800b968:	d00e      	beq.n	800b988 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800b96a:	e043      	b.n	800b9f4 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800b96c:	697b      	ldr	r3, [r7, #20]
 800b96e:	6a19      	ldr	r1, [r3, #32]
 800b970:	697b      	ldr	r3, [r7, #20]
 800b972:	8b5a      	ldrh	r2, [r3, #26]
 800b974:	697b      	ldr	r3, [r7, #20]
 800b976:	7b1b      	ldrb	r3, [r3, #12]
 800b978:	6878      	ldr	r0, [r7, #4]
 800b97a:	f001 fc97 	bl	800d2ac <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800b97e:	697b      	ldr	r3, [r7, #20]
 800b980:	2204      	movs	r2, #4
 800b982:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800b986:	e035      	b.n	800b9f4 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800b988:	697b      	ldr	r3, [r7, #20]
 800b98a:	7b1b      	ldrb	r3, [r3, #12]
 800b98c:	4619      	mov	r1, r3
 800b98e:	6878      	ldr	r0, [r7, #4]
 800b990:	f001 ff84 	bl	800d89c <USBH_LL_GetURBState>
 800b994:	4603      	mov	r3, r0
 800b996:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800b998:	7cfb      	ldrb	r3, [r7, #19]
 800b99a:	2b01      	cmp	r3, #1
 800b99c:	d129      	bne.n	800b9f2 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800b99e:	697b      	ldr	r3, [r7, #20]
 800b9a0:	7b1b      	ldrb	r3, [r3, #12]
 800b9a2:	4619      	mov	r1, r3
 800b9a4:	6878      	ldr	r0, [r7, #4]
 800b9a6:	f001 fef9 	bl	800d79c <USBH_LL_GetLastXferSize>
 800b9aa:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800b9ac:	697b      	ldr	r3, [r7, #20]
 800b9ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9b0:	68fa      	ldr	r2, [r7, #12]
 800b9b2:	429a      	cmp	r2, r3
 800b9b4:	d016      	beq.n	800b9e4 <CDC_ProcessReception+0x9e>
 800b9b6:	697b      	ldr	r3, [r7, #20]
 800b9b8:	8b5b      	ldrh	r3, [r3, #26]
 800b9ba:	461a      	mov	r2, r3
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	4293      	cmp	r3, r2
 800b9c0:	d110      	bne.n	800b9e4 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800b9c2:	697b      	ldr	r3, [r7, #20]
 800b9c4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	1ad2      	subs	r2, r2, r3
 800b9ca:	697b      	ldr	r3, [r7, #20]
 800b9cc:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800b9ce:	697b      	ldr	r3, [r7, #20]
 800b9d0:	6a1a      	ldr	r2, [r3, #32]
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	441a      	add	r2, r3
 800b9d6:	697b      	ldr	r3, [r7, #20]
 800b9d8:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800b9da:	697b      	ldr	r3, [r7, #20]
 800b9dc:	2203      	movs	r2, #3
 800b9de:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800b9e2:	e006      	b.n	800b9f2 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800b9e4:	697b      	ldr	r3, [r7, #20]
 800b9e6:	2200      	movs	r2, #0
 800b9e8:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800b9ec:	6878      	ldr	r0, [r7, #4]
 800b9ee:	f000 f80f 	bl	800ba10 <USBH_CDC_ReceiveCallback>
      break;
 800b9f2:	bf00      	nop
  }
}
 800b9f4:	bf00      	nop
 800b9f6:	3718      	adds	r7, #24
 800b9f8:	46bd      	mov	sp, r7
 800b9fa:	bd80      	pop	{r7, pc}

0800b9fc <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800b9fc:	b480      	push	{r7}
 800b9fe:	b083      	sub	sp, #12
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800ba04:	bf00      	nop
 800ba06:	370c      	adds	r7, #12
 800ba08:	46bd      	mov	sp, r7
 800ba0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba0e:	4770      	bx	lr

0800ba10 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800ba10:	b480      	push	{r7}
 800ba12:	b083      	sub	sp, #12
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800ba18:	bf00      	nop
 800ba1a:	370c      	adds	r7, #12
 800ba1c:	46bd      	mov	sp, r7
 800ba1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba22:	4770      	bx	lr

0800ba24 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800ba24:	b480      	push	{r7}
 800ba26:	b083      	sub	sp, #12
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800ba2c:	bf00      	nop
 800ba2e:	370c      	adds	r7, #12
 800ba30:	46bd      	mov	sp, r7
 800ba32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba36:	4770      	bx	lr

0800ba38 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800ba38:	b580      	push	{r7, lr}
 800ba3a:	b084      	sub	sp, #16
 800ba3c:	af00      	add	r7, sp, #0
 800ba3e:	60f8      	str	r0, [r7, #12]
 800ba40:	60b9      	str	r1, [r7, #8]
 800ba42:	4613      	mov	r3, r2
 800ba44:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d101      	bne.n	800ba50 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800ba4c:	2302      	movs	r3, #2
 800ba4e:	e029      	b.n	800baa4 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	79fa      	ldrb	r2, [r7, #7]
 800ba54:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	2200      	movs	r2, #0
 800ba5c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	2200      	movs	r2, #0
 800ba64:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800ba68:	68f8      	ldr	r0, [r7, #12]
 800ba6a:	f000 f81f 	bl	800baac <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	2200      	movs	r2, #0
 800ba72:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	2200      	movs	r2, #0
 800ba7a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	2200      	movs	r2, #0
 800ba82:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	2200      	movs	r2, #0
 800ba8a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800ba8e:	68bb      	ldr	r3, [r7, #8]
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d003      	beq.n	800ba9c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	68ba      	ldr	r2, [r7, #8]
 800ba98:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800ba9c:	68f8      	ldr	r0, [r7, #12]
 800ba9e:	f001 fdc9 	bl	800d634 <USBH_LL_Init>

  return USBH_OK;
 800baa2:	2300      	movs	r3, #0
}
 800baa4:	4618      	mov	r0, r3
 800baa6:	3710      	adds	r7, #16
 800baa8:	46bd      	mov	sp, r7
 800baaa:	bd80      	pop	{r7, pc}

0800baac <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800baac:	b580      	push	{r7, lr}
 800baae:	b084      	sub	sp, #16
 800bab0:	af00      	add	r7, sp, #0
 800bab2:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800bab4:	2300      	movs	r3, #0
 800bab6:	60fb      	str	r3, [r7, #12]
 800bab8:	e009      	b.n	800bace <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800baba:	687a      	ldr	r2, [r7, #4]
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	33e0      	adds	r3, #224	@ 0xe0
 800bac0:	009b      	lsls	r3, r3, #2
 800bac2:	4413      	add	r3, r2
 800bac4:	2200      	movs	r2, #0
 800bac6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	3301      	adds	r3, #1
 800bacc:	60fb      	str	r3, [r7, #12]
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	2b0f      	cmp	r3, #15
 800bad2:	d9f2      	bls.n	800baba <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800bad4:	2300      	movs	r3, #0
 800bad6:	60fb      	str	r3, [r7, #12]
 800bad8:	e009      	b.n	800baee <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800bada:	687a      	ldr	r2, [r7, #4]
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	4413      	add	r3, r2
 800bae0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800bae4:	2200      	movs	r2, #0
 800bae6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	3301      	adds	r3, #1
 800baec:	60fb      	str	r3, [r7, #12]
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800baf4:	d3f1      	bcc.n	800bada <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	2200      	movs	r2, #0
 800bafa:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	2200      	movs	r2, #0
 800bb00:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	2201      	movs	r2, #1
 800bb06:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	2200      	movs	r2, #0
 800bb0c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	2201      	movs	r2, #1
 800bb14:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	2240      	movs	r2, #64	@ 0x40
 800bb1a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	2200      	movs	r2, #0
 800bb20:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	2200      	movs	r2, #0
 800bb26:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	2201      	movs	r2, #1
 800bb2e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	2200      	movs	r2, #0
 800bb36:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	2200      	movs	r2, #0
 800bb3e:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	331c      	adds	r3, #28
 800bb46:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bb4a:	2100      	movs	r1, #0
 800bb4c:	4618      	mov	r0, r3
 800bb4e:	f002 f813 	bl	800db78 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800bb58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bb5c:	2100      	movs	r1, #0
 800bb5e:	4618      	mov	r0, r3
 800bb60:	f002 f80a 	bl	800db78 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800bb6a:	2212      	movs	r2, #18
 800bb6c:	2100      	movs	r1, #0
 800bb6e:	4618      	mov	r0, r3
 800bb70:	f002 f802 	bl	800db78 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800bb7a:	223e      	movs	r2, #62	@ 0x3e
 800bb7c:	2100      	movs	r1, #0
 800bb7e:	4618      	mov	r0, r3
 800bb80:	f001 fffa 	bl	800db78 <memset>

  return USBH_OK;
 800bb84:	2300      	movs	r3, #0
}
 800bb86:	4618      	mov	r0, r3
 800bb88:	3710      	adds	r7, #16
 800bb8a:	46bd      	mov	sp, r7
 800bb8c:	bd80      	pop	{r7, pc}

0800bb8e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800bb8e:	b480      	push	{r7}
 800bb90:	b085      	sub	sp, #20
 800bb92:	af00      	add	r7, sp, #0
 800bb94:	6078      	str	r0, [r7, #4]
 800bb96:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800bb98:	2300      	movs	r3, #0
 800bb9a:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800bb9c:	683b      	ldr	r3, [r7, #0]
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d016      	beq.n	800bbd0 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d10e      	bne.n	800bbca <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800bbb2:	1c59      	adds	r1, r3, #1
 800bbb4:	687a      	ldr	r2, [r7, #4]
 800bbb6:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800bbba:	687a      	ldr	r2, [r7, #4]
 800bbbc:	33de      	adds	r3, #222	@ 0xde
 800bbbe:	6839      	ldr	r1, [r7, #0]
 800bbc0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	73fb      	strb	r3, [r7, #15]
 800bbc8:	e004      	b.n	800bbd4 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800bbca:	2302      	movs	r3, #2
 800bbcc:	73fb      	strb	r3, [r7, #15]
 800bbce:	e001      	b.n	800bbd4 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800bbd0:	2302      	movs	r3, #2
 800bbd2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800bbd4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	3714      	adds	r7, #20
 800bbda:	46bd      	mov	sp, r7
 800bbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe0:	4770      	bx	lr

0800bbe2 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800bbe2:	b480      	push	{r7}
 800bbe4:	b085      	sub	sp, #20
 800bbe6:	af00      	add	r7, sp, #0
 800bbe8:	6078      	str	r0, [r7, #4]
 800bbea:	460b      	mov	r3, r1
 800bbec:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800bbee:	2300      	movs	r3, #0
 800bbf0:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800bbf8:	78fa      	ldrb	r2, [r7, #3]
 800bbfa:	429a      	cmp	r2, r3
 800bbfc:	d204      	bcs.n	800bc08 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	78fa      	ldrb	r2, [r7, #3]
 800bc02:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800bc06:	e001      	b.n	800bc0c <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800bc08:	2302      	movs	r3, #2
 800bc0a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800bc0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc0e:	4618      	mov	r0, r3
 800bc10:	3714      	adds	r7, #20
 800bc12:	46bd      	mov	sp, r7
 800bc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc18:	4770      	bx	lr

0800bc1a <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800bc1a:	b480      	push	{r7}
 800bc1c:	b087      	sub	sp, #28
 800bc1e:	af00      	add	r7, sp, #0
 800bc20:	6078      	str	r0, [r7, #4]
 800bc22:	4608      	mov	r0, r1
 800bc24:	4611      	mov	r1, r2
 800bc26:	461a      	mov	r2, r3
 800bc28:	4603      	mov	r3, r0
 800bc2a:	70fb      	strb	r3, [r7, #3]
 800bc2c:	460b      	mov	r3, r1
 800bc2e:	70bb      	strb	r3, [r7, #2]
 800bc30:	4613      	mov	r3, r2
 800bc32:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800bc34:	2300      	movs	r3, #0
 800bc36:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800bc38:	2300      	movs	r3, #0
 800bc3a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800bc42:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800bc44:	e025      	b.n	800bc92 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800bc46:	7dfb      	ldrb	r3, [r7, #23]
 800bc48:	221a      	movs	r2, #26
 800bc4a:	fb02 f303 	mul.w	r3, r2, r3
 800bc4e:	3308      	adds	r3, #8
 800bc50:	68fa      	ldr	r2, [r7, #12]
 800bc52:	4413      	add	r3, r2
 800bc54:	3302      	adds	r3, #2
 800bc56:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800bc58:	693b      	ldr	r3, [r7, #16]
 800bc5a:	795b      	ldrb	r3, [r3, #5]
 800bc5c:	78fa      	ldrb	r2, [r7, #3]
 800bc5e:	429a      	cmp	r2, r3
 800bc60:	d002      	beq.n	800bc68 <USBH_FindInterface+0x4e>
 800bc62:	78fb      	ldrb	r3, [r7, #3]
 800bc64:	2bff      	cmp	r3, #255	@ 0xff
 800bc66:	d111      	bne.n	800bc8c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800bc68:	693b      	ldr	r3, [r7, #16]
 800bc6a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800bc6c:	78ba      	ldrb	r2, [r7, #2]
 800bc6e:	429a      	cmp	r2, r3
 800bc70:	d002      	beq.n	800bc78 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800bc72:	78bb      	ldrb	r3, [r7, #2]
 800bc74:	2bff      	cmp	r3, #255	@ 0xff
 800bc76:	d109      	bne.n	800bc8c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800bc78:	693b      	ldr	r3, [r7, #16]
 800bc7a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800bc7c:	787a      	ldrb	r2, [r7, #1]
 800bc7e:	429a      	cmp	r2, r3
 800bc80:	d002      	beq.n	800bc88 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800bc82:	787b      	ldrb	r3, [r7, #1]
 800bc84:	2bff      	cmp	r3, #255	@ 0xff
 800bc86:	d101      	bne.n	800bc8c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800bc88:	7dfb      	ldrb	r3, [r7, #23]
 800bc8a:	e006      	b.n	800bc9a <USBH_FindInterface+0x80>
    }
    if_ix++;
 800bc8c:	7dfb      	ldrb	r3, [r7, #23]
 800bc8e:	3301      	adds	r3, #1
 800bc90:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800bc92:	7dfb      	ldrb	r3, [r7, #23]
 800bc94:	2b01      	cmp	r3, #1
 800bc96:	d9d6      	bls.n	800bc46 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800bc98:	23ff      	movs	r3, #255	@ 0xff
}
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	371c      	adds	r7, #28
 800bc9e:	46bd      	mov	sp, r7
 800bca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca4:	4770      	bx	lr

0800bca6 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800bca6:	b580      	push	{r7, lr}
 800bca8:	b082      	sub	sp, #8
 800bcaa:	af00      	add	r7, sp, #0
 800bcac:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800bcae:	6878      	ldr	r0, [r7, #4]
 800bcb0:	f001 fcfc 	bl	800d6ac <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800bcb4:	2101      	movs	r1, #1
 800bcb6:	6878      	ldr	r0, [r7, #4]
 800bcb8:	f001 fe03 	bl	800d8c2 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800bcbc:	2300      	movs	r3, #0
}
 800bcbe:	4618      	mov	r0, r3
 800bcc0:	3708      	adds	r7, #8
 800bcc2:	46bd      	mov	sp, r7
 800bcc4:	bd80      	pop	{r7, pc}
	...

0800bcc8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b088      	sub	sp, #32
 800bccc:	af04      	add	r7, sp, #16
 800bcce:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800bcd0:	2302      	movs	r3, #2
 800bcd2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800bcd4:	2300      	movs	r3, #0
 800bcd6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800bcde:	b2db      	uxtb	r3, r3
 800bce0:	2b01      	cmp	r3, #1
 800bce2:	d102      	bne.n	800bcea <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	2203      	movs	r2, #3
 800bce8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	781b      	ldrb	r3, [r3, #0]
 800bcee:	b2db      	uxtb	r3, r3
 800bcf0:	2b0b      	cmp	r3, #11
 800bcf2:	f200 81bc 	bhi.w	800c06e <USBH_Process+0x3a6>
 800bcf6:	a201      	add	r2, pc, #4	@ (adr r2, 800bcfc <USBH_Process+0x34>)
 800bcf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcfc:	0800bd2d 	.word	0x0800bd2d
 800bd00:	0800bd5f 	.word	0x0800bd5f
 800bd04:	0800bdc9 	.word	0x0800bdc9
 800bd08:	0800c009 	.word	0x0800c009
 800bd0c:	0800c06f 	.word	0x0800c06f
 800bd10:	0800be69 	.word	0x0800be69
 800bd14:	0800bfaf 	.word	0x0800bfaf
 800bd18:	0800be9f 	.word	0x0800be9f
 800bd1c:	0800bebf 	.word	0x0800bebf
 800bd20:	0800bedd 	.word	0x0800bedd
 800bd24:	0800bf21 	.word	0x0800bf21
 800bd28:	0800bff1 	.word	0x0800bff1
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800bd32:	b2db      	uxtb	r3, r3
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	f000 819c 	beq.w	800c072 <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	2201      	movs	r2, #1
 800bd3e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800bd40:	20c8      	movs	r0, #200	@ 0xc8
 800bd42:	f001 fe08 	bl	800d956 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800bd46:	6878      	ldr	r0, [r7, #4]
 800bd48:	f001 fd0d 	bl	800d766 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	2200      	movs	r2, #0
 800bd50:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	2200      	movs	r2, #0
 800bd58:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800bd5c:	e189      	b.n	800c072 <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800bd64:	b2db      	uxtb	r3, r3
 800bd66:	2b01      	cmp	r3, #1
 800bd68:	d107      	bne.n	800bd7a <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	2200      	movs	r2, #0
 800bd6e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	2202      	movs	r2, #2
 800bd76:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800bd78:	e18a      	b.n	800c090 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800bd80:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bd84:	d914      	bls.n	800bdb0 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800bd8c:	3301      	adds	r3, #1
 800bd8e:	b2da      	uxtb	r2, r3
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800bd9c:	2b03      	cmp	r3, #3
 800bd9e:	d903      	bls.n	800bda8 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	220d      	movs	r2, #13
 800bda4:	701a      	strb	r2, [r3, #0]
      break;
 800bda6:	e173      	b.n	800c090 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	2200      	movs	r2, #0
 800bdac:	701a      	strb	r2, [r3, #0]
      break;
 800bdae:	e16f      	b.n	800c090 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800bdb6:	f103 020a 	add.w	r2, r3, #10
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800bdc0:	200a      	movs	r0, #10
 800bdc2:	f001 fdc8 	bl	800d956 <USBH_Delay>
      break;
 800bdc6:	e163      	b.n	800c090 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d005      	beq.n	800bdde <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800bdd8:	2104      	movs	r1, #4
 800bdda:	6878      	ldr	r0, [r7, #4]
 800bddc:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800bdde:	2064      	movs	r0, #100	@ 0x64
 800bde0:	f001 fdb9 	bl	800d956 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800bde4:	6878      	ldr	r0, [r7, #4]
 800bde6:	f001 fc97 	bl	800d718 <USBH_LL_GetSpeed>
 800bdea:	4603      	mov	r3, r0
 800bdec:	461a      	mov	r2, r3
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	2205      	movs	r2, #5
 800bdf8:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800bdfa:	2100      	movs	r1, #0
 800bdfc:	6878      	ldr	r0, [r7, #4]
 800bdfe:	f001 faa2 	bl	800d346 <USBH_AllocPipe>
 800be02:	4603      	mov	r3, r0
 800be04:	461a      	mov	r2, r3
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800be0a:	2180      	movs	r1, #128	@ 0x80
 800be0c:	6878      	ldr	r0, [r7, #4]
 800be0e:	f001 fa9a 	bl	800d346 <USBH_AllocPipe>
 800be12:	4603      	mov	r3, r0
 800be14:	461a      	mov	r2, r3
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	7919      	ldrb	r1, [r3, #4]
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800be2a:	687a      	ldr	r2, [r7, #4]
 800be2c:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800be2e:	9202      	str	r2, [sp, #8]
 800be30:	2200      	movs	r2, #0
 800be32:	9201      	str	r2, [sp, #4]
 800be34:	9300      	str	r3, [sp, #0]
 800be36:	4603      	mov	r3, r0
 800be38:	2280      	movs	r2, #128	@ 0x80
 800be3a:	6878      	ldr	r0, [r7, #4]
 800be3c:	f001 fa54 	bl	800d2e8 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	7959      	ldrb	r1, [r3, #5]
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800be50:	687a      	ldr	r2, [r7, #4]
 800be52:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800be54:	9202      	str	r2, [sp, #8]
 800be56:	2200      	movs	r2, #0
 800be58:	9201      	str	r2, [sp, #4]
 800be5a:	9300      	str	r3, [sp, #0]
 800be5c:	4603      	mov	r3, r0
 800be5e:	2200      	movs	r2, #0
 800be60:	6878      	ldr	r0, [r7, #4]
 800be62:	f001 fa41 	bl	800d2e8 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800be66:	e113      	b.n	800c090 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800be68:	6878      	ldr	r0, [r7, #4]
 800be6a:	f000 f917 	bl	800c09c <USBH_HandleEnum>
 800be6e:	4603      	mov	r3, r0
 800be70:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800be72:	7bbb      	ldrb	r3, [r7, #14]
 800be74:	b2db      	uxtb	r3, r3
 800be76:	2b00      	cmp	r3, #0
 800be78:	f040 80fd 	bne.w	800c076 <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	2200      	movs	r2, #0
 800be80:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800be8a:	2b01      	cmp	r3, #1
 800be8c:	d103      	bne.n	800be96 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	2208      	movs	r2, #8
 800be92:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800be94:	e0ef      	b.n	800c076 <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	2207      	movs	r2, #7
 800be9a:	701a      	strb	r2, [r3, #0]
      break;
 800be9c:	e0eb      	b.n	800c076 <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	f000 80e8 	beq.w	800c07a <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800beb0:	2101      	movs	r1, #1
 800beb2:	6878      	ldr	r0, [r7, #4]
 800beb4:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	2208      	movs	r2, #8
 800beba:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800bebc:	e0dd      	b.n	800c07a <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800bec4:	4619      	mov	r1, r3
 800bec6:	6878      	ldr	r0, [r7, #4]
 800bec8:	f000 fc3f 	bl	800c74a <USBH_SetCfg>
 800becc:	4603      	mov	r3, r0
 800bece:	2b00      	cmp	r3, #0
 800bed0:	f040 80d5 	bne.w	800c07e <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	2209      	movs	r2, #9
 800bed8:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800beda:	e0d0      	b.n	800c07e <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800bee2:	f003 0320 	and.w	r3, r3, #32
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d016      	beq.n	800bf18 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800beea:	2101      	movs	r1, #1
 800beec:	6878      	ldr	r0, [r7, #4]
 800beee:	f000 fc4f 	bl	800c790 <USBH_SetFeature>
 800bef2:	4603      	mov	r3, r0
 800bef4:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800bef6:	7bbb      	ldrb	r3, [r7, #14]
 800bef8:	b2db      	uxtb	r3, r3
 800befa:	2b00      	cmp	r3, #0
 800befc:	d103      	bne.n	800bf06 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	220a      	movs	r2, #10
 800bf02:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800bf04:	e0bd      	b.n	800c082 <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 800bf06:	7bbb      	ldrb	r3, [r7, #14]
 800bf08:	b2db      	uxtb	r3, r3
 800bf0a:	2b03      	cmp	r3, #3
 800bf0c:	f040 80b9 	bne.w	800c082 <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	220a      	movs	r2, #10
 800bf14:	701a      	strb	r2, [r3, #0]
      break;
 800bf16:	e0b4      	b.n	800c082 <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	220a      	movs	r2, #10
 800bf1c:	701a      	strb	r2, [r3, #0]
      break;
 800bf1e:	e0b0      	b.n	800c082 <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	f000 80ad 	beq.w	800c086 <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	2200      	movs	r2, #0
 800bf30:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800bf34:	2300      	movs	r3, #0
 800bf36:	73fb      	strb	r3, [r7, #15]
 800bf38:	e016      	b.n	800bf68 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800bf3a:	7bfa      	ldrb	r2, [r7, #15]
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	32de      	adds	r2, #222	@ 0xde
 800bf40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf44:	791a      	ldrb	r2, [r3, #4]
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800bf4c:	429a      	cmp	r2, r3
 800bf4e:	d108      	bne.n	800bf62 <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 800bf50:	7bfa      	ldrb	r2, [r7, #15]
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	32de      	adds	r2, #222	@ 0xde
 800bf56:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800bf60:	e005      	b.n	800bf6e <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800bf62:	7bfb      	ldrb	r3, [r7, #15]
 800bf64:	3301      	adds	r3, #1
 800bf66:	73fb      	strb	r3, [r7, #15]
 800bf68:	7bfb      	ldrb	r3, [r7, #15]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d0e5      	beq.n	800bf3a <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d016      	beq.n	800bfa6 <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bf7e:	689b      	ldr	r3, [r3, #8]
 800bf80:	6878      	ldr	r0, [r7, #4]
 800bf82:	4798      	blx	r3
 800bf84:	4603      	mov	r3, r0
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d109      	bne.n	800bf9e <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	2206      	movs	r2, #6
 800bf8e:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800bf96:	2103      	movs	r1, #3
 800bf98:	6878      	ldr	r0, [r7, #4]
 800bf9a:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800bf9c:	e073      	b.n	800c086 <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	220d      	movs	r2, #13
 800bfa2:	701a      	strb	r2, [r3, #0]
      break;
 800bfa4:	e06f      	b.n	800c086 <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	220d      	movs	r2, #13
 800bfaa:	701a      	strb	r2, [r3, #0]
      break;
 800bfac:	e06b      	b.n	800c086 <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d017      	beq.n	800bfe8 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bfbe:	691b      	ldr	r3, [r3, #16]
 800bfc0:	6878      	ldr	r0, [r7, #4]
 800bfc2:	4798      	blx	r3
 800bfc4:	4603      	mov	r3, r0
 800bfc6:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800bfc8:	7bbb      	ldrb	r3, [r7, #14]
 800bfca:	b2db      	uxtb	r3, r3
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d103      	bne.n	800bfd8 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	220b      	movs	r2, #11
 800bfd4:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800bfd6:	e058      	b.n	800c08a <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 800bfd8:	7bbb      	ldrb	r3, [r7, #14]
 800bfda:	b2db      	uxtb	r3, r3
 800bfdc:	2b02      	cmp	r3, #2
 800bfde:	d154      	bne.n	800c08a <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	220d      	movs	r2, #13
 800bfe4:	701a      	strb	r2, [r3, #0]
      break;
 800bfe6:	e050      	b.n	800c08a <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	220d      	movs	r2, #13
 800bfec:	701a      	strb	r2, [r3, #0]
      break;
 800bfee:	e04c      	b.n	800c08a <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d049      	beq.n	800c08e <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c000:	695b      	ldr	r3, [r3, #20]
 800c002:	6878      	ldr	r0, [r7, #4]
 800c004:	4798      	blx	r3
      }
      break;
 800c006:	e042      	b.n	800c08e <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	2200      	movs	r2, #0
 800c00c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800c010:	6878      	ldr	r0, [r7, #4]
 800c012:	f7ff fd4b 	bl	800baac <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d009      	beq.n	800c034 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c026:	68db      	ldr	r3, [r3, #12]
 800c028:	6878      	ldr	r0, [r7, #4]
 800c02a:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	2200      	movs	r2, #0
 800c030:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d005      	beq.n	800c04a <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800c044:	2105      	movs	r1, #5
 800c046:	6878      	ldr	r0, [r7, #4]
 800c048:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800c050:	b2db      	uxtb	r3, r3
 800c052:	2b01      	cmp	r3, #1
 800c054:	d107      	bne.n	800c066 <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	2200      	movs	r2, #0
 800c05a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800c05e:	6878      	ldr	r0, [r7, #4]
 800c060:	f7ff fe21 	bl	800bca6 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800c064:	e014      	b.n	800c090 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 800c066:	6878      	ldr	r0, [r7, #4]
 800c068:	f001 fb20 	bl	800d6ac <USBH_LL_Start>
      break;
 800c06c:	e010      	b.n	800c090 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 800c06e:	bf00      	nop
 800c070:	e00e      	b.n	800c090 <USBH_Process+0x3c8>
      break;
 800c072:	bf00      	nop
 800c074:	e00c      	b.n	800c090 <USBH_Process+0x3c8>
      break;
 800c076:	bf00      	nop
 800c078:	e00a      	b.n	800c090 <USBH_Process+0x3c8>
    break;
 800c07a:	bf00      	nop
 800c07c:	e008      	b.n	800c090 <USBH_Process+0x3c8>
      break;
 800c07e:	bf00      	nop
 800c080:	e006      	b.n	800c090 <USBH_Process+0x3c8>
      break;
 800c082:	bf00      	nop
 800c084:	e004      	b.n	800c090 <USBH_Process+0x3c8>
      break;
 800c086:	bf00      	nop
 800c088:	e002      	b.n	800c090 <USBH_Process+0x3c8>
      break;
 800c08a:	bf00      	nop
 800c08c:	e000      	b.n	800c090 <USBH_Process+0x3c8>
      break;
 800c08e:	bf00      	nop
  }
  return USBH_OK;
 800c090:	2300      	movs	r3, #0
}
 800c092:	4618      	mov	r0, r3
 800c094:	3710      	adds	r7, #16
 800c096:	46bd      	mov	sp, r7
 800c098:	bd80      	pop	{r7, pc}
 800c09a:	bf00      	nop

0800c09c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800c09c:	b580      	push	{r7, lr}
 800c09e:	b088      	sub	sp, #32
 800c0a0:	af04      	add	r7, sp, #16
 800c0a2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800c0a4:	2301      	movs	r3, #1
 800c0a6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800c0a8:	2301      	movs	r3, #1
 800c0aa:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	785b      	ldrb	r3, [r3, #1]
 800c0b0:	2b07      	cmp	r3, #7
 800c0b2:	f200 81bd 	bhi.w	800c430 <USBH_HandleEnum+0x394>
 800c0b6:	a201      	add	r2, pc, #4	@ (adr r2, 800c0bc <USBH_HandleEnum+0x20>)
 800c0b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0bc:	0800c0dd 	.word	0x0800c0dd
 800c0c0:	0800c197 	.word	0x0800c197
 800c0c4:	0800c201 	.word	0x0800c201
 800c0c8:	0800c28b 	.word	0x0800c28b
 800c0cc:	0800c2f5 	.word	0x0800c2f5
 800c0d0:	0800c365 	.word	0x0800c365
 800c0d4:	0800c3ab 	.word	0x0800c3ab
 800c0d8:	0800c3f1 	.word	0x0800c3f1
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800c0dc:	2108      	movs	r1, #8
 800c0de:	6878      	ldr	r0, [r7, #4]
 800c0e0:	f000 fa50 	bl	800c584 <USBH_Get_DevDesc>
 800c0e4:	4603      	mov	r3, r0
 800c0e6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c0e8:	7bbb      	ldrb	r3, [r7, #14]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d12e      	bne.n	800c14c <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	2201      	movs	r2, #1
 800c0fc:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	7919      	ldrb	r1, [r3, #4]
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c10e:	687a      	ldr	r2, [r7, #4]
 800c110:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800c112:	9202      	str	r2, [sp, #8]
 800c114:	2200      	movs	r2, #0
 800c116:	9201      	str	r2, [sp, #4]
 800c118:	9300      	str	r3, [sp, #0]
 800c11a:	4603      	mov	r3, r0
 800c11c:	2280      	movs	r2, #128	@ 0x80
 800c11e:	6878      	ldr	r0, [r7, #4]
 800c120:	f001 f8e2 	bl	800d2e8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	7959      	ldrb	r1, [r3, #5]
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c134:	687a      	ldr	r2, [r7, #4]
 800c136:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c138:	9202      	str	r2, [sp, #8]
 800c13a:	2200      	movs	r2, #0
 800c13c:	9201      	str	r2, [sp, #4]
 800c13e:	9300      	str	r3, [sp, #0]
 800c140:	4603      	mov	r3, r0
 800c142:	2200      	movs	r2, #0
 800c144:	6878      	ldr	r0, [r7, #4]
 800c146:	f001 f8cf 	bl	800d2e8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800c14a:	e173      	b.n	800c434 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c14c:	7bbb      	ldrb	r3, [r7, #14]
 800c14e:	2b03      	cmp	r3, #3
 800c150:	f040 8170 	bne.w	800c434 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c15a:	3301      	adds	r3, #1
 800c15c:	b2da      	uxtb	r2, r3
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c16a:	2b03      	cmp	r3, #3
 800c16c:	d903      	bls.n	800c176 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	220d      	movs	r2, #13
 800c172:	701a      	strb	r2, [r3, #0]
      break;
 800c174:	e15e      	b.n	800c434 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	795b      	ldrb	r3, [r3, #5]
 800c17a:	4619      	mov	r1, r3
 800c17c:	6878      	ldr	r0, [r7, #4]
 800c17e:	f001 f903 	bl	800d388 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	791b      	ldrb	r3, [r3, #4]
 800c186:	4619      	mov	r1, r3
 800c188:	6878      	ldr	r0, [r7, #4]
 800c18a:	f001 f8fd 	bl	800d388 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	2200      	movs	r2, #0
 800c192:	701a      	strb	r2, [r3, #0]
      break;
 800c194:	e14e      	b.n	800c434 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800c196:	2112      	movs	r1, #18
 800c198:	6878      	ldr	r0, [r7, #4]
 800c19a:	f000 f9f3 	bl	800c584 <USBH_Get_DevDesc>
 800c19e:	4603      	mov	r3, r0
 800c1a0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c1a2:	7bbb      	ldrb	r3, [r7, #14]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d103      	bne.n	800c1b0 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	2202      	movs	r2, #2
 800c1ac:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800c1ae:	e143      	b.n	800c438 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c1b0:	7bbb      	ldrb	r3, [r7, #14]
 800c1b2:	2b03      	cmp	r3, #3
 800c1b4:	f040 8140 	bne.w	800c438 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c1be:	3301      	adds	r3, #1
 800c1c0:	b2da      	uxtb	r2, r3
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c1ce:	2b03      	cmp	r3, #3
 800c1d0:	d903      	bls.n	800c1da <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	220d      	movs	r2, #13
 800c1d6:	701a      	strb	r2, [r3, #0]
      break;
 800c1d8:	e12e      	b.n	800c438 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	795b      	ldrb	r3, [r3, #5]
 800c1de:	4619      	mov	r1, r3
 800c1e0:	6878      	ldr	r0, [r7, #4]
 800c1e2:	f001 f8d1 	bl	800d388 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	791b      	ldrb	r3, [r3, #4]
 800c1ea:	4619      	mov	r1, r3
 800c1ec:	6878      	ldr	r0, [r7, #4]
 800c1ee:	f001 f8cb 	bl	800d388 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	2200      	movs	r2, #0
 800c1fc:	701a      	strb	r2, [r3, #0]
      break;
 800c1fe:	e11b      	b.n	800c438 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800c200:	2101      	movs	r1, #1
 800c202:	6878      	ldr	r0, [r7, #4]
 800c204:	f000 fa7d 	bl	800c702 <USBH_SetAddress>
 800c208:	4603      	mov	r3, r0
 800c20a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c20c:	7bbb      	ldrb	r3, [r7, #14]
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d130      	bne.n	800c274 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800c212:	2002      	movs	r0, #2
 800c214:	f001 fb9f 	bl	800d956 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	2201      	movs	r2, #1
 800c21c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	2203      	movs	r2, #3
 800c224:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	7919      	ldrb	r1, [r3, #4]
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c236:	687a      	ldr	r2, [r7, #4]
 800c238:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800c23a:	9202      	str	r2, [sp, #8]
 800c23c:	2200      	movs	r2, #0
 800c23e:	9201      	str	r2, [sp, #4]
 800c240:	9300      	str	r3, [sp, #0]
 800c242:	4603      	mov	r3, r0
 800c244:	2280      	movs	r2, #128	@ 0x80
 800c246:	6878      	ldr	r0, [r7, #4]
 800c248:	f001 f84e 	bl	800d2e8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	7959      	ldrb	r1, [r3, #5]
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c25c:	687a      	ldr	r2, [r7, #4]
 800c25e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c260:	9202      	str	r2, [sp, #8]
 800c262:	2200      	movs	r2, #0
 800c264:	9201      	str	r2, [sp, #4]
 800c266:	9300      	str	r3, [sp, #0]
 800c268:	4603      	mov	r3, r0
 800c26a:	2200      	movs	r2, #0
 800c26c:	6878      	ldr	r0, [r7, #4]
 800c26e:	f001 f83b 	bl	800d2e8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800c272:	e0e3      	b.n	800c43c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c274:	7bbb      	ldrb	r3, [r7, #14]
 800c276:	2b03      	cmp	r3, #3
 800c278:	f040 80e0 	bne.w	800c43c <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	220d      	movs	r2, #13
 800c280:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	2200      	movs	r2, #0
 800c286:	705a      	strb	r2, [r3, #1]
      break;
 800c288:	e0d8      	b.n	800c43c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800c28a:	2109      	movs	r1, #9
 800c28c:	6878      	ldr	r0, [r7, #4]
 800c28e:	f000 f9a5 	bl	800c5dc <USBH_Get_CfgDesc>
 800c292:	4603      	mov	r3, r0
 800c294:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c296:	7bbb      	ldrb	r3, [r7, #14]
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d103      	bne.n	800c2a4 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	2204      	movs	r2, #4
 800c2a0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800c2a2:	e0cd      	b.n	800c440 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c2a4:	7bbb      	ldrb	r3, [r7, #14]
 800c2a6:	2b03      	cmp	r3, #3
 800c2a8:	f040 80ca 	bne.w	800c440 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c2b2:	3301      	adds	r3, #1
 800c2b4:	b2da      	uxtb	r2, r3
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c2c2:	2b03      	cmp	r3, #3
 800c2c4:	d903      	bls.n	800c2ce <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	220d      	movs	r2, #13
 800c2ca:	701a      	strb	r2, [r3, #0]
      break;
 800c2cc:	e0b8      	b.n	800c440 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	795b      	ldrb	r3, [r3, #5]
 800c2d2:	4619      	mov	r1, r3
 800c2d4:	6878      	ldr	r0, [r7, #4]
 800c2d6:	f001 f857 	bl	800d388 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	791b      	ldrb	r3, [r3, #4]
 800c2de:	4619      	mov	r1, r3
 800c2e0:	6878      	ldr	r0, [r7, #4]
 800c2e2:	f001 f851 	bl	800d388 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	2200      	movs	r2, #0
 800c2ea:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	2200      	movs	r2, #0
 800c2f0:	701a      	strb	r2, [r3, #0]
      break;
 800c2f2:	e0a5      	b.n	800c440 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800c2fa:	4619      	mov	r1, r3
 800c2fc:	6878      	ldr	r0, [r7, #4]
 800c2fe:	f000 f96d 	bl	800c5dc <USBH_Get_CfgDesc>
 800c302:	4603      	mov	r3, r0
 800c304:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c306:	7bbb      	ldrb	r3, [r7, #14]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d103      	bne.n	800c314 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	2205      	movs	r2, #5
 800c310:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800c312:	e097      	b.n	800c444 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c314:	7bbb      	ldrb	r3, [r7, #14]
 800c316:	2b03      	cmp	r3, #3
 800c318:	f040 8094 	bne.w	800c444 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c322:	3301      	adds	r3, #1
 800c324:	b2da      	uxtb	r2, r3
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c332:	2b03      	cmp	r3, #3
 800c334:	d903      	bls.n	800c33e <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	220d      	movs	r2, #13
 800c33a:	701a      	strb	r2, [r3, #0]
      break;
 800c33c:	e082      	b.n	800c444 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	795b      	ldrb	r3, [r3, #5]
 800c342:	4619      	mov	r1, r3
 800c344:	6878      	ldr	r0, [r7, #4]
 800c346:	f001 f81f 	bl	800d388 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	791b      	ldrb	r3, [r3, #4]
 800c34e:	4619      	mov	r1, r3
 800c350:	6878      	ldr	r0, [r7, #4]
 800c352:	f001 f819 	bl	800d388 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	2200      	movs	r2, #0
 800c35a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	2200      	movs	r2, #0
 800c360:	701a      	strb	r2, [r3, #0]
      break;
 800c362:	e06f      	b.n	800c444 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d019      	beq.n	800c3a2 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800c37a:	23ff      	movs	r3, #255	@ 0xff
 800c37c:	6878      	ldr	r0, [r7, #4]
 800c37e:	f000 f957 	bl	800c630 <USBH_Get_StringDesc>
 800c382:	4603      	mov	r3, r0
 800c384:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c386:	7bbb      	ldrb	r3, [r7, #14]
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d103      	bne.n	800c394 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	2206      	movs	r2, #6
 800c390:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800c392:	e059      	b.n	800c448 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c394:	7bbb      	ldrb	r3, [r7, #14]
 800c396:	2b03      	cmp	r3, #3
 800c398:	d156      	bne.n	800c448 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	2206      	movs	r2, #6
 800c39e:	705a      	strb	r2, [r3, #1]
      break;
 800c3a0:	e052      	b.n	800c448 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	2206      	movs	r2, #6
 800c3a6:	705a      	strb	r2, [r3, #1]
      break;
 800c3a8:	e04e      	b.n	800c448 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d019      	beq.n	800c3e8 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800c3c0:	23ff      	movs	r3, #255	@ 0xff
 800c3c2:	6878      	ldr	r0, [r7, #4]
 800c3c4:	f000 f934 	bl	800c630 <USBH_Get_StringDesc>
 800c3c8:	4603      	mov	r3, r0
 800c3ca:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c3cc:	7bbb      	ldrb	r3, [r7, #14]
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d103      	bne.n	800c3da <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	2207      	movs	r2, #7
 800c3d6:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800c3d8:	e038      	b.n	800c44c <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c3da:	7bbb      	ldrb	r3, [r7, #14]
 800c3dc:	2b03      	cmp	r3, #3
 800c3de:	d135      	bne.n	800c44c <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	2207      	movs	r2, #7
 800c3e4:	705a      	strb	r2, [r3, #1]
      break;
 800c3e6:	e031      	b.n	800c44c <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	2207      	movs	r2, #7
 800c3ec:	705a      	strb	r2, [r3, #1]
      break;
 800c3ee:	e02d      	b.n	800c44c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d017      	beq.n	800c42a <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800c406:	23ff      	movs	r3, #255	@ 0xff
 800c408:	6878      	ldr	r0, [r7, #4]
 800c40a:	f000 f911 	bl	800c630 <USBH_Get_StringDesc>
 800c40e:	4603      	mov	r3, r0
 800c410:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c412:	7bbb      	ldrb	r3, [r7, #14]
 800c414:	2b00      	cmp	r3, #0
 800c416:	d102      	bne.n	800c41e <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800c418:	2300      	movs	r3, #0
 800c41a:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800c41c:	e018      	b.n	800c450 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c41e:	7bbb      	ldrb	r3, [r7, #14]
 800c420:	2b03      	cmp	r3, #3
 800c422:	d115      	bne.n	800c450 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800c424:	2300      	movs	r3, #0
 800c426:	73fb      	strb	r3, [r7, #15]
      break;
 800c428:	e012      	b.n	800c450 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800c42a:	2300      	movs	r3, #0
 800c42c:	73fb      	strb	r3, [r7, #15]
      break;
 800c42e:	e00f      	b.n	800c450 <USBH_HandleEnum+0x3b4>

    default:
      break;
 800c430:	bf00      	nop
 800c432:	e00e      	b.n	800c452 <USBH_HandleEnum+0x3b6>
      break;
 800c434:	bf00      	nop
 800c436:	e00c      	b.n	800c452 <USBH_HandleEnum+0x3b6>
      break;
 800c438:	bf00      	nop
 800c43a:	e00a      	b.n	800c452 <USBH_HandleEnum+0x3b6>
      break;
 800c43c:	bf00      	nop
 800c43e:	e008      	b.n	800c452 <USBH_HandleEnum+0x3b6>
      break;
 800c440:	bf00      	nop
 800c442:	e006      	b.n	800c452 <USBH_HandleEnum+0x3b6>
      break;
 800c444:	bf00      	nop
 800c446:	e004      	b.n	800c452 <USBH_HandleEnum+0x3b6>
      break;
 800c448:	bf00      	nop
 800c44a:	e002      	b.n	800c452 <USBH_HandleEnum+0x3b6>
      break;
 800c44c:	bf00      	nop
 800c44e:	e000      	b.n	800c452 <USBH_HandleEnum+0x3b6>
      break;
 800c450:	bf00      	nop
  }
  return Status;
 800c452:	7bfb      	ldrb	r3, [r7, #15]
}
 800c454:	4618      	mov	r0, r3
 800c456:	3710      	adds	r7, #16
 800c458:	46bd      	mov	sp, r7
 800c45a:	bd80      	pop	{r7, pc}

0800c45c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800c45c:	b480      	push	{r7}
 800c45e:	b083      	sub	sp, #12
 800c460:	af00      	add	r7, sp, #0
 800c462:	6078      	str	r0, [r7, #4]
 800c464:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	683a      	ldr	r2, [r7, #0]
 800c46a:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800c46e:	bf00      	nop
 800c470:	370c      	adds	r7, #12
 800c472:	46bd      	mov	sp, r7
 800c474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c478:	4770      	bx	lr

0800c47a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800c47a:	b580      	push	{r7, lr}
 800c47c:	b082      	sub	sp, #8
 800c47e:	af00      	add	r7, sp, #0
 800c480:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c488:	1c5a      	adds	r2, r3, #1
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800c490:	6878      	ldr	r0, [r7, #4]
 800c492:	f000 f804 	bl	800c49e <USBH_HandleSof>
}
 800c496:	bf00      	nop
 800c498:	3708      	adds	r7, #8
 800c49a:	46bd      	mov	sp, r7
 800c49c:	bd80      	pop	{r7, pc}

0800c49e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800c49e:	b580      	push	{r7, lr}
 800c4a0:	b082      	sub	sp, #8
 800c4a2:	af00      	add	r7, sp, #0
 800c4a4:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	781b      	ldrb	r3, [r3, #0]
 800c4aa:	b2db      	uxtb	r3, r3
 800c4ac:	2b0b      	cmp	r3, #11
 800c4ae:	d10a      	bne.n	800c4c6 <USBH_HandleSof+0x28>
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d005      	beq.n	800c4c6 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c4c0:	699b      	ldr	r3, [r3, #24]
 800c4c2:	6878      	ldr	r0, [r7, #4]
 800c4c4:	4798      	blx	r3
  }
}
 800c4c6:	bf00      	nop
 800c4c8:	3708      	adds	r7, #8
 800c4ca:	46bd      	mov	sp, r7
 800c4cc:	bd80      	pop	{r7, pc}

0800c4ce <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800c4ce:	b480      	push	{r7}
 800c4d0:	b083      	sub	sp, #12
 800c4d2:	af00      	add	r7, sp, #0
 800c4d4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	2201      	movs	r2, #1
 800c4da:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800c4de:	bf00      	nop
}
 800c4e0:	370c      	adds	r7, #12
 800c4e2:	46bd      	mov	sp, r7
 800c4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4e8:	4770      	bx	lr

0800c4ea <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800c4ea:	b480      	push	{r7}
 800c4ec:	b083      	sub	sp, #12
 800c4ee:	af00      	add	r7, sp, #0
 800c4f0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	2200      	movs	r2, #0
 800c4f6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	2201      	movs	r2, #1
 800c4fe:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800c502:	bf00      	nop
}
 800c504:	370c      	adds	r7, #12
 800c506:	46bd      	mov	sp, r7
 800c508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c50c:	4770      	bx	lr

0800c50e <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800c50e:	b480      	push	{r7}
 800c510:	b083      	sub	sp, #12
 800c512:	af00      	add	r7, sp, #0
 800c514:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	2201      	movs	r2, #1
 800c51a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	2200      	movs	r2, #0
 800c522:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	2200      	movs	r2, #0
 800c52a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800c52e:	2300      	movs	r3, #0
}
 800c530:	4618      	mov	r0, r3
 800c532:	370c      	adds	r7, #12
 800c534:	46bd      	mov	sp, r7
 800c536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c53a:	4770      	bx	lr

0800c53c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800c53c:	b580      	push	{r7, lr}
 800c53e:	b082      	sub	sp, #8
 800c540:	af00      	add	r7, sp, #0
 800c542:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	2201      	movs	r2, #1
 800c548:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	2200      	movs	r2, #0
 800c550:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	2200      	movs	r2, #0
 800c558:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800c55c:	6878      	ldr	r0, [r7, #4]
 800c55e:	f001 f8c0 	bl	800d6e2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	791b      	ldrb	r3, [r3, #4]
 800c566:	4619      	mov	r1, r3
 800c568:	6878      	ldr	r0, [r7, #4]
 800c56a:	f000 ff0d 	bl	800d388 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	795b      	ldrb	r3, [r3, #5]
 800c572:	4619      	mov	r1, r3
 800c574:	6878      	ldr	r0, [r7, #4]
 800c576:	f000 ff07 	bl	800d388 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800c57a:	2300      	movs	r3, #0
}
 800c57c:	4618      	mov	r0, r3
 800c57e:	3708      	adds	r7, #8
 800c580:	46bd      	mov	sp, r7
 800c582:	bd80      	pop	{r7, pc}

0800c584 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800c584:	b580      	push	{r7, lr}
 800c586:	b086      	sub	sp, #24
 800c588:	af02      	add	r7, sp, #8
 800c58a:	6078      	str	r0, [r7, #4]
 800c58c:	460b      	mov	r3, r1
 800c58e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800c590:	887b      	ldrh	r3, [r7, #2]
 800c592:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c596:	d901      	bls.n	800c59c <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800c598:	2303      	movs	r3, #3
 800c59a:	e01b      	b.n	800c5d4 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800c5a2:	887b      	ldrh	r3, [r7, #2]
 800c5a4:	9300      	str	r3, [sp, #0]
 800c5a6:	4613      	mov	r3, r2
 800c5a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c5ac:	2100      	movs	r1, #0
 800c5ae:	6878      	ldr	r0, [r7, #4]
 800c5b0:	f000 f872 	bl	800c698 <USBH_GetDescriptor>
 800c5b4:	4603      	mov	r3, r0
 800c5b6:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800c5b8:	7bfb      	ldrb	r3, [r7, #15]
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d109      	bne.n	800c5d2 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800c5c4:	887a      	ldrh	r2, [r7, #2]
 800c5c6:	4619      	mov	r1, r3
 800c5c8:	6878      	ldr	r0, [r7, #4]
 800c5ca:	f000 f929 	bl	800c820 <USBH_ParseDevDesc>
 800c5ce:	4603      	mov	r3, r0
 800c5d0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c5d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5d4:	4618      	mov	r0, r3
 800c5d6:	3710      	adds	r7, #16
 800c5d8:	46bd      	mov	sp, r7
 800c5da:	bd80      	pop	{r7, pc}

0800c5dc <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800c5dc:	b580      	push	{r7, lr}
 800c5de:	b086      	sub	sp, #24
 800c5e0:	af02      	add	r7, sp, #8
 800c5e2:	6078      	str	r0, [r7, #4]
 800c5e4:	460b      	mov	r3, r1
 800c5e6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	331c      	adds	r3, #28
 800c5ec:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800c5ee:	887b      	ldrh	r3, [r7, #2]
 800c5f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c5f4:	d901      	bls.n	800c5fa <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800c5f6:	2303      	movs	r3, #3
 800c5f8:	e016      	b.n	800c628 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800c5fa:	887b      	ldrh	r3, [r7, #2]
 800c5fc:	9300      	str	r3, [sp, #0]
 800c5fe:	68bb      	ldr	r3, [r7, #8]
 800c600:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c604:	2100      	movs	r1, #0
 800c606:	6878      	ldr	r0, [r7, #4]
 800c608:	f000 f846 	bl	800c698 <USBH_GetDescriptor>
 800c60c:	4603      	mov	r3, r0
 800c60e:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800c610:	7bfb      	ldrb	r3, [r7, #15]
 800c612:	2b00      	cmp	r3, #0
 800c614:	d107      	bne.n	800c626 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800c616:	887b      	ldrh	r3, [r7, #2]
 800c618:	461a      	mov	r2, r3
 800c61a:	68b9      	ldr	r1, [r7, #8]
 800c61c:	6878      	ldr	r0, [r7, #4]
 800c61e:	f000 f9af 	bl	800c980 <USBH_ParseCfgDesc>
 800c622:	4603      	mov	r3, r0
 800c624:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c626:	7bfb      	ldrb	r3, [r7, #15]
}
 800c628:	4618      	mov	r0, r3
 800c62a:	3710      	adds	r7, #16
 800c62c:	46bd      	mov	sp, r7
 800c62e:	bd80      	pop	{r7, pc}

0800c630 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800c630:	b580      	push	{r7, lr}
 800c632:	b088      	sub	sp, #32
 800c634:	af02      	add	r7, sp, #8
 800c636:	60f8      	str	r0, [r7, #12]
 800c638:	607a      	str	r2, [r7, #4]
 800c63a:	461a      	mov	r2, r3
 800c63c:	460b      	mov	r3, r1
 800c63e:	72fb      	strb	r3, [r7, #11]
 800c640:	4613      	mov	r3, r2
 800c642:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800c644:	893b      	ldrh	r3, [r7, #8]
 800c646:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c64a:	d802      	bhi.n	800c652 <USBH_Get_StringDesc+0x22>
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d101      	bne.n	800c656 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800c652:	2303      	movs	r3, #3
 800c654:	e01c      	b.n	800c690 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800c656:	7afb      	ldrb	r3, [r7, #11]
 800c658:	b29b      	uxth	r3, r3
 800c65a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800c65e:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800c666:	893b      	ldrh	r3, [r7, #8]
 800c668:	9300      	str	r3, [sp, #0]
 800c66a:	460b      	mov	r3, r1
 800c66c:	2100      	movs	r1, #0
 800c66e:	68f8      	ldr	r0, [r7, #12]
 800c670:	f000 f812 	bl	800c698 <USBH_GetDescriptor>
 800c674:	4603      	mov	r3, r0
 800c676:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800c678:	7dfb      	ldrb	r3, [r7, #23]
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d107      	bne.n	800c68e <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800c684:	893a      	ldrh	r2, [r7, #8]
 800c686:	6879      	ldr	r1, [r7, #4]
 800c688:	4618      	mov	r0, r3
 800c68a:	f000 fb8c 	bl	800cda6 <USBH_ParseStringDesc>
  }

  return status;
 800c68e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c690:	4618      	mov	r0, r3
 800c692:	3718      	adds	r7, #24
 800c694:	46bd      	mov	sp, r7
 800c696:	bd80      	pop	{r7, pc}

0800c698 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800c698:	b580      	push	{r7, lr}
 800c69a:	b084      	sub	sp, #16
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	60f8      	str	r0, [r7, #12]
 800c6a0:	607b      	str	r3, [r7, #4]
 800c6a2:	460b      	mov	r3, r1
 800c6a4:	72fb      	strb	r3, [r7, #11]
 800c6a6:	4613      	mov	r3, r2
 800c6a8:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	789b      	ldrb	r3, [r3, #2]
 800c6ae:	2b01      	cmp	r3, #1
 800c6b0:	d11c      	bne.n	800c6ec <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800c6b2:	7afb      	ldrb	r3, [r7, #11]
 800c6b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c6b8:	b2da      	uxtb	r2, r3
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	2206      	movs	r2, #6
 800c6c2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	893a      	ldrh	r2, [r7, #8]
 800c6c8:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800c6ca:	893b      	ldrh	r3, [r7, #8]
 800c6cc:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800c6d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c6d4:	d104      	bne.n	800c6e0 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	f240 4209 	movw	r2, #1033	@ 0x409
 800c6dc:	829a      	strh	r2, [r3, #20]
 800c6de:	e002      	b.n	800c6e6 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	2200      	movs	r2, #0
 800c6e4:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	8b3a      	ldrh	r2, [r7, #24]
 800c6ea:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800c6ec:	8b3b      	ldrh	r3, [r7, #24]
 800c6ee:	461a      	mov	r2, r3
 800c6f0:	6879      	ldr	r1, [r7, #4]
 800c6f2:	68f8      	ldr	r0, [r7, #12]
 800c6f4:	f000 fba4 	bl	800ce40 <USBH_CtlReq>
 800c6f8:	4603      	mov	r3, r0
}
 800c6fa:	4618      	mov	r0, r3
 800c6fc:	3710      	adds	r7, #16
 800c6fe:	46bd      	mov	sp, r7
 800c700:	bd80      	pop	{r7, pc}

0800c702 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800c702:	b580      	push	{r7, lr}
 800c704:	b082      	sub	sp, #8
 800c706:	af00      	add	r7, sp, #0
 800c708:	6078      	str	r0, [r7, #4]
 800c70a:	460b      	mov	r3, r1
 800c70c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	789b      	ldrb	r3, [r3, #2]
 800c712:	2b01      	cmp	r3, #1
 800c714:	d10f      	bne.n	800c736 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	2200      	movs	r2, #0
 800c71a:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	2205      	movs	r2, #5
 800c720:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800c722:	78fb      	ldrb	r3, [r7, #3]
 800c724:	b29a      	uxth	r2, r3
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	2200      	movs	r2, #0
 800c72e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	2200      	movs	r2, #0
 800c734:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c736:	2200      	movs	r2, #0
 800c738:	2100      	movs	r1, #0
 800c73a:	6878      	ldr	r0, [r7, #4]
 800c73c:	f000 fb80 	bl	800ce40 <USBH_CtlReq>
 800c740:	4603      	mov	r3, r0
}
 800c742:	4618      	mov	r0, r3
 800c744:	3708      	adds	r7, #8
 800c746:	46bd      	mov	sp, r7
 800c748:	bd80      	pop	{r7, pc}

0800c74a <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800c74a:	b580      	push	{r7, lr}
 800c74c:	b082      	sub	sp, #8
 800c74e:	af00      	add	r7, sp, #0
 800c750:	6078      	str	r0, [r7, #4]
 800c752:	460b      	mov	r3, r1
 800c754:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	789b      	ldrb	r3, [r3, #2]
 800c75a:	2b01      	cmp	r3, #1
 800c75c:	d10e      	bne.n	800c77c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	2200      	movs	r2, #0
 800c762:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	2209      	movs	r2, #9
 800c768:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	887a      	ldrh	r2, [r7, #2]
 800c76e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	2200      	movs	r2, #0
 800c774:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	2200      	movs	r2, #0
 800c77a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c77c:	2200      	movs	r2, #0
 800c77e:	2100      	movs	r1, #0
 800c780:	6878      	ldr	r0, [r7, #4]
 800c782:	f000 fb5d 	bl	800ce40 <USBH_CtlReq>
 800c786:	4603      	mov	r3, r0
}
 800c788:	4618      	mov	r0, r3
 800c78a:	3708      	adds	r7, #8
 800c78c:	46bd      	mov	sp, r7
 800c78e:	bd80      	pop	{r7, pc}

0800c790 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800c790:	b580      	push	{r7, lr}
 800c792:	b082      	sub	sp, #8
 800c794:	af00      	add	r7, sp, #0
 800c796:	6078      	str	r0, [r7, #4]
 800c798:	460b      	mov	r3, r1
 800c79a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	789b      	ldrb	r3, [r3, #2]
 800c7a0:	2b01      	cmp	r3, #1
 800c7a2:	d10f      	bne.n	800c7c4 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	2200      	movs	r2, #0
 800c7a8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	2203      	movs	r2, #3
 800c7ae:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800c7b0:	78fb      	ldrb	r3, [r7, #3]
 800c7b2:	b29a      	uxth	r2, r3
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	2200      	movs	r2, #0
 800c7bc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	2200      	movs	r2, #0
 800c7c2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c7c4:	2200      	movs	r2, #0
 800c7c6:	2100      	movs	r1, #0
 800c7c8:	6878      	ldr	r0, [r7, #4]
 800c7ca:	f000 fb39 	bl	800ce40 <USBH_CtlReq>
 800c7ce:	4603      	mov	r3, r0
}
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	3708      	adds	r7, #8
 800c7d4:	46bd      	mov	sp, r7
 800c7d6:	bd80      	pop	{r7, pc}

0800c7d8 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800c7d8:	b580      	push	{r7, lr}
 800c7da:	b082      	sub	sp, #8
 800c7dc:	af00      	add	r7, sp, #0
 800c7de:	6078      	str	r0, [r7, #4]
 800c7e0:	460b      	mov	r3, r1
 800c7e2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	789b      	ldrb	r3, [r3, #2]
 800c7e8:	2b01      	cmp	r3, #1
 800c7ea:	d10f      	bne.n	800c80c <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	2202      	movs	r2, #2
 800c7f0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	2201      	movs	r2, #1
 800c7f6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	2200      	movs	r2, #0
 800c7fc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800c7fe:	78fb      	ldrb	r3, [r7, #3]
 800c800:	b29a      	uxth	r2, r3
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	2200      	movs	r2, #0
 800c80a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c80c:	2200      	movs	r2, #0
 800c80e:	2100      	movs	r1, #0
 800c810:	6878      	ldr	r0, [r7, #4]
 800c812:	f000 fb15 	bl	800ce40 <USBH_CtlReq>
 800c816:	4603      	mov	r3, r0
}
 800c818:	4618      	mov	r0, r3
 800c81a:	3708      	adds	r7, #8
 800c81c:	46bd      	mov	sp, r7
 800c81e:	bd80      	pop	{r7, pc}

0800c820 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800c820:	b480      	push	{r7}
 800c822:	b087      	sub	sp, #28
 800c824:	af00      	add	r7, sp, #0
 800c826:	60f8      	str	r0, [r7, #12]
 800c828:	60b9      	str	r1, [r7, #8]
 800c82a:	4613      	mov	r3, r2
 800c82c:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800c834:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800c836:	2300      	movs	r3, #0
 800c838:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800c83a:	68bb      	ldr	r3, [r7, #8]
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d101      	bne.n	800c844 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800c840:	2302      	movs	r3, #2
 800c842:	e094      	b.n	800c96e <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800c844:	68bb      	ldr	r3, [r7, #8]
 800c846:	781a      	ldrb	r2, [r3, #0]
 800c848:	693b      	ldr	r3, [r7, #16]
 800c84a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800c84c:	68bb      	ldr	r3, [r7, #8]
 800c84e:	785a      	ldrb	r2, [r3, #1]
 800c850:	693b      	ldr	r3, [r7, #16]
 800c852:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800c854:	68bb      	ldr	r3, [r7, #8]
 800c856:	3302      	adds	r3, #2
 800c858:	781b      	ldrb	r3, [r3, #0]
 800c85a:	461a      	mov	r2, r3
 800c85c:	68bb      	ldr	r3, [r7, #8]
 800c85e:	3303      	adds	r3, #3
 800c860:	781b      	ldrb	r3, [r3, #0]
 800c862:	021b      	lsls	r3, r3, #8
 800c864:	b29b      	uxth	r3, r3
 800c866:	4313      	orrs	r3, r2
 800c868:	b29a      	uxth	r2, r3
 800c86a:	693b      	ldr	r3, [r7, #16]
 800c86c:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800c86e:	68bb      	ldr	r3, [r7, #8]
 800c870:	791a      	ldrb	r2, [r3, #4]
 800c872:	693b      	ldr	r3, [r7, #16]
 800c874:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800c876:	68bb      	ldr	r3, [r7, #8]
 800c878:	795a      	ldrb	r2, [r3, #5]
 800c87a:	693b      	ldr	r3, [r7, #16]
 800c87c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800c87e:	68bb      	ldr	r3, [r7, #8]
 800c880:	799a      	ldrb	r2, [r3, #6]
 800c882:	693b      	ldr	r3, [r7, #16]
 800c884:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800c886:	68bb      	ldr	r3, [r7, #8]
 800c888:	79da      	ldrb	r2, [r3, #7]
 800c88a:	693b      	ldr	r3, [r7, #16]
 800c88c:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c894:	2b00      	cmp	r3, #0
 800c896:	d004      	beq.n	800c8a2 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800c89e:	2b01      	cmp	r3, #1
 800c8a0:	d11b      	bne.n	800c8da <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800c8a2:	693b      	ldr	r3, [r7, #16]
 800c8a4:	79db      	ldrb	r3, [r3, #7]
 800c8a6:	2b20      	cmp	r3, #32
 800c8a8:	dc0f      	bgt.n	800c8ca <USBH_ParseDevDesc+0xaa>
 800c8aa:	2b08      	cmp	r3, #8
 800c8ac:	db0f      	blt.n	800c8ce <USBH_ParseDevDesc+0xae>
 800c8ae:	3b08      	subs	r3, #8
 800c8b0:	4a32      	ldr	r2, [pc, #200]	@ (800c97c <USBH_ParseDevDesc+0x15c>)
 800c8b2:	fa22 f303 	lsr.w	r3, r2, r3
 800c8b6:	f003 0301 	and.w	r3, r3, #1
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	bf14      	ite	ne
 800c8be:	2301      	movne	r3, #1
 800c8c0:	2300      	moveq	r3, #0
 800c8c2:	b2db      	uxtb	r3, r3
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d106      	bne.n	800c8d6 <USBH_ParseDevDesc+0xb6>
 800c8c8:	e001      	b.n	800c8ce <USBH_ParseDevDesc+0xae>
 800c8ca:	2b40      	cmp	r3, #64	@ 0x40
 800c8cc:	d003      	beq.n	800c8d6 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800c8ce:	693b      	ldr	r3, [r7, #16]
 800c8d0:	2208      	movs	r2, #8
 800c8d2:	71da      	strb	r2, [r3, #7]
        break;
 800c8d4:	e000      	b.n	800c8d8 <USBH_ParseDevDesc+0xb8>
        break;
 800c8d6:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800c8d8:	e00e      	b.n	800c8f8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c8e0:	2b02      	cmp	r3, #2
 800c8e2:	d107      	bne.n	800c8f4 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800c8e4:	693b      	ldr	r3, [r7, #16]
 800c8e6:	79db      	ldrb	r3, [r3, #7]
 800c8e8:	2b08      	cmp	r3, #8
 800c8ea:	d005      	beq.n	800c8f8 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800c8ec:	693b      	ldr	r3, [r7, #16]
 800c8ee:	2208      	movs	r2, #8
 800c8f0:	71da      	strb	r2, [r3, #7]
 800c8f2:	e001      	b.n	800c8f8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800c8f4:	2303      	movs	r3, #3
 800c8f6:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800c8f8:	88fb      	ldrh	r3, [r7, #6]
 800c8fa:	2b08      	cmp	r3, #8
 800c8fc:	d936      	bls.n	800c96c <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800c8fe:	68bb      	ldr	r3, [r7, #8]
 800c900:	3308      	adds	r3, #8
 800c902:	781b      	ldrb	r3, [r3, #0]
 800c904:	461a      	mov	r2, r3
 800c906:	68bb      	ldr	r3, [r7, #8]
 800c908:	3309      	adds	r3, #9
 800c90a:	781b      	ldrb	r3, [r3, #0]
 800c90c:	021b      	lsls	r3, r3, #8
 800c90e:	b29b      	uxth	r3, r3
 800c910:	4313      	orrs	r3, r2
 800c912:	b29a      	uxth	r2, r3
 800c914:	693b      	ldr	r3, [r7, #16]
 800c916:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800c918:	68bb      	ldr	r3, [r7, #8]
 800c91a:	330a      	adds	r3, #10
 800c91c:	781b      	ldrb	r3, [r3, #0]
 800c91e:	461a      	mov	r2, r3
 800c920:	68bb      	ldr	r3, [r7, #8]
 800c922:	330b      	adds	r3, #11
 800c924:	781b      	ldrb	r3, [r3, #0]
 800c926:	021b      	lsls	r3, r3, #8
 800c928:	b29b      	uxth	r3, r3
 800c92a:	4313      	orrs	r3, r2
 800c92c:	b29a      	uxth	r2, r3
 800c92e:	693b      	ldr	r3, [r7, #16]
 800c930:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800c932:	68bb      	ldr	r3, [r7, #8]
 800c934:	330c      	adds	r3, #12
 800c936:	781b      	ldrb	r3, [r3, #0]
 800c938:	461a      	mov	r2, r3
 800c93a:	68bb      	ldr	r3, [r7, #8]
 800c93c:	330d      	adds	r3, #13
 800c93e:	781b      	ldrb	r3, [r3, #0]
 800c940:	021b      	lsls	r3, r3, #8
 800c942:	b29b      	uxth	r3, r3
 800c944:	4313      	orrs	r3, r2
 800c946:	b29a      	uxth	r2, r3
 800c948:	693b      	ldr	r3, [r7, #16]
 800c94a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800c94c:	68bb      	ldr	r3, [r7, #8]
 800c94e:	7b9a      	ldrb	r2, [r3, #14]
 800c950:	693b      	ldr	r3, [r7, #16]
 800c952:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800c954:	68bb      	ldr	r3, [r7, #8]
 800c956:	7bda      	ldrb	r2, [r3, #15]
 800c958:	693b      	ldr	r3, [r7, #16]
 800c95a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800c95c:	68bb      	ldr	r3, [r7, #8]
 800c95e:	7c1a      	ldrb	r2, [r3, #16]
 800c960:	693b      	ldr	r3, [r7, #16]
 800c962:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800c964:	68bb      	ldr	r3, [r7, #8]
 800c966:	7c5a      	ldrb	r2, [r3, #17]
 800c968:	693b      	ldr	r3, [r7, #16]
 800c96a:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800c96c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c96e:	4618      	mov	r0, r3
 800c970:	371c      	adds	r7, #28
 800c972:	46bd      	mov	sp, r7
 800c974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c978:	4770      	bx	lr
 800c97a:	bf00      	nop
 800c97c:	01000101 	.word	0x01000101

0800c980 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800c980:	b580      	push	{r7, lr}
 800c982:	b08c      	sub	sp, #48	@ 0x30
 800c984:	af00      	add	r7, sp, #0
 800c986:	60f8      	str	r0, [r7, #12]
 800c988:	60b9      	str	r1, [r7, #8]
 800c98a:	4613      	mov	r3, r2
 800c98c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800c994:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800c996:	2300      	movs	r3, #0
 800c998:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800c99c:	2300      	movs	r3, #0
 800c99e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800c9a2:	2300      	movs	r3, #0
 800c9a4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800c9a8:	68bb      	ldr	r3, [r7, #8]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d101      	bne.n	800c9b2 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800c9ae:	2302      	movs	r3, #2
 800c9b0:	e0de      	b.n	800cb70 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800c9b2:	68bb      	ldr	r3, [r7, #8]
 800c9b4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800c9b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9b8:	781b      	ldrb	r3, [r3, #0]
 800c9ba:	2b09      	cmp	r3, #9
 800c9bc:	d002      	beq.n	800c9c4 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800c9be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9c0:	2209      	movs	r2, #9
 800c9c2:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800c9c4:	68bb      	ldr	r3, [r7, #8]
 800c9c6:	781a      	ldrb	r2, [r3, #0]
 800c9c8:	6a3b      	ldr	r3, [r7, #32]
 800c9ca:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800c9cc:	68bb      	ldr	r3, [r7, #8]
 800c9ce:	785a      	ldrb	r2, [r3, #1]
 800c9d0:	6a3b      	ldr	r3, [r7, #32]
 800c9d2:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800c9d4:	68bb      	ldr	r3, [r7, #8]
 800c9d6:	3302      	adds	r3, #2
 800c9d8:	781b      	ldrb	r3, [r3, #0]
 800c9da:	461a      	mov	r2, r3
 800c9dc:	68bb      	ldr	r3, [r7, #8]
 800c9de:	3303      	adds	r3, #3
 800c9e0:	781b      	ldrb	r3, [r3, #0]
 800c9e2:	021b      	lsls	r3, r3, #8
 800c9e4:	b29b      	uxth	r3, r3
 800c9e6:	4313      	orrs	r3, r2
 800c9e8:	b29b      	uxth	r3, r3
 800c9ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c9ee:	bf28      	it	cs
 800c9f0:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800c9f4:	b29a      	uxth	r2, r3
 800c9f6:	6a3b      	ldr	r3, [r7, #32]
 800c9f8:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800c9fa:	68bb      	ldr	r3, [r7, #8]
 800c9fc:	791a      	ldrb	r2, [r3, #4]
 800c9fe:	6a3b      	ldr	r3, [r7, #32]
 800ca00:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800ca02:	68bb      	ldr	r3, [r7, #8]
 800ca04:	795a      	ldrb	r2, [r3, #5]
 800ca06:	6a3b      	ldr	r3, [r7, #32]
 800ca08:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800ca0a:	68bb      	ldr	r3, [r7, #8]
 800ca0c:	799a      	ldrb	r2, [r3, #6]
 800ca0e:	6a3b      	ldr	r3, [r7, #32]
 800ca10:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800ca12:	68bb      	ldr	r3, [r7, #8]
 800ca14:	79da      	ldrb	r2, [r3, #7]
 800ca16:	6a3b      	ldr	r3, [r7, #32]
 800ca18:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800ca1a:	68bb      	ldr	r3, [r7, #8]
 800ca1c:	7a1a      	ldrb	r2, [r3, #8]
 800ca1e:	6a3b      	ldr	r3, [r7, #32]
 800ca20:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800ca22:	88fb      	ldrh	r3, [r7, #6]
 800ca24:	2b09      	cmp	r3, #9
 800ca26:	f240 80a1 	bls.w	800cb6c <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800ca2a:	2309      	movs	r3, #9
 800ca2c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800ca2e:	2300      	movs	r3, #0
 800ca30:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800ca32:	e085      	b.n	800cb40 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800ca34:	f107 0316 	add.w	r3, r7, #22
 800ca38:	4619      	mov	r1, r3
 800ca3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ca3c:	f000 f9e6 	bl	800ce0c <USBH_GetNextDesc>
 800ca40:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800ca42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca44:	785b      	ldrb	r3, [r3, #1]
 800ca46:	2b04      	cmp	r3, #4
 800ca48:	d17a      	bne.n	800cb40 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800ca4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca4c:	781b      	ldrb	r3, [r3, #0]
 800ca4e:	2b09      	cmp	r3, #9
 800ca50:	d002      	beq.n	800ca58 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800ca52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca54:	2209      	movs	r2, #9
 800ca56:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800ca58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ca5c:	221a      	movs	r2, #26
 800ca5e:	fb02 f303 	mul.w	r3, r2, r3
 800ca62:	3308      	adds	r3, #8
 800ca64:	6a3a      	ldr	r2, [r7, #32]
 800ca66:	4413      	add	r3, r2
 800ca68:	3302      	adds	r3, #2
 800ca6a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800ca6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ca6e:	69f8      	ldr	r0, [r7, #28]
 800ca70:	f000 f882 	bl	800cb78 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800ca74:	2300      	movs	r3, #0
 800ca76:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800ca7a:	2300      	movs	r3, #0
 800ca7c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800ca7e:	e043      	b.n	800cb08 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800ca80:	f107 0316 	add.w	r3, r7, #22
 800ca84:	4619      	mov	r1, r3
 800ca86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ca88:	f000 f9c0 	bl	800ce0c <USBH_GetNextDesc>
 800ca8c:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800ca8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca90:	785b      	ldrb	r3, [r3, #1]
 800ca92:	2b05      	cmp	r3, #5
 800ca94:	d138      	bne.n	800cb08 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800ca96:	69fb      	ldr	r3, [r7, #28]
 800ca98:	795b      	ldrb	r3, [r3, #5]
 800ca9a:	2b01      	cmp	r3, #1
 800ca9c:	d113      	bne.n	800cac6 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800ca9e:	69fb      	ldr	r3, [r7, #28]
 800caa0:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800caa2:	2b02      	cmp	r3, #2
 800caa4:	d003      	beq.n	800caae <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800caa6:	69fb      	ldr	r3, [r7, #28]
 800caa8:	799b      	ldrb	r3, [r3, #6]
 800caaa:	2b03      	cmp	r3, #3
 800caac:	d10b      	bne.n	800cac6 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800caae:	69fb      	ldr	r3, [r7, #28]
 800cab0:	79db      	ldrb	r3, [r3, #7]
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d10b      	bne.n	800cace <USBH_ParseCfgDesc+0x14e>
 800cab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cab8:	781b      	ldrb	r3, [r3, #0]
 800caba:	2b09      	cmp	r3, #9
 800cabc:	d007      	beq.n	800cace <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800cabe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cac0:	2209      	movs	r2, #9
 800cac2:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800cac4:	e003      	b.n	800cace <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800cac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cac8:	2207      	movs	r2, #7
 800caca:	701a      	strb	r2, [r3, #0]
 800cacc:	e000      	b.n	800cad0 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800cace:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800cad0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cad4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800cad8:	3201      	adds	r2, #1
 800cada:	00d2      	lsls	r2, r2, #3
 800cadc:	211a      	movs	r1, #26
 800cade:	fb01 f303 	mul.w	r3, r1, r3
 800cae2:	4413      	add	r3, r2
 800cae4:	3308      	adds	r3, #8
 800cae6:	6a3a      	ldr	r2, [r7, #32]
 800cae8:	4413      	add	r3, r2
 800caea:	3304      	adds	r3, #4
 800caec:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800caee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800caf0:	69b9      	ldr	r1, [r7, #24]
 800caf2:	68f8      	ldr	r0, [r7, #12]
 800caf4:	f000 f86f 	bl	800cbd6 <USBH_ParseEPDesc>
 800caf8:	4603      	mov	r3, r0
 800cafa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800cafe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cb02:	3301      	adds	r3, #1
 800cb04:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800cb08:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cb0c:	2b01      	cmp	r3, #1
 800cb0e:	d80a      	bhi.n	800cb26 <USBH_ParseCfgDesc+0x1a6>
 800cb10:	69fb      	ldr	r3, [r7, #28]
 800cb12:	791b      	ldrb	r3, [r3, #4]
 800cb14:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800cb18:	429a      	cmp	r2, r3
 800cb1a:	d204      	bcs.n	800cb26 <USBH_ParseCfgDesc+0x1a6>
 800cb1c:	6a3b      	ldr	r3, [r7, #32]
 800cb1e:	885a      	ldrh	r2, [r3, #2]
 800cb20:	8afb      	ldrh	r3, [r7, #22]
 800cb22:	429a      	cmp	r2, r3
 800cb24:	d8ac      	bhi.n	800ca80 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800cb26:	69fb      	ldr	r3, [r7, #28]
 800cb28:	791b      	ldrb	r3, [r3, #4]
 800cb2a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800cb2e:	429a      	cmp	r2, r3
 800cb30:	d201      	bcs.n	800cb36 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800cb32:	2303      	movs	r3, #3
 800cb34:	e01c      	b.n	800cb70 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800cb36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb3a:	3301      	adds	r3, #1
 800cb3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800cb40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb44:	2b01      	cmp	r3, #1
 800cb46:	d805      	bhi.n	800cb54 <USBH_ParseCfgDesc+0x1d4>
 800cb48:	6a3b      	ldr	r3, [r7, #32]
 800cb4a:	885a      	ldrh	r2, [r3, #2]
 800cb4c:	8afb      	ldrh	r3, [r7, #22]
 800cb4e:	429a      	cmp	r2, r3
 800cb50:	f63f af70 	bhi.w	800ca34 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800cb54:	6a3b      	ldr	r3, [r7, #32]
 800cb56:	791b      	ldrb	r3, [r3, #4]
 800cb58:	2b02      	cmp	r3, #2
 800cb5a:	bf28      	it	cs
 800cb5c:	2302      	movcs	r3, #2
 800cb5e:	b2db      	uxtb	r3, r3
 800cb60:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800cb64:	429a      	cmp	r2, r3
 800cb66:	d201      	bcs.n	800cb6c <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800cb68:	2303      	movs	r3, #3
 800cb6a:	e001      	b.n	800cb70 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800cb6c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800cb70:	4618      	mov	r0, r3
 800cb72:	3730      	adds	r7, #48	@ 0x30
 800cb74:	46bd      	mov	sp, r7
 800cb76:	bd80      	pop	{r7, pc}

0800cb78 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800cb78:	b480      	push	{r7}
 800cb7a:	b083      	sub	sp, #12
 800cb7c:	af00      	add	r7, sp, #0
 800cb7e:	6078      	str	r0, [r7, #4]
 800cb80:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800cb82:	683b      	ldr	r3, [r7, #0]
 800cb84:	781a      	ldrb	r2, [r3, #0]
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800cb8a:	683b      	ldr	r3, [r7, #0]
 800cb8c:	785a      	ldrb	r2, [r3, #1]
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800cb92:	683b      	ldr	r3, [r7, #0]
 800cb94:	789a      	ldrb	r2, [r3, #2]
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800cb9a:	683b      	ldr	r3, [r7, #0]
 800cb9c:	78da      	ldrb	r2, [r3, #3]
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800cba2:	683b      	ldr	r3, [r7, #0]
 800cba4:	791a      	ldrb	r2, [r3, #4]
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800cbaa:	683b      	ldr	r3, [r7, #0]
 800cbac:	795a      	ldrb	r2, [r3, #5]
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800cbb2:	683b      	ldr	r3, [r7, #0]
 800cbb4:	799a      	ldrb	r2, [r3, #6]
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800cbba:	683b      	ldr	r3, [r7, #0]
 800cbbc:	79da      	ldrb	r2, [r3, #7]
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800cbc2:	683b      	ldr	r3, [r7, #0]
 800cbc4:	7a1a      	ldrb	r2, [r3, #8]
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	721a      	strb	r2, [r3, #8]
}
 800cbca:	bf00      	nop
 800cbcc:	370c      	adds	r7, #12
 800cbce:	46bd      	mov	sp, r7
 800cbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbd4:	4770      	bx	lr

0800cbd6 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800cbd6:	b480      	push	{r7}
 800cbd8:	b087      	sub	sp, #28
 800cbda:	af00      	add	r7, sp, #0
 800cbdc:	60f8      	str	r0, [r7, #12]
 800cbde:	60b9      	str	r1, [r7, #8]
 800cbe0:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800cbe2:	2300      	movs	r3, #0
 800cbe4:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	781a      	ldrb	r2, [r3, #0]
 800cbea:	68bb      	ldr	r3, [r7, #8]
 800cbec:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	785a      	ldrb	r2, [r3, #1]
 800cbf2:	68bb      	ldr	r3, [r7, #8]
 800cbf4:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	789a      	ldrb	r2, [r3, #2]
 800cbfa:	68bb      	ldr	r3, [r7, #8]
 800cbfc:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	78da      	ldrb	r2, [r3, #3]
 800cc02:	68bb      	ldr	r3, [r7, #8]
 800cc04:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	3304      	adds	r3, #4
 800cc0a:	781b      	ldrb	r3, [r3, #0]
 800cc0c:	461a      	mov	r2, r3
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	3305      	adds	r3, #5
 800cc12:	781b      	ldrb	r3, [r3, #0]
 800cc14:	021b      	lsls	r3, r3, #8
 800cc16:	b29b      	uxth	r3, r3
 800cc18:	4313      	orrs	r3, r2
 800cc1a:	b29a      	uxth	r2, r3
 800cc1c:	68bb      	ldr	r3, [r7, #8]
 800cc1e:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	799a      	ldrb	r2, [r3, #6]
 800cc24:	68bb      	ldr	r3, [r7, #8]
 800cc26:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800cc28:	68bb      	ldr	r3, [r7, #8]
 800cc2a:	889b      	ldrh	r3, [r3, #4]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d009      	beq.n	800cc44 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800cc30:	68bb      	ldr	r3, [r7, #8]
 800cc32:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800cc34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cc38:	d804      	bhi.n	800cc44 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800cc3a:	68bb      	ldr	r3, [r7, #8]
 800cc3c:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800cc3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cc42:	d901      	bls.n	800cc48 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800cc44:	2303      	movs	r3, #3
 800cc46:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d136      	bne.n	800ccc0 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800cc52:	68bb      	ldr	r3, [r7, #8]
 800cc54:	78db      	ldrb	r3, [r3, #3]
 800cc56:	f003 0303 	and.w	r3, r3, #3
 800cc5a:	2b02      	cmp	r3, #2
 800cc5c:	d108      	bne.n	800cc70 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800cc5e:	68bb      	ldr	r3, [r7, #8]
 800cc60:	889b      	ldrh	r3, [r3, #4]
 800cc62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cc66:	f240 8097 	bls.w	800cd98 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800cc6a:	2303      	movs	r3, #3
 800cc6c:	75fb      	strb	r3, [r7, #23]
 800cc6e:	e093      	b.n	800cd98 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800cc70:	68bb      	ldr	r3, [r7, #8]
 800cc72:	78db      	ldrb	r3, [r3, #3]
 800cc74:	f003 0303 	and.w	r3, r3, #3
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d107      	bne.n	800cc8c <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800cc7c:	68bb      	ldr	r3, [r7, #8]
 800cc7e:	889b      	ldrh	r3, [r3, #4]
 800cc80:	2b40      	cmp	r3, #64	@ 0x40
 800cc82:	f240 8089 	bls.w	800cd98 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800cc86:	2303      	movs	r3, #3
 800cc88:	75fb      	strb	r3, [r7, #23]
 800cc8a:	e085      	b.n	800cd98 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800cc8c:	68bb      	ldr	r3, [r7, #8]
 800cc8e:	78db      	ldrb	r3, [r3, #3]
 800cc90:	f003 0303 	and.w	r3, r3, #3
 800cc94:	2b01      	cmp	r3, #1
 800cc96:	d005      	beq.n	800cca4 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800cc98:	68bb      	ldr	r3, [r7, #8]
 800cc9a:	78db      	ldrb	r3, [r3, #3]
 800cc9c:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800cca0:	2b03      	cmp	r3, #3
 800cca2:	d10a      	bne.n	800ccba <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800cca4:	68bb      	ldr	r3, [r7, #8]
 800cca6:	799b      	ldrb	r3, [r3, #6]
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d003      	beq.n	800ccb4 <USBH_ParseEPDesc+0xde>
 800ccac:	68bb      	ldr	r3, [r7, #8]
 800ccae:	799b      	ldrb	r3, [r3, #6]
 800ccb0:	2b10      	cmp	r3, #16
 800ccb2:	d970      	bls.n	800cd96 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800ccb4:	2303      	movs	r3, #3
 800ccb6:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800ccb8:	e06d      	b.n	800cd96 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800ccba:	2303      	movs	r3, #3
 800ccbc:	75fb      	strb	r3, [r7, #23]
 800ccbe:	e06b      	b.n	800cd98 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ccc6:	2b01      	cmp	r3, #1
 800ccc8:	d13c      	bne.n	800cd44 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800ccca:	68bb      	ldr	r3, [r7, #8]
 800cccc:	78db      	ldrb	r3, [r3, #3]
 800ccce:	f003 0303 	and.w	r3, r3, #3
 800ccd2:	2b02      	cmp	r3, #2
 800ccd4:	d005      	beq.n	800cce2 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800ccd6:	68bb      	ldr	r3, [r7, #8]
 800ccd8:	78db      	ldrb	r3, [r3, #3]
 800ccda:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d106      	bne.n	800ccf0 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800cce2:	68bb      	ldr	r3, [r7, #8]
 800cce4:	889b      	ldrh	r3, [r3, #4]
 800cce6:	2b40      	cmp	r3, #64	@ 0x40
 800cce8:	d956      	bls.n	800cd98 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ccea:	2303      	movs	r3, #3
 800ccec:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800ccee:	e053      	b.n	800cd98 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800ccf0:	68bb      	ldr	r3, [r7, #8]
 800ccf2:	78db      	ldrb	r3, [r3, #3]
 800ccf4:	f003 0303 	and.w	r3, r3, #3
 800ccf8:	2b01      	cmp	r3, #1
 800ccfa:	d10e      	bne.n	800cd1a <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800ccfc:	68bb      	ldr	r3, [r7, #8]
 800ccfe:	799b      	ldrb	r3, [r3, #6]
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	d007      	beq.n	800cd14 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800cd04:	68bb      	ldr	r3, [r7, #8]
 800cd06:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800cd08:	2b10      	cmp	r3, #16
 800cd0a:	d803      	bhi.n	800cd14 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800cd0c:	68bb      	ldr	r3, [r7, #8]
 800cd0e:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800cd10:	2b40      	cmp	r3, #64	@ 0x40
 800cd12:	d941      	bls.n	800cd98 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800cd14:	2303      	movs	r3, #3
 800cd16:	75fb      	strb	r3, [r7, #23]
 800cd18:	e03e      	b.n	800cd98 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800cd1a:	68bb      	ldr	r3, [r7, #8]
 800cd1c:	78db      	ldrb	r3, [r3, #3]
 800cd1e:	f003 0303 	and.w	r3, r3, #3
 800cd22:	2b03      	cmp	r3, #3
 800cd24:	d10b      	bne.n	800cd3e <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800cd26:	68bb      	ldr	r3, [r7, #8]
 800cd28:	799b      	ldrb	r3, [r3, #6]
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d004      	beq.n	800cd38 <USBH_ParseEPDesc+0x162>
 800cd2e:	68bb      	ldr	r3, [r7, #8]
 800cd30:	889b      	ldrh	r3, [r3, #4]
 800cd32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cd36:	d32f      	bcc.n	800cd98 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800cd38:	2303      	movs	r3, #3
 800cd3a:	75fb      	strb	r3, [r7, #23]
 800cd3c:	e02c      	b.n	800cd98 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800cd3e:	2303      	movs	r3, #3
 800cd40:	75fb      	strb	r3, [r7, #23]
 800cd42:	e029      	b.n	800cd98 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800cd4a:	2b02      	cmp	r3, #2
 800cd4c:	d120      	bne.n	800cd90 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800cd4e:	68bb      	ldr	r3, [r7, #8]
 800cd50:	78db      	ldrb	r3, [r3, #3]
 800cd52:	f003 0303 	and.w	r3, r3, #3
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d106      	bne.n	800cd68 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800cd5a:	68bb      	ldr	r3, [r7, #8]
 800cd5c:	889b      	ldrh	r3, [r3, #4]
 800cd5e:	2b08      	cmp	r3, #8
 800cd60:	d01a      	beq.n	800cd98 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800cd62:	2303      	movs	r3, #3
 800cd64:	75fb      	strb	r3, [r7, #23]
 800cd66:	e017      	b.n	800cd98 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800cd68:	68bb      	ldr	r3, [r7, #8]
 800cd6a:	78db      	ldrb	r3, [r3, #3]
 800cd6c:	f003 0303 	and.w	r3, r3, #3
 800cd70:	2b03      	cmp	r3, #3
 800cd72:	d10a      	bne.n	800cd8a <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800cd74:	68bb      	ldr	r3, [r7, #8]
 800cd76:	799b      	ldrb	r3, [r3, #6]
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d003      	beq.n	800cd84 <USBH_ParseEPDesc+0x1ae>
 800cd7c:	68bb      	ldr	r3, [r7, #8]
 800cd7e:	889b      	ldrh	r3, [r3, #4]
 800cd80:	2b08      	cmp	r3, #8
 800cd82:	d909      	bls.n	800cd98 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800cd84:	2303      	movs	r3, #3
 800cd86:	75fb      	strb	r3, [r7, #23]
 800cd88:	e006      	b.n	800cd98 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800cd8a:	2303      	movs	r3, #3
 800cd8c:	75fb      	strb	r3, [r7, #23]
 800cd8e:	e003      	b.n	800cd98 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800cd90:	2303      	movs	r3, #3
 800cd92:	75fb      	strb	r3, [r7, #23]
 800cd94:	e000      	b.n	800cd98 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800cd96:	bf00      	nop
  }

  return status;
 800cd98:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd9a:	4618      	mov	r0, r3
 800cd9c:	371c      	adds	r7, #28
 800cd9e:	46bd      	mov	sp, r7
 800cda0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda4:	4770      	bx	lr

0800cda6 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800cda6:	b480      	push	{r7}
 800cda8:	b087      	sub	sp, #28
 800cdaa:	af00      	add	r7, sp, #0
 800cdac:	60f8      	str	r0, [r7, #12]
 800cdae:	60b9      	str	r1, [r7, #8]
 800cdb0:	4613      	mov	r3, r2
 800cdb2:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	3301      	adds	r3, #1
 800cdb8:	781b      	ldrb	r3, [r3, #0]
 800cdba:	2b03      	cmp	r3, #3
 800cdbc:	d120      	bne.n	800ce00 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	781b      	ldrb	r3, [r3, #0]
 800cdc2:	1e9a      	subs	r2, r3, #2
 800cdc4:	88fb      	ldrh	r3, [r7, #6]
 800cdc6:	4293      	cmp	r3, r2
 800cdc8:	bf28      	it	cs
 800cdca:	4613      	movcs	r3, r2
 800cdcc:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	3302      	adds	r3, #2
 800cdd2:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	82fb      	strh	r3, [r7, #22]
 800cdd8:	e00b      	b.n	800cdf2 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800cdda:	8afb      	ldrh	r3, [r7, #22]
 800cddc:	68fa      	ldr	r2, [r7, #12]
 800cdde:	4413      	add	r3, r2
 800cde0:	781a      	ldrb	r2, [r3, #0]
 800cde2:	68bb      	ldr	r3, [r7, #8]
 800cde4:	701a      	strb	r2, [r3, #0]
      pdest++;
 800cde6:	68bb      	ldr	r3, [r7, #8]
 800cde8:	3301      	adds	r3, #1
 800cdea:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800cdec:	8afb      	ldrh	r3, [r7, #22]
 800cdee:	3302      	adds	r3, #2
 800cdf0:	82fb      	strh	r3, [r7, #22]
 800cdf2:	8afa      	ldrh	r2, [r7, #22]
 800cdf4:	8abb      	ldrh	r3, [r7, #20]
 800cdf6:	429a      	cmp	r2, r3
 800cdf8:	d3ef      	bcc.n	800cdda <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800cdfa:	68bb      	ldr	r3, [r7, #8]
 800cdfc:	2200      	movs	r2, #0
 800cdfe:	701a      	strb	r2, [r3, #0]
  }
}
 800ce00:	bf00      	nop
 800ce02:	371c      	adds	r7, #28
 800ce04:	46bd      	mov	sp, r7
 800ce06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce0a:	4770      	bx	lr

0800ce0c <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800ce0c:	b480      	push	{r7}
 800ce0e:	b085      	sub	sp, #20
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	6078      	str	r0, [r7, #4]
 800ce14:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800ce16:	683b      	ldr	r3, [r7, #0]
 800ce18:	881b      	ldrh	r3, [r3, #0]
 800ce1a:	687a      	ldr	r2, [r7, #4]
 800ce1c:	7812      	ldrb	r2, [r2, #0]
 800ce1e:	4413      	add	r3, r2
 800ce20:	b29a      	uxth	r2, r3
 800ce22:	683b      	ldr	r3, [r7, #0]
 800ce24:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	781b      	ldrb	r3, [r3, #0]
 800ce2a:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	4413      	add	r3, r2
 800ce30:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800ce32:	68fb      	ldr	r3, [r7, #12]
}
 800ce34:	4618      	mov	r0, r3
 800ce36:	3714      	adds	r7, #20
 800ce38:	46bd      	mov	sp, r7
 800ce3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce3e:	4770      	bx	lr

0800ce40 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800ce40:	b580      	push	{r7, lr}
 800ce42:	b086      	sub	sp, #24
 800ce44:	af00      	add	r7, sp, #0
 800ce46:	60f8      	str	r0, [r7, #12]
 800ce48:	60b9      	str	r1, [r7, #8]
 800ce4a:	4613      	mov	r3, r2
 800ce4c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800ce4e:	2301      	movs	r3, #1
 800ce50:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	789b      	ldrb	r3, [r3, #2]
 800ce56:	2b01      	cmp	r3, #1
 800ce58:	d002      	beq.n	800ce60 <USBH_CtlReq+0x20>
 800ce5a:	2b02      	cmp	r3, #2
 800ce5c:	d00f      	beq.n	800ce7e <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800ce5e:	e027      	b.n	800ceb0 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	68ba      	ldr	r2, [r7, #8]
 800ce64:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	88fa      	ldrh	r2, [r7, #6]
 800ce6a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	2201      	movs	r2, #1
 800ce70:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	2202      	movs	r2, #2
 800ce76:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800ce78:	2301      	movs	r3, #1
 800ce7a:	75fb      	strb	r3, [r7, #23]
      break;
 800ce7c:	e018      	b.n	800ceb0 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800ce7e:	68f8      	ldr	r0, [r7, #12]
 800ce80:	f000 f81c 	bl	800cebc <USBH_HandleControl>
 800ce84:	4603      	mov	r3, r0
 800ce86:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800ce88:	7dfb      	ldrb	r3, [r7, #23]
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d002      	beq.n	800ce94 <USBH_CtlReq+0x54>
 800ce8e:	7dfb      	ldrb	r3, [r7, #23]
 800ce90:	2b03      	cmp	r3, #3
 800ce92:	d106      	bne.n	800cea2 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	2201      	movs	r2, #1
 800ce98:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	2200      	movs	r2, #0
 800ce9e:	761a      	strb	r2, [r3, #24]
      break;
 800cea0:	e005      	b.n	800ceae <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800cea2:	7dfb      	ldrb	r3, [r7, #23]
 800cea4:	2b02      	cmp	r3, #2
 800cea6:	d102      	bne.n	800ceae <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	2201      	movs	r2, #1
 800ceac:	709a      	strb	r2, [r3, #2]
      break;
 800ceae:	bf00      	nop
  }
  return status;
 800ceb0:	7dfb      	ldrb	r3, [r7, #23]
}
 800ceb2:	4618      	mov	r0, r3
 800ceb4:	3718      	adds	r7, #24
 800ceb6:	46bd      	mov	sp, r7
 800ceb8:	bd80      	pop	{r7, pc}
	...

0800cebc <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800cebc:	b580      	push	{r7, lr}
 800cebe:	b086      	sub	sp, #24
 800cec0:	af02      	add	r7, sp, #8
 800cec2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800cec4:	2301      	movs	r3, #1
 800cec6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800cec8:	2300      	movs	r3, #0
 800ceca:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	7e1b      	ldrb	r3, [r3, #24]
 800ced0:	3b01      	subs	r3, #1
 800ced2:	2b0a      	cmp	r3, #10
 800ced4:	f200 8157 	bhi.w	800d186 <USBH_HandleControl+0x2ca>
 800ced8:	a201      	add	r2, pc, #4	@ (adr r2, 800cee0 <USBH_HandleControl+0x24>)
 800ceda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cede:	bf00      	nop
 800cee0:	0800cf0d 	.word	0x0800cf0d
 800cee4:	0800cf27 	.word	0x0800cf27
 800cee8:	0800cf91 	.word	0x0800cf91
 800ceec:	0800cfb7 	.word	0x0800cfb7
 800cef0:	0800cff1 	.word	0x0800cff1
 800cef4:	0800d01b 	.word	0x0800d01b
 800cef8:	0800d06d 	.word	0x0800d06d
 800cefc:	0800d08f 	.word	0x0800d08f
 800cf00:	0800d0cb 	.word	0x0800d0cb
 800cf04:	0800d0f1 	.word	0x0800d0f1
 800cf08:	0800d12f 	.word	0x0800d12f
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	f103 0110 	add.w	r1, r3, #16
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	795b      	ldrb	r3, [r3, #5]
 800cf16:	461a      	mov	r2, r3
 800cf18:	6878      	ldr	r0, [r7, #4]
 800cf1a:	f000 f945 	bl	800d1a8 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	2202      	movs	r2, #2
 800cf22:	761a      	strb	r2, [r3, #24]
      break;
 800cf24:	e13a      	b.n	800d19c <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	795b      	ldrb	r3, [r3, #5]
 800cf2a:	4619      	mov	r1, r3
 800cf2c:	6878      	ldr	r0, [r7, #4]
 800cf2e:	f000 fcb5 	bl	800d89c <USBH_LL_GetURBState>
 800cf32:	4603      	mov	r3, r0
 800cf34:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800cf36:	7bbb      	ldrb	r3, [r7, #14]
 800cf38:	2b01      	cmp	r3, #1
 800cf3a:	d11e      	bne.n	800cf7a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	7c1b      	ldrb	r3, [r3, #16]
 800cf40:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800cf44:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	8adb      	ldrh	r3, [r3, #22]
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d00a      	beq.n	800cf64 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800cf4e:	7b7b      	ldrb	r3, [r7, #13]
 800cf50:	2b80      	cmp	r3, #128	@ 0x80
 800cf52:	d103      	bne.n	800cf5c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	2203      	movs	r2, #3
 800cf58:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800cf5a:	e116      	b.n	800d18a <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	2205      	movs	r2, #5
 800cf60:	761a      	strb	r2, [r3, #24]
      break;
 800cf62:	e112      	b.n	800d18a <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800cf64:	7b7b      	ldrb	r3, [r7, #13]
 800cf66:	2b80      	cmp	r3, #128	@ 0x80
 800cf68:	d103      	bne.n	800cf72 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	2209      	movs	r2, #9
 800cf6e:	761a      	strb	r2, [r3, #24]
      break;
 800cf70:	e10b      	b.n	800d18a <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	2207      	movs	r2, #7
 800cf76:	761a      	strb	r2, [r3, #24]
      break;
 800cf78:	e107      	b.n	800d18a <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800cf7a:	7bbb      	ldrb	r3, [r7, #14]
 800cf7c:	2b04      	cmp	r3, #4
 800cf7e:	d003      	beq.n	800cf88 <USBH_HandleControl+0xcc>
 800cf80:	7bbb      	ldrb	r3, [r7, #14]
 800cf82:	2b02      	cmp	r3, #2
 800cf84:	f040 8101 	bne.w	800d18a <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	220b      	movs	r2, #11
 800cf8c:	761a      	strb	r2, [r3, #24]
      break;
 800cf8e:	e0fc      	b.n	800d18a <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800cf96:	b29a      	uxth	r2, r3
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	6899      	ldr	r1, [r3, #8]
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	899a      	ldrh	r2, [r3, #12]
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	791b      	ldrb	r3, [r3, #4]
 800cfa8:	6878      	ldr	r0, [r7, #4]
 800cfaa:	f000 f93c 	bl	800d226 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	2204      	movs	r2, #4
 800cfb2:	761a      	strb	r2, [r3, #24]
      break;
 800cfb4:	e0f2      	b.n	800d19c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	791b      	ldrb	r3, [r3, #4]
 800cfba:	4619      	mov	r1, r3
 800cfbc:	6878      	ldr	r0, [r7, #4]
 800cfbe:	f000 fc6d 	bl	800d89c <USBH_LL_GetURBState>
 800cfc2:	4603      	mov	r3, r0
 800cfc4:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800cfc6:	7bbb      	ldrb	r3, [r7, #14]
 800cfc8:	2b01      	cmp	r3, #1
 800cfca:	d103      	bne.n	800cfd4 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	2209      	movs	r2, #9
 800cfd0:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800cfd2:	e0dc      	b.n	800d18e <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800cfd4:	7bbb      	ldrb	r3, [r7, #14]
 800cfd6:	2b05      	cmp	r3, #5
 800cfd8:	d102      	bne.n	800cfe0 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800cfda:	2303      	movs	r3, #3
 800cfdc:	73fb      	strb	r3, [r7, #15]
      break;
 800cfde:	e0d6      	b.n	800d18e <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800cfe0:	7bbb      	ldrb	r3, [r7, #14]
 800cfe2:	2b04      	cmp	r3, #4
 800cfe4:	f040 80d3 	bne.w	800d18e <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	220b      	movs	r2, #11
 800cfec:	761a      	strb	r2, [r3, #24]
      break;
 800cfee:	e0ce      	b.n	800d18e <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	6899      	ldr	r1, [r3, #8]
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	899a      	ldrh	r2, [r3, #12]
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	795b      	ldrb	r3, [r3, #5]
 800cffc:	2001      	movs	r0, #1
 800cffe:	9000      	str	r0, [sp, #0]
 800d000:	6878      	ldr	r0, [r7, #4]
 800d002:	f000 f8eb 	bl	800d1dc <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800d00c:	b29a      	uxth	r2, r3
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	2206      	movs	r2, #6
 800d016:	761a      	strb	r2, [r3, #24]
      break;
 800d018:	e0c0      	b.n	800d19c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	795b      	ldrb	r3, [r3, #5]
 800d01e:	4619      	mov	r1, r3
 800d020:	6878      	ldr	r0, [r7, #4]
 800d022:	f000 fc3b 	bl	800d89c <USBH_LL_GetURBState>
 800d026:	4603      	mov	r3, r0
 800d028:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800d02a:	7bbb      	ldrb	r3, [r7, #14]
 800d02c:	2b01      	cmp	r3, #1
 800d02e:	d103      	bne.n	800d038 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	2207      	movs	r2, #7
 800d034:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800d036:	e0ac      	b.n	800d192 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800d038:	7bbb      	ldrb	r3, [r7, #14]
 800d03a:	2b05      	cmp	r3, #5
 800d03c:	d105      	bne.n	800d04a <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	220c      	movs	r2, #12
 800d042:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800d044:	2303      	movs	r3, #3
 800d046:	73fb      	strb	r3, [r7, #15]
      break;
 800d048:	e0a3      	b.n	800d192 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800d04a:	7bbb      	ldrb	r3, [r7, #14]
 800d04c:	2b02      	cmp	r3, #2
 800d04e:	d103      	bne.n	800d058 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	2205      	movs	r2, #5
 800d054:	761a      	strb	r2, [r3, #24]
      break;
 800d056:	e09c      	b.n	800d192 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800d058:	7bbb      	ldrb	r3, [r7, #14]
 800d05a:	2b04      	cmp	r3, #4
 800d05c:	f040 8099 	bne.w	800d192 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	220b      	movs	r2, #11
 800d064:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800d066:	2302      	movs	r3, #2
 800d068:	73fb      	strb	r3, [r7, #15]
      break;
 800d06a:	e092      	b.n	800d192 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	791b      	ldrb	r3, [r3, #4]
 800d070:	2200      	movs	r2, #0
 800d072:	2100      	movs	r1, #0
 800d074:	6878      	ldr	r0, [r7, #4]
 800d076:	f000 f8d6 	bl	800d226 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800d080:	b29a      	uxth	r2, r3
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	2208      	movs	r2, #8
 800d08a:	761a      	strb	r2, [r3, #24]

      break;
 800d08c:	e086      	b.n	800d19c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	791b      	ldrb	r3, [r3, #4]
 800d092:	4619      	mov	r1, r3
 800d094:	6878      	ldr	r0, [r7, #4]
 800d096:	f000 fc01 	bl	800d89c <USBH_LL_GetURBState>
 800d09a:	4603      	mov	r3, r0
 800d09c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800d09e:	7bbb      	ldrb	r3, [r7, #14]
 800d0a0:	2b01      	cmp	r3, #1
 800d0a2:	d105      	bne.n	800d0b0 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	220d      	movs	r2, #13
 800d0a8:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800d0aa:	2300      	movs	r3, #0
 800d0ac:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800d0ae:	e072      	b.n	800d196 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800d0b0:	7bbb      	ldrb	r3, [r7, #14]
 800d0b2:	2b04      	cmp	r3, #4
 800d0b4:	d103      	bne.n	800d0be <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	220b      	movs	r2, #11
 800d0ba:	761a      	strb	r2, [r3, #24]
      break;
 800d0bc:	e06b      	b.n	800d196 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800d0be:	7bbb      	ldrb	r3, [r7, #14]
 800d0c0:	2b05      	cmp	r3, #5
 800d0c2:	d168      	bne.n	800d196 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800d0c4:	2303      	movs	r3, #3
 800d0c6:	73fb      	strb	r3, [r7, #15]
      break;
 800d0c8:	e065      	b.n	800d196 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	795b      	ldrb	r3, [r3, #5]
 800d0ce:	2201      	movs	r2, #1
 800d0d0:	9200      	str	r2, [sp, #0]
 800d0d2:	2200      	movs	r2, #0
 800d0d4:	2100      	movs	r1, #0
 800d0d6:	6878      	ldr	r0, [r7, #4]
 800d0d8:	f000 f880 	bl	800d1dc <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800d0e2:	b29a      	uxth	r2, r3
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	220a      	movs	r2, #10
 800d0ec:	761a      	strb	r2, [r3, #24]
      break;
 800d0ee:	e055      	b.n	800d19c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	795b      	ldrb	r3, [r3, #5]
 800d0f4:	4619      	mov	r1, r3
 800d0f6:	6878      	ldr	r0, [r7, #4]
 800d0f8:	f000 fbd0 	bl	800d89c <USBH_LL_GetURBState>
 800d0fc:	4603      	mov	r3, r0
 800d0fe:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800d100:	7bbb      	ldrb	r3, [r7, #14]
 800d102:	2b01      	cmp	r3, #1
 800d104:	d105      	bne.n	800d112 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800d106:	2300      	movs	r3, #0
 800d108:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	220d      	movs	r2, #13
 800d10e:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800d110:	e043      	b.n	800d19a <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800d112:	7bbb      	ldrb	r3, [r7, #14]
 800d114:	2b02      	cmp	r3, #2
 800d116:	d103      	bne.n	800d120 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	2209      	movs	r2, #9
 800d11c:	761a      	strb	r2, [r3, #24]
      break;
 800d11e:	e03c      	b.n	800d19a <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800d120:	7bbb      	ldrb	r3, [r7, #14]
 800d122:	2b04      	cmp	r3, #4
 800d124:	d139      	bne.n	800d19a <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	220b      	movs	r2, #11
 800d12a:	761a      	strb	r2, [r3, #24]
      break;
 800d12c:	e035      	b.n	800d19a <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	7e5b      	ldrb	r3, [r3, #25]
 800d132:	3301      	adds	r3, #1
 800d134:	b2da      	uxtb	r2, r3
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	765a      	strb	r2, [r3, #25]
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	7e5b      	ldrb	r3, [r3, #25]
 800d13e:	2b02      	cmp	r3, #2
 800d140:	d806      	bhi.n	800d150 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	2201      	movs	r2, #1
 800d146:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	2201      	movs	r2, #1
 800d14c:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800d14e:	e025      	b.n	800d19c <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800d156:	2106      	movs	r1, #6
 800d158:	6878      	ldr	r0, [r7, #4]
 800d15a:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	2200      	movs	r2, #0
 800d160:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	795b      	ldrb	r3, [r3, #5]
 800d166:	4619      	mov	r1, r3
 800d168:	6878      	ldr	r0, [r7, #4]
 800d16a:	f000 f90d 	bl	800d388 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	791b      	ldrb	r3, [r3, #4]
 800d172:	4619      	mov	r1, r3
 800d174:	6878      	ldr	r0, [r7, #4]
 800d176:	f000 f907 	bl	800d388 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	2200      	movs	r2, #0
 800d17e:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800d180:	2302      	movs	r3, #2
 800d182:	73fb      	strb	r3, [r7, #15]
      break;
 800d184:	e00a      	b.n	800d19c <USBH_HandleControl+0x2e0>

    default:
      break;
 800d186:	bf00      	nop
 800d188:	e008      	b.n	800d19c <USBH_HandleControl+0x2e0>
      break;
 800d18a:	bf00      	nop
 800d18c:	e006      	b.n	800d19c <USBH_HandleControl+0x2e0>
      break;
 800d18e:	bf00      	nop
 800d190:	e004      	b.n	800d19c <USBH_HandleControl+0x2e0>
      break;
 800d192:	bf00      	nop
 800d194:	e002      	b.n	800d19c <USBH_HandleControl+0x2e0>
      break;
 800d196:	bf00      	nop
 800d198:	e000      	b.n	800d19c <USBH_HandleControl+0x2e0>
      break;
 800d19a:	bf00      	nop
  }

  return status;
 800d19c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d19e:	4618      	mov	r0, r3
 800d1a0:	3710      	adds	r7, #16
 800d1a2:	46bd      	mov	sp, r7
 800d1a4:	bd80      	pop	{r7, pc}
 800d1a6:	bf00      	nop

0800d1a8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800d1a8:	b580      	push	{r7, lr}
 800d1aa:	b088      	sub	sp, #32
 800d1ac:	af04      	add	r7, sp, #16
 800d1ae:	60f8      	str	r0, [r7, #12]
 800d1b0:	60b9      	str	r1, [r7, #8]
 800d1b2:	4613      	mov	r3, r2
 800d1b4:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d1b6:	79f9      	ldrb	r1, [r7, #7]
 800d1b8:	2300      	movs	r3, #0
 800d1ba:	9303      	str	r3, [sp, #12]
 800d1bc:	2308      	movs	r3, #8
 800d1be:	9302      	str	r3, [sp, #8]
 800d1c0:	68bb      	ldr	r3, [r7, #8]
 800d1c2:	9301      	str	r3, [sp, #4]
 800d1c4:	2300      	movs	r3, #0
 800d1c6:	9300      	str	r3, [sp, #0]
 800d1c8:	2300      	movs	r3, #0
 800d1ca:	2200      	movs	r2, #0
 800d1cc:	68f8      	ldr	r0, [r7, #12]
 800d1ce:	f000 fb34 	bl	800d83a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800d1d2:	2300      	movs	r3, #0
}
 800d1d4:	4618      	mov	r0, r3
 800d1d6:	3710      	adds	r7, #16
 800d1d8:	46bd      	mov	sp, r7
 800d1da:	bd80      	pop	{r7, pc}

0800d1dc <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800d1dc:	b580      	push	{r7, lr}
 800d1de:	b088      	sub	sp, #32
 800d1e0:	af04      	add	r7, sp, #16
 800d1e2:	60f8      	str	r0, [r7, #12]
 800d1e4:	60b9      	str	r1, [r7, #8]
 800d1e6:	4611      	mov	r1, r2
 800d1e8:	461a      	mov	r2, r3
 800d1ea:	460b      	mov	r3, r1
 800d1ec:	80fb      	strh	r3, [r7, #6]
 800d1ee:	4613      	mov	r3, r2
 800d1f0:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800d1f2:	68fb      	ldr	r3, [r7, #12]
 800d1f4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d001      	beq.n	800d200 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800d1fc:	2300      	movs	r3, #0
 800d1fe:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d200:	7979      	ldrb	r1, [r7, #5]
 800d202:	7e3b      	ldrb	r3, [r7, #24]
 800d204:	9303      	str	r3, [sp, #12]
 800d206:	88fb      	ldrh	r3, [r7, #6]
 800d208:	9302      	str	r3, [sp, #8]
 800d20a:	68bb      	ldr	r3, [r7, #8]
 800d20c:	9301      	str	r3, [sp, #4]
 800d20e:	2301      	movs	r3, #1
 800d210:	9300      	str	r3, [sp, #0]
 800d212:	2300      	movs	r3, #0
 800d214:	2200      	movs	r2, #0
 800d216:	68f8      	ldr	r0, [r7, #12]
 800d218:	f000 fb0f 	bl	800d83a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800d21c:	2300      	movs	r3, #0
}
 800d21e:	4618      	mov	r0, r3
 800d220:	3710      	adds	r7, #16
 800d222:	46bd      	mov	sp, r7
 800d224:	bd80      	pop	{r7, pc}

0800d226 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800d226:	b580      	push	{r7, lr}
 800d228:	b088      	sub	sp, #32
 800d22a:	af04      	add	r7, sp, #16
 800d22c:	60f8      	str	r0, [r7, #12]
 800d22e:	60b9      	str	r1, [r7, #8]
 800d230:	4611      	mov	r1, r2
 800d232:	461a      	mov	r2, r3
 800d234:	460b      	mov	r3, r1
 800d236:	80fb      	strh	r3, [r7, #6]
 800d238:	4613      	mov	r3, r2
 800d23a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d23c:	7979      	ldrb	r1, [r7, #5]
 800d23e:	2300      	movs	r3, #0
 800d240:	9303      	str	r3, [sp, #12]
 800d242:	88fb      	ldrh	r3, [r7, #6]
 800d244:	9302      	str	r3, [sp, #8]
 800d246:	68bb      	ldr	r3, [r7, #8]
 800d248:	9301      	str	r3, [sp, #4]
 800d24a:	2301      	movs	r3, #1
 800d24c:	9300      	str	r3, [sp, #0]
 800d24e:	2300      	movs	r3, #0
 800d250:	2201      	movs	r2, #1
 800d252:	68f8      	ldr	r0, [r7, #12]
 800d254:	f000 faf1 	bl	800d83a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800d258:	2300      	movs	r3, #0

}
 800d25a:	4618      	mov	r0, r3
 800d25c:	3710      	adds	r7, #16
 800d25e:	46bd      	mov	sp, r7
 800d260:	bd80      	pop	{r7, pc}

0800d262 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800d262:	b580      	push	{r7, lr}
 800d264:	b088      	sub	sp, #32
 800d266:	af04      	add	r7, sp, #16
 800d268:	60f8      	str	r0, [r7, #12]
 800d26a:	60b9      	str	r1, [r7, #8]
 800d26c:	4611      	mov	r1, r2
 800d26e:	461a      	mov	r2, r3
 800d270:	460b      	mov	r3, r1
 800d272:	80fb      	strh	r3, [r7, #6]
 800d274:	4613      	mov	r3, r2
 800d276:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d001      	beq.n	800d286 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800d282:	2300      	movs	r3, #0
 800d284:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d286:	7979      	ldrb	r1, [r7, #5]
 800d288:	7e3b      	ldrb	r3, [r7, #24]
 800d28a:	9303      	str	r3, [sp, #12]
 800d28c:	88fb      	ldrh	r3, [r7, #6]
 800d28e:	9302      	str	r3, [sp, #8]
 800d290:	68bb      	ldr	r3, [r7, #8]
 800d292:	9301      	str	r3, [sp, #4]
 800d294:	2301      	movs	r3, #1
 800d296:	9300      	str	r3, [sp, #0]
 800d298:	2302      	movs	r3, #2
 800d29a:	2200      	movs	r2, #0
 800d29c:	68f8      	ldr	r0, [r7, #12]
 800d29e:	f000 facc 	bl	800d83a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800d2a2:	2300      	movs	r3, #0
}
 800d2a4:	4618      	mov	r0, r3
 800d2a6:	3710      	adds	r7, #16
 800d2a8:	46bd      	mov	sp, r7
 800d2aa:	bd80      	pop	{r7, pc}

0800d2ac <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800d2ac:	b580      	push	{r7, lr}
 800d2ae:	b088      	sub	sp, #32
 800d2b0:	af04      	add	r7, sp, #16
 800d2b2:	60f8      	str	r0, [r7, #12]
 800d2b4:	60b9      	str	r1, [r7, #8]
 800d2b6:	4611      	mov	r1, r2
 800d2b8:	461a      	mov	r2, r3
 800d2ba:	460b      	mov	r3, r1
 800d2bc:	80fb      	strh	r3, [r7, #6]
 800d2be:	4613      	mov	r3, r2
 800d2c0:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d2c2:	7979      	ldrb	r1, [r7, #5]
 800d2c4:	2300      	movs	r3, #0
 800d2c6:	9303      	str	r3, [sp, #12]
 800d2c8:	88fb      	ldrh	r3, [r7, #6]
 800d2ca:	9302      	str	r3, [sp, #8]
 800d2cc:	68bb      	ldr	r3, [r7, #8]
 800d2ce:	9301      	str	r3, [sp, #4]
 800d2d0:	2301      	movs	r3, #1
 800d2d2:	9300      	str	r3, [sp, #0]
 800d2d4:	2302      	movs	r3, #2
 800d2d6:	2201      	movs	r2, #1
 800d2d8:	68f8      	ldr	r0, [r7, #12]
 800d2da:	f000 faae 	bl	800d83a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800d2de:	2300      	movs	r3, #0
}
 800d2e0:	4618      	mov	r0, r3
 800d2e2:	3710      	adds	r7, #16
 800d2e4:	46bd      	mov	sp, r7
 800d2e6:	bd80      	pop	{r7, pc}

0800d2e8 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800d2e8:	b580      	push	{r7, lr}
 800d2ea:	b086      	sub	sp, #24
 800d2ec:	af04      	add	r7, sp, #16
 800d2ee:	6078      	str	r0, [r7, #4]
 800d2f0:	4608      	mov	r0, r1
 800d2f2:	4611      	mov	r1, r2
 800d2f4:	461a      	mov	r2, r3
 800d2f6:	4603      	mov	r3, r0
 800d2f8:	70fb      	strb	r3, [r7, #3]
 800d2fa:	460b      	mov	r3, r1
 800d2fc:	70bb      	strb	r3, [r7, #2]
 800d2fe:	4613      	mov	r3, r2
 800d300:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800d302:	7878      	ldrb	r0, [r7, #1]
 800d304:	78ba      	ldrb	r2, [r7, #2]
 800d306:	78f9      	ldrb	r1, [r7, #3]
 800d308:	8b3b      	ldrh	r3, [r7, #24]
 800d30a:	9302      	str	r3, [sp, #8]
 800d30c:	7d3b      	ldrb	r3, [r7, #20]
 800d30e:	9301      	str	r3, [sp, #4]
 800d310:	7c3b      	ldrb	r3, [r7, #16]
 800d312:	9300      	str	r3, [sp, #0]
 800d314:	4603      	mov	r3, r0
 800d316:	6878      	ldr	r0, [r7, #4]
 800d318:	f000 fa53 	bl	800d7c2 <USBH_LL_OpenPipe>

  return USBH_OK;
 800d31c:	2300      	movs	r3, #0
}
 800d31e:	4618      	mov	r0, r3
 800d320:	3708      	adds	r7, #8
 800d322:	46bd      	mov	sp, r7
 800d324:	bd80      	pop	{r7, pc}

0800d326 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800d326:	b580      	push	{r7, lr}
 800d328:	b082      	sub	sp, #8
 800d32a:	af00      	add	r7, sp, #0
 800d32c:	6078      	str	r0, [r7, #4]
 800d32e:	460b      	mov	r3, r1
 800d330:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800d332:	78fb      	ldrb	r3, [r7, #3]
 800d334:	4619      	mov	r1, r3
 800d336:	6878      	ldr	r0, [r7, #4]
 800d338:	f000 fa72 	bl	800d820 <USBH_LL_ClosePipe>

  return USBH_OK;
 800d33c:	2300      	movs	r3, #0
}
 800d33e:	4618      	mov	r0, r3
 800d340:	3708      	adds	r7, #8
 800d342:	46bd      	mov	sp, r7
 800d344:	bd80      	pop	{r7, pc}

0800d346 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800d346:	b580      	push	{r7, lr}
 800d348:	b084      	sub	sp, #16
 800d34a:	af00      	add	r7, sp, #0
 800d34c:	6078      	str	r0, [r7, #4]
 800d34e:	460b      	mov	r3, r1
 800d350:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800d352:	6878      	ldr	r0, [r7, #4]
 800d354:	f000 f836 	bl	800d3c4 <USBH_GetFreePipe>
 800d358:	4603      	mov	r3, r0
 800d35a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800d35c:	89fb      	ldrh	r3, [r7, #14]
 800d35e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d362:	4293      	cmp	r3, r2
 800d364:	d00a      	beq.n	800d37c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800d366:	78fa      	ldrb	r2, [r7, #3]
 800d368:	89fb      	ldrh	r3, [r7, #14]
 800d36a:	f003 030f 	and.w	r3, r3, #15
 800d36e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d372:	6879      	ldr	r1, [r7, #4]
 800d374:	33e0      	adds	r3, #224	@ 0xe0
 800d376:	009b      	lsls	r3, r3, #2
 800d378:	440b      	add	r3, r1
 800d37a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800d37c:	89fb      	ldrh	r3, [r7, #14]
 800d37e:	b2db      	uxtb	r3, r3
}
 800d380:	4618      	mov	r0, r3
 800d382:	3710      	adds	r7, #16
 800d384:	46bd      	mov	sp, r7
 800d386:	bd80      	pop	{r7, pc}

0800d388 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800d388:	b480      	push	{r7}
 800d38a:	b083      	sub	sp, #12
 800d38c:	af00      	add	r7, sp, #0
 800d38e:	6078      	str	r0, [r7, #4]
 800d390:	460b      	mov	r3, r1
 800d392:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800d394:	78fb      	ldrb	r3, [r7, #3]
 800d396:	2b0f      	cmp	r3, #15
 800d398:	d80d      	bhi.n	800d3b6 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800d39a:	78fb      	ldrb	r3, [r7, #3]
 800d39c:	687a      	ldr	r2, [r7, #4]
 800d39e:	33e0      	adds	r3, #224	@ 0xe0
 800d3a0:	009b      	lsls	r3, r3, #2
 800d3a2:	4413      	add	r3, r2
 800d3a4:	685a      	ldr	r2, [r3, #4]
 800d3a6:	78fb      	ldrb	r3, [r7, #3]
 800d3a8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800d3ac:	6879      	ldr	r1, [r7, #4]
 800d3ae:	33e0      	adds	r3, #224	@ 0xe0
 800d3b0:	009b      	lsls	r3, r3, #2
 800d3b2:	440b      	add	r3, r1
 800d3b4:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800d3b6:	2300      	movs	r3, #0
}
 800d3b8:	4618      	mov	r0, r3
 800d3ba:	370c      	adds	r7, #12
 800d3bc:	46bd      	mov	sp, r7
 800d3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c2:	4770      	bx	lr

0800d3c4 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800d3c4:	b480      	push	{r7}
 800d3c6:	b085      	sub	sp, #20
 800d3c8:	af00      	add	r7, sp, #0
 800d3ca:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800d3cc:	2300      	movs	r3, #0
 800d3ce:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800d3d0:	2300      	movs	r3, #0
 800d3d2:	73fb      	strb	r3, [r7, #15]
 800d3d4:	e00f      	b.n	800d3f6 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800d3d6:	7bfb      	ldrb	r3, [r7, #15]
 800d3d8:	687a      	ldr	r2, [r7, #4]
 800d3da:	33e0      	adds	r3, #224	@ 0xe0
 800d3dc:	009b      	lsls	r3, r3, #2
 800d3de:	4413      	add	r3, r2
 800d3e0:	685b      	ldr	r3, [r3, #4]
 800d3e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d102      	bne.n	800d3f0 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800d3ea:	7bfb      	ldrb	r3, [r7, #15]
 800d3ec:	b29b      	uxth	r3, r3
 800d3ee:	e007      	b.n	800d400 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800d3f0:	7bfb      	ldrb	r3, [r7, #15]
 800d3f2:	3301      	adds	r3, #1
 800d3f4:	73fb      	strb	r3, [r7, #15]
 800d3f6:	7bfb      	ldrb	r3, [r7, #15]
 800d3f8:	2b0f      	cmp	r3, #15
 800d3fa:	d9ec      	bls.n	800d3d6 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800d3fc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800d400:	4618      	mov	r0, r3
 800d402:	3714      	adds	r7, #20
 800d404:	46bd      	mov	sp, r7
 800d406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d40a:	4770      	bx	lr

0800d40c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800d40c:	b580      	push	{r7, lr}
 800d40e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800d410:	2201      	movs	r2, #1
 800d412:	490e      	ldr	r1, [pc, #56]	@ (800d44c <MX_USB_HOST_Init+0x40>)
 800d414:	480e      	ldr	r0, [pc, #56]	@ (800d450 <MX_USB_HOST_Init+0x44>)
 800d416:	f7fe fb0f 	bl	800ba38 <USBH_Init>
 800d41a:	4603      	mov	r3, r0
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d001      	beq.n	800d424 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800d420:	f7f4 f826 	bl	8001470 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800d424:	490b      	ldr	r1, [pc, #44]	@ (800d454 <MX_USB_HOST_Init+0x48>)
 800d426:	480a      	ldr	r0, [pc, #40]	@ (800d450 <MX_USB_HOST_Init+0x44>)
 800d428:	f7fe fbb1 	bl	800bb8e <USBH_RegisterClass>
 800d42c:	4603      	mov	r3, r0
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d001      	beq.n	800d436 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800d432:	f7f4 f81d 	bl	8001470 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800d436:	4806      	ldr	r0, [pc, #24]	@ (800d450 <MX_USB_HOST_Init+0x44>)
 800d438:	f7fe fc35 	bl	800bca6 <USBH_Start>
 800d43c:	4603      	mov	r3, r0
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d001      	beq.n	800d446 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800d442:	f7f4 f815 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800d446:	bf00      	nop
 800d448:	bd80      	pop	{r7, pc}
 800d44a:	bf00      	nop
 800d44c:	0800d46d 	.word	0x0800d46d
 800d450:	200008d4 	.word	0x200008d4
 800d454:	20000640 	.word	0x20000640

0800d458 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800d458:	b580      	push	{r7, lr}
 800d45a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800d45c:	4802      	ldr	r0, [pc, #8]	@ (800d468 <MX_USB_HOST_Process+0x10>)
 800d45e:	f7fe fc33 	bl	800bcc8 <USBH_Process>
}
 800d462:	bf00      	nop
 800d464:	bd80      	pop	{r7, pc}
 800d466:	bf00      	nop
 800d468:	200008d4 	.word	0x200008d4

0800d46c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800d46c:	b480      	push	{r7}
 800d46e:	b083      	sub	sp, #12
 800d470:	af00      	add	r7, sp, #0
 800d472:	6078      	str	r0, [r7, #4]
 800d474:	460b      	mov	r3, r1
 800d476:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800d478:	78fb      	ldrb	r3, [r7, #3]
 800d47a:	3b01      	subs	r3, #1
 800d47c:	2b04      	cmp	r3, #4
 800d47e:	d819      	bhi.n	800d4b4 <USBH_UserProcess+0x48>
 800d480:	a201      	add	r2, pc, #4	@ (adr r2, 800d488 <USBH_UserProcess+0x1c>)
 800d482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d486:	bf00      	nop
 800d488:	0800d4b5 	.word	0x0800d4b5
 800d48c:	0800d4a5 	.word	0x0800d4a5
 800d490:	0800d4b5 	.word	0x0800d4b5
 800d494:	0800d4ad 	.word	0x0800d4ad
 800d498:	0800d49d 	.word	0x0800d49d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800d49c:	4b09      	ldr	r3, [pc, #36]	@ (800d4c4 <USBH_UserProcess+0x58>)
 800d49e:	2203      	movs	r2, #3
 800d4a0:	701a      	strb	r2, [r3, #0]
  break;
 800d4a2:	e008      	b.n	800d4b6 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800d4a4:	4b07      	ldr	r3, [pc, #28]	@ (800d4c4 <USBH_UserProcess+0x58>)
 800d4a6:	2202      	movs	r2, #2
 800d4a8:	701a      	strb	r2, [r3, #0]
  break;
 800d4aa:	e004      	b.n	800d4b6 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800d4ac:	4b05      	ldr	r3, [pc, #20]	@ (800d4c4 <USBH_UserProcess+0x58>)
 800d4ae:	2201      	movs	r2, #1
 800d4b0:	701a      	strb	r2, [r3, #0]
  break;
 800d4b2:	e000      	b.n	800d4b6 <USBH_UserProcess+0x4a>

  default:
  break;
 800d4b4:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800d4b6:	bf00      	nop
 800d4b8:	370c      	adds	r7, #12
 800d4ba:	46bd      	mov	sp, r7
 800d4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4c0:	4770      	bx	lr
 800d4c2:	bf00      	nop
 800d4c4:	20000cac 	.word	0x20000cac

0800d4c8 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800d4c8:	b580      	push	{r7, lr}
 800d4ca:	b08a      	sub	sp, #40	@ 0x28
 800d4cc:	af00      	add	r7, sp, #0
 800d4ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d4d0:	f107 0314 	add.w	r3, r7, #20
 800d4d4:	2200      	movs	r2, #0
 800d4d6:	601a      	str	r2, [r3, #0]
 800d4d8:	605a      	str	r2, [r3, #4]
 800d4da:	609a      	str	r2, [r3, #8]
 800d4dc:	60da      	str	r2, [r3, #12]
 800d4de:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d4e8:	d147      	bne.n	800d57a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d4ea:	2300      	movs	r3, #0
 800d4ec:	613b      	str	r3, [r7, #16]
 800d4ee:	4b25      	ldr	r3, [pc, #148]	@ (800d584 <HAL_HCD_MspInit+0xbc>)
 800d4f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d4f2:	4a24      	ldr	r2, [pc, #144]	@ (800d584 <HAL_HCD_MspInit+0xbc>)
 800d4f4:	f043 0301 	orr.w	r3, r3, #1
 800d4f8:	6313      	str	r3, [r2, #48]	@ 0x30
 800d4fa:	4b22      	ldr	r3, [pc, #136]	@ (800d584 <HAL_HCD_MspInit+0xbc>)
 800d4fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d4fe:	f003 0301 	and.w	r3, r3, #1
 800d502:	613b      	str	r3, [r7, #16]
 800d504:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800d506:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d50a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d50c:	2300      	movs	r3, #0
 800d50e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d510:	2300      	movs	r3, #0
 800d512:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800d514:	f107 0314 	add.w	r3, r7, #20
 800d518:	4619      	mov	r1, r3
 800d51a:	481b      	ldr	r0, [pc, #108]	@ (800d588 <HAL_HCD_MspInit+0xc0>)
 800d51c:	f7f8 f97c 	bl	8005818 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800d520:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800d524:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d526:	2302      	movs	r3, #2
 800d528:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d52a:	2300      	movs	r3, #0
 800d52c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d52e:	2300      	movs	r3, #0
 800d530:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d532:	230a      	movs	r3, #10
 800d534:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d536:	f107 0314 	add.w	r3, r7, #20
 800d53a:	4619      	mov	r1, r3
 800d53c:	4812      	ldr	r0, [pc, #72]	@ (800d588 <HAL_HCD_MspInit+0xc0>)
 800d53e:	f7f8 f96b 	bl	8005818 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d542:	4b10      	ldr	r3, [pc, #64]	@ (800d584 <HAL_HCD_MspInit+0xbc>)
 800d544:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d546:	4a0f      	ldr	r2, [pc, #60]	@ (800d584 <HAL_HCD_MspInit+0xbc>)
 800d548:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d54c:	6353      	str	r3, [r2, #52]	@ 0x34
 800d54e:	2300      	movs	r3, #0
 800d550:	60fb      	str	r3, [r7, #12]
 800d552:	4b0c      	ldr	r3, [pc, #48]	@ (800d584 <HAL_HCD_MspInit+0xbc>)
 800d554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d556:	4a0b      	ldr	r2, [pc, #44]	@ (800d584 <HAL_HCD_MspInit+0xbc>)
 800d558:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d55c:	6453      	str	r3, [r2, #68]	@ 0x44
 800d55e:	4b09      	ldr	r3, [pc, #36]	@ (800d584 <HAL_HCD_MspInit+0xbc>)
 800d560:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d562:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d566:	60fb      	str	r3, [r7, #12]
 800d568:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d56a:	2200      	movs	r2, #0
 800d56c:	2100      	movs	r1, #0
 800d56e:	2043      	movs	r0, #67	@ 0x43
 800d570:	f7f8 f91b 	bl	80057aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d574:	2043      	movs	r0, #67	@ 0x43
 800d576:	f7f8 f934 	bl	80057e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d57a:	bf00      	nop
 800d57c:	3728      	adds	r7, #40	@ 0x28
 800d57e:	46bd      	mov	sp, r7
 800d580:	bd80      	pop	{r7, pc}
 800d582:	bf00      	nop
 800d584:	40023800 	.word	0x40023800
 800d588:	40020000 	.word	0x40020000

0800d58c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800d58c:	b580      	push	{r7, lr}
 800d58e:	b082      	sub	sp, #8
 800d590:	af00      	add	r7, sp, #0
 800d592:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d59a:	4618      	mov	r0, r3
 800d59c:	f7fe ff6d 	bl	800c47a <USBH_LL_IncTimer>
}
 800d5a0:	bf00      	nop
 800d5a2:	3708      	adds	r7, #8
 800d5a4:	46bd      	mov	sp, r7
 800d5a6:	bd80      	pop	{r7, pc}

0800d5a8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d5a8:	b580      	push	{r7, lr}
 800d5aa:	b082      	sub	sp, #8
 800d5ac:	af00      	add	r7, sp, #0
 800d5ae:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d5b6:	4618      	mov	r0, r3
 800d5b8:	f7fe ffa9 	bl	800c50e <USBH_LL_Connect>
}
 800d5bc:	bf00      	nop
 800d5be:	3708      	adds	r7, #8
 800d5c0:	46bd      	mov	sp, r7
 800d5c2:	bd80      	pop	{r7, pc}

0800d5c4 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d5c4:	b580      	push	{r7, lr}
 800d5c6:	b082      	sub	sp, #8
 800d5c8:	af00      	add	r7, sp, #0
 800d5ca:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d5d2:	4618      	mov	r0, r3
 800d5d4:	f7fe ffb2 	bl	800c53c <USBH_LL_Disconnect>
}
 800d5d8:	bf00      	nop
 800d5da:	3708      	adds	r7, #8
 800d5dc:	46bd      	mov	sp, r7
 800d5de:	bd80      	pop	{r7, pc}

0800d5e0 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800d5e0:	b480      	push	{r7}
 800d5e2:	b083      	sub	sp, #12
 800d5e4:	af00      	add	r7, sp, #0
 800d5e6:	6078      	str	r0, [r7, #4]
 800d5e8:	460b      	mov	r3, r1
 800d5ea:	70fb      	strb	r3, [r7, #3]
 800d5ec:	4613      	mov	r3, r2
 800d5ee:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800d5f0:	bf00      	nop
 800d5f2:	370c      	adds	r7, #12
 800d5f4:	46bd      	mov	sp, r7
 800d5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5fa:	4770      	bx	lr

0800d5fc <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	b082      	sub	sp, #8
 800d600:	af00      	add	r7, sp, #0
 800d602:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d60a:	4618      	mov	r0, r3
 800d60c:	f7fe ff5f 	bl	800c4ce <USBH_LL_PortEnabled>
}
 800d610:	bf00      	nop
 800d612:	3708      	adds	r7, #8
 800d614:	46bd      	mov	sp, r7
 800d616:	bd80      	pop	{r7, pc}

0800d618 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d618:	b580      	push	{r7, lr}
 800d61a:	b082      	sub	sp, #8
 800d61c:	af00      	add	r7, sp, #0
 800d61e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d626:	4618      	mov	r0, r3
 800d628:	f7fe ff5f 	bl	800c4ea <USBH_LL_PortDisabled>
}
 800d62c:	bf00      	nop
 800d62e:	3708      	adds	r7, #8
 800d630:	46bd      	mov	sp, r7
 800d632:	bd80      	pop	{r7, pc}

0800d634 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800d634:	b580      	push	{r7, lr}
 800d636:	b082      	sub	sp, #8
 800d638:	af00      	add	r7, sp, #0
 800d63a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800d642:	2b01      	cmp	r3, #1
 800d644:	d12a      	bne.n	800d69c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800d646:	4a18      	ldr	r2, [pc, #96]	@ (800d6a8 <USBH_LL_Init+0x74>)
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	4a15      	ldr	r2, [pc, #84]	@ (800d6a8 <USBH_LL_Init+0x74>)
 800d652:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d656:	4b14      	ldr	r3, [pc, #80]	@ (800d6a8 <USBH_LL_Init+0x74>)
 800d658:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800d65c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800d65e:	4b12      	ldr	r3, [pc, #72]	@ (800d6a8 <USBH_LL_Init+0x74>)
 800d660:	2208      	movs	r2, #8
 800d662:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800d664:	4b10      	ldr	r3, [pc, #64]	@ (800d6a8 <USBH_LL_Init+0x74>)
 800d666:	2201      	movs	r2, #1
 800d668:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d66a:	4b0f      	ldr	r3, [pc, #60]	@ (800d6a8 <USBH_LL_Init+0x74>)
 800d66c:	2200      	movs	r2, #0
 800d66e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800d670:	4b0d      	ldr	r3, [pc, #52]	@ (800d6a8 <USBH_LL_Init+0x74>)
 800d672:	2202      	movs	r2, #2
 800d674:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d676:	4b0c      	ldr	r3, [pc, #48]	@ (800d6a8 <USBH_LL_Init+0x74>)
 800d678:	2200      	movs	r2, #0
 800d67a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800d67c:	480a      	ldr	r0, [pc, #40]	@ (800d6a8 <USBH_LL_Init+0x74>)
 800d67e:	f7f8 facb 	bl	8005c18 <HAL_HCD_Init>
 800d682:	4603      	mov	r3, r0
 800d684:	2b00      	cmp	r3, #0
 800d686:	d001      	beq.n	800d68c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800d688:	f7f3 fef2 	bl	8001470 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800d68c:	4806      	ldr	r0, [pc, #24]	@ (800d6a8 <USBH_LL_Init+0x74>)
 800d68e:	f7f8 ff09 	bl	80064a4 <HAL_HCD_GetCurrentFrame>
 800d692:	4603      	mov	r3, r0
 800d694:	4619      	mov	r1, r3
 800d696:	6878      	ldr	r0, [r7, #4]
 800d698:	f7fe fee0 	bl	800c45c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800d69c:	2300      	movs	r3, #0
}
 800d69e:	4618      	mov	r0, r3
 800d6a0:	3708      	adds	r7, #8
 800d6a2:	46bd      	mov	sp, r7
 800d6a4:	bd80      	pop	{r7, pc}
 800d6a6:	bf00      	nop
 800d6a8:	20000cb0 	.word	0x20000cb0

0800d6ac <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b084      	sub	sp, #16
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d6b4:	2300      	movs	r3, #0
 800d6b6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d6c2:	4618      	mov	r0, r3
 800d6c4:	f7f8 fe76 	bl	80063b4 <HAL_HCD_Start>
 800d6c8:	4603      	mov	r3, r0
 800d6ca:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d6cc:	7bfb      	ldrb	r3, [r7, #15]
 800d6ce:	4618      	mov	r0, r3
 800d6d0:	f000 f94c 	bl	800d96c <USBH_Get_USB_Status>
 800d6d4:	4603      	mov	r3, r0
 800d6d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d6d8:	7bbb      	ldrb	r3, [r7, #14]
}
 800d6da:	4618      	mov	r0, r3
 800d6dc:	3710      	adds	r7, #16
 800d6de:	46bd      	mov	sp, r7
 800d6e0:	bd80      	pop	{r7, pc}

0800d6e2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800d6e2:	b580      	push	{r7, lr}
 800d6e4:	b084      	sub	sp, #16
 800d6e6:	af00      	add	r7, sp, #0
 800d6e8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d6ea:	2300      	movs	r3, #0
 800d6ec:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d6ee:	2300      	movs	r3, #0
 800d6f0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d6f8:	4618      	mov	r0, r3
 800d6fa:	f7f8 fe7e 	bl	80063fa <HAL_HCD_Stop>
 800d6fe:	4603      	mov	r3, r0
 800d700:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d702:	7bfb      	ldrb	r3, [r7, #15]
 800d704:	4618      	mov	r0, r3
 800d706:	f000 f931 	bl	800d96c <USBH_Get_USB_Status>
 800d70a:	4603      	mov	r3, r0
 800d70c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d70e:	7bbb      	ldrb	r3, [r7, #14]
}
 800d710:	4618      	mov	r0, r3
 800d712:	3710      	adds	r7, #16
 800d714:	46bd      	mov	sp, r7
 800d716:	bd80      	pop	{r7, pc}

0800d718 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800d718:	b580      	push	{r7, lr}
 800d71a:	b084      	sub	sp, #16
 800d71c:	af00      	add	r7, sp, #0
 800d71e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800d720:	2301      	movs	r3, #1
 800d722:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d72a:	4618      	mov	r0, r3
 800d72c:	f7f8 fec8 	bl	80064c0 <HAL_HCD_GetCurrentSpeed>
 800d730:	4603      	mov	r3, r0
 800d732:	2b02      	cmp	r3, #2
 800d734:	d00c      	beq.n	800d750 <USBH_LL_GetSpeed+0x38>
 800d736:	2b02      	cmp	r3, #2
 800d738:	d80d      	bhi.n	800d756 <USBH_LL_GetSpeed+0x3e>
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d002      	beq.n	800d744 <USBH_LL_GetSpeed+0x2c>
 800d73e:	2b01      	cmp	r3, #1
 800d740:	d003      	beq.n	800d74a <USBH_LL_GetSpeed+0x32>
 800d742:	e008      	b.n	800d756 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800d744:	2300      	movs	r3, #0
 800d746:	73fb      	strb	r3, [r7, #15]
    break;
 800d748:	e008      	b.n	800d75c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800d74a:	2301      	movs	r3, #1
 800d74c:	73fb      	strb	r3, [r7, #15]
    break;
 800d74e:	e005      	b.n	800d75c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800d750:	2302      	movs	r3, #2
 800d752:	73fb      	strb	r3, [r7, #15]
    break;
 800d754:	e002      	b.n	800d75c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800d756:	2301      	movs	r3, #1
 800d758:	73fb      	strb	r3, [r7, #15]
    break;
 800d75a:	bf00      	nop
  }
  return  speed;
 800d75c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d75e:	4618      	mov	r0, r3
 800d760:	3710      	adds	r7, #16
 800d762:	46bd      	mov	sp, r7
 800d764:	bd80      	pop	{r7, pc}

0800d766 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800d766:	b580      	push	{r7, lr}
 800d768:	b084      	sub	sp, #16
 800d76a:	af00      	add	r7, sp, #0
 800d76c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d76e:	2300      	movs	r3, #0
 800d770:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d772:	2300      	movs	r3, #0
 800d774:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d77c:	4618      	mov	r0, r3
 800d77e:	f7f8 fe59 	bl	8006434 <HAL_HCD_ResetPort>
 800d782:	4603      	mov	r3, r0
 800d784:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d786:	7bfb      	ldrb	r3, [r7, #15]
 800d788:	4618      	mov	r0, r3
 800d78a:	f000 f8ef 	bl	800d96c <USBH_Get_USB_Status>
 800d78e:	4603      	mov	r3, r0
 800d790:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d792:	7bbb      	ldrb	r3, [r7, #14]
}
 800d794:	4618      	mov	r0, r3
 800d796:	3710      	adds	r7, #16
 800d798:	46bd      	mov	sp, r7
 800d79a:	bd80      	pop	{r7, pc}

0800d79c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d79c:	b580      	push	{r7, lr}
 800d79e:	b082      	sub	sp, #8
 800d7a0:	af00      	add	r7, sp, #0
 800d7a2:	6078      	str	r0, [r7, #4]
 800d7a4:	460b      	mov	r3, r1
 800d7a6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d7ae:	78fa      	ldrb	r2, [r7, #3]
 800d7b0:	4611      	mov	r1, r2
 800d7b2:	4618      	mov	r0, r3
 800d7b4:	f7f8 fe61 	bl	800647a <HAL_HCD_HC_GetXferCount>
 800d7b8:	4603      	mov	r3, r0
}
 800d7ba:	4618      	mov	r0, r3
 800d7bc:	3708      	adds	r7, #8
 800d7be:	46bd      	mov	sp, r7
 800d7c0:	bd80      	pop	{r7, pc}

0800d7c2 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800d7c2:	b590      	push	{r4, r7, lr}
 800d7c4:	b089      	sub	sp, #36	@ 0x24
 800d7c6:	af04      	add	r7, sp, #16
 800d7c8:	6078      	str	r0, [r7, #4]
 800d7ca:	4608      	mov	r0, r1
 800d7cc:	4611      	mov	r1, r2
 800d7ce:	461a      	mov	r2, r3
 800d7d0:	4603      	mov	r3, r0
 800d7d2:	70fb      	strb	r3, [r7, #3]
 800d7d4:	460b      	mov	r3, r1
 800d7d6:	70bb      	strb	r3, [r7, #2]
 800d7d8:	4613      	mov	r3, r2
 800d7da:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d7dc:	2300      	movs	r3, #0
 800d7de:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d7e0:	2300      	movs	r3, #0
 800d7e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800d7ea:	787c      	ldrb	r4, [r7, #1]
 800d7ec:	78ba      	ldrb	r2, [r7, #2]
 800d7ee:	78f9      	ldrb	r1, [r7, #3]
 800d7f0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d7f2:	9302      	str	r3, [sp, #8]
 800d7f4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d7f8:	9301      	str	r3, [sp, #4]
 800d7fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d7fe:	9300      	str	r3, [sp, #0]
 800d800:	4623      	mov	r3, r4
 800d802:	f7f8 fa70 	bl	8005ce6 <HAL_HCD_HC_Init>
 800d806:	4603      	mov	r3, r0
 800d808:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800d80a:	7bfb      	ldrb	r3, [r7, #15]
 800d80c:	4618      	mov	r0, r3
 800d80e:	f000 f8ad 	bl	800d96c <USBH_Get_USB_Status>
 800d812:	4603      	mov	r3, r0
 800d814:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d816:	7bbb      	ldrb	r3, [r7, #14]
}
 800d818:	4618      	mov	r0, r3
 800d81a:	3714      	adds	r7, #20
 800d81c:	46bd      	mov	sp, r7
 800d81e:	bd90      	pop	{r4, r7, pc}

0800d820 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d820:	b480      	push	{r7}
 800d822:	b083      	sub	sp, #12
 800d824:	af00      	add	r7, sp, #0
 800d826:	6078      	str	r0, [r7, #4]
 800d828:	460b      	mov	r3, r1
 800d82a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800d82c:	2300      	movs	r3, #0
}
 800d82e:	4618      	mov	r0, r3
 800d830:	370c      	adds	r7, #12
 800d832:	46bd      	mov	sp, r7
 800d834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d838:	4770      	bx	lr

0800d83a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800d83a:	b590      	push	{r4, r7, lr}
 800d83c:	b089      	sub	sp, #36	@ 0x24
 800d83e:	af04      	add	r7, sp, #16
 800d840:	6078      	str	r0, [r7, #4]
 800d842:	4608      	mov	r0, r1
 800d844:	4611      	mov	r1, r2
 800d846:	461a      	mov	r2, r3
 800d848:	4603      	mov	r3, r0
 800d84a:	70fb      	strb	r3, [r7, #3]
 800d84c:	460b      	mov	r3, r1
 800d84e:	70bb      	strb	r3, [r7, #2]
 800d850:	4613      	mov	r3, r2
 800d852:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d854:	2300      	movs	r3, #0
 800d856:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d858:	2300      	movs	r3, #0
 800d85a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800d862:	787c      	ldrb	r4, [r7, #1]
 800d864:	78ba      	ldrb	r2, [r7, #2]
 800d866:	78f9      	ldrb	r1, [r7, #3]
 800d868:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800d86c:	9303      	str	r3, [sp, #12]
 800d86e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d870:	9302      	str	r3, [sp, #8]
 800d872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d874:	9301      	str	r3, [sp, #4]
 800d876:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d87a:	9300      	str	r3, [sp, #0]
 800d87c:	4623      	mov	r3, r4
 800d87e:	f7f8 faeb 	bl	8005e58 <HAL_HCD_HC_SubmitRequest>
 800d882:	4603      	mov	r3, r0
 800d884:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800d886:	7bfb      	ldrb	r3, [r7, #15]
 800d888:	4618      	mov	r0, r3
 800d88a:	f000 f86f 	bl	800d96c <USBH_Get_USB_Status>
 800d88e:	4603      	mov	r3, r0
 800d890:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d892:	7bbb      	ldrb	r3, [r7, #14]
}
 800d894:	4618      	mov	r0, r3
 800d896:	3714      	adds	r7, #20
 800d898:	46bd      	mov	sp, r7
 800d89a:	bd90      	pop	{r4, r7, pc}

0800d89c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d89c:	b580      	push	{r7, lr}
 800d89e:	b082      	sub	sp, #8
 800d8a0:	af00      	add	r7, sp, #0
 800d8a2:	6078      	str	r0, [r7, #4]
 800d8a4:	460b      	mov	r3, r1
 800d8a6:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d8ae:	78fa      	ldrb	r2, [r7, #3]
 800d8b0:	4611      	mov	r1, r2
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	f7f8 fdcc 	bl	8006450 <HAL_HCD_HC_GetURBState>
 800d8b8:	4603      	mov	r3, r0
}
 800d8ba:	4618      	mov	r0, r3
 800d8bc:	3708      	adds	r7, #8
 800d8be:	46bd      	mov	sp, r7
 800d8c0:	bd80      	pop	{r7, pc}

0800d8c2 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800d8c2:	b580      	push	{r7, lr}
 800d8c4:	b082      	sub	sp, #8
 800d8c6:	af00      	add	r7, sp, #0
 800d8c8:	6078      	str	r0, [r7, #4]
 800d8ca:	460b      	mov	r3, r1
 800d8cc:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800d8d4:	2b01      	cmp	r3, #1
 800d8d6:	d103      	bne.n	800d8e0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800d8d8:	78fb      	ldrb	r3, [r7, #3]
 800d8da:	4618      	mov	r0, r3
 800d8dc:	f000 f872 	bl	800d9c4 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800d8e0:	20c8      	movs	r0, #200	@ 0xc8
 800d8e2:	f7f7 f9f5 	bl	8004cd0 <HAL_Delay>
  return USBH_OK;
 800d8e6:	2300      	movs	r3, #0
}
 800d8e8:	4618      	mov	r0, r3
 800d8ea:	3708      	adds	r7, #8
 800d8ec:	46bd      	mov	sp, r7
 800d8ee:	bd80      	pop	{r7, pc}

0800d8f0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800d8f0:	b480      	push	{r7}
 800d8f2:	b085      	sub	sp, #20
 800d8f4:	af00      	add	r7, sp, #0
 800d8f6:	6078      	str	r0, [r7, #4]
 800d8f8:	460b      	mov	r3, r1
 800d8fa:	70fb      	strb	r3, [r7, #3]
 800d8fc:	4613      	mov	r3, r2
 800d8fe:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d906:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800d908:	78fa      	ldrb	r2, [r7, #3]
 800d90a:	68f9      	ldr	r1, [r7, #12]
 800d90c:	4613      	mov	r3, r2
 800d90e:	011b      	lsls	r3, r3, #4
 800d910:	1a9b      	subs	r3, r3, r2
 800d912:	009b      	lsls	r3, r3, #2
 800d914:	440b      	add	r3, r1
 800d916:	3317      	adds	r3, #23
 800d918:	781b      	ldrb	r3, [r3, #0]
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d00a      	beq.n	800d934 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800d91e:	78fa      	ldrb	r2, [r7, #3]
 800d920:	68f9      	ldr	r1, [r7, #12]
 800d922:	4613      	mov	r3, r2
 800d924:	011b      	lsls	r3, r3, #4
 800d926:	1a9b      	subs	r3, r3, r2
 800d928:	009b      	lsls	r3, r3, #2
 800d92a:	440b      	add	r3, r1
 800d92c:	333c      	adds	r3, #60	@ 0x3c
 800d92e:	78ba      	ldrb	r2, [r7, #2]
 800d930:	701a      	strb	r2, [r3, #0]
 800d932:	e009      	b.n	800d948 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800d934:	78fa      	ldrb	r2, [r7, #3]
 800d936:	68f9      	ldr	r1, [r7, #12]
 800d938:	4613      	mov	r3, r2
 800d93a:	011b      	lsls	r3, r3, #4
 800d93c:	1a9b      	subs	r3, r3, r2
 800d93e:	009b      	lsls	r3, r3, #2
 800d940:	440b      	add	r3, r1
 800d942:	333d      	adds	r3, #61	@ 0x3d
 800d944:	78ba      	ldrb	r2, [r7, #2]
 800d946:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800d948:	2300      	movs	r3, #0
}
 800d94a:	4618      	mov	r0, r3
 800d94c:	3714      	adds	r7, #20
 800d94e:	46bd      	mov	sp, r7
 800d950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d954:	4770      	bx	lr

0800d956 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800d956:	b580      	push	{r7, lr}
 800d958:	b082      	sub	sp, #8
 800d95a:	af00      	add	r7, sp, #0
 800d95c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800d95e:	6878      	ldr	r0, [r7, #4]
 800d960:	f7f7 f9b6 	bl	8004cd0 <HAL_Delay>
}
 800d964:	bf00      	nop
 800d966:	3708      	adds	r7, #8
 800d968:	46bd      	mov	sp, r7
 800d96a:	bd80      	pop	{r7, pc}

0800d96c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d96c:	b480      	push	{r7}
 800d96e:	b085      	sub	sp, #20
 800d970:	af00      	add	r7, sp, #0
 800d972:	4603      	mov	r3, r0
 800d974:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d976:	2300      	movs	r3, #0
 800d978:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d97a:	79fb      	ldrb	r3, [r7, #7]
 800d97c:	2b03      	cmp	r3, #3
 800d97e:	d817      	bhi.n	800d9b0 <USBH_Get_USB_Status+0x44>
 800d980:	a201      	add	r2, pc, #4	@ (adr r2, 800d988 <USBH_Get_USB_Status+0x1c>)
 800d982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d986:	bf00      	nop
 800d988:	0800d999 	.word	0x0800d999
 800d98c:	0800d99f 	.word	0x0800d99f
 800d990:	0800d9a5 	.word	0x0800d9a5
 800d994:	0800d9ab 	.word	0x0800d9ab
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800d998:	2300      	movs	r3, #0
 800d99a:	73fb      	strb	r3, [r7, #15]
    break;
 800d99c:	e00b      	b.n	800d9b6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800d99e:	2302      	movs	r3, #2
 800d9a0:	73fb      	strb	r3, [r7, #15]
    break;
 800d9a2:	e008      	b.n	800d9b6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800d9a4:	2301      	movs	r3, #1
 800d9a6:	73fb      	strb	r3, [r7, #15]
    break;
 800d9a8:	e005      	b.n	800d9b6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800d9aa:	2302      	movs	r3, #2
 800d9ac:	73fb      	strb	r3, [r7, #15]
    break;
 800d9ae:	e002      	b.n	800d9b6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800d9b0:	2302      	movs	r3, #2
 800d9b2:	73fb      	strb	r3, [r7, #15]
    break;
 800d9b4:	bf00      	nop
  }
  return usb_status;
 800d9b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d9b8:	4618      	mov	r0, r3
 800d9ba:	3714      	adds	r7, #20
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c2:	4770      	bx	lr

0800d9c4 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800d9c4:	b580      	push	{r7, lr}
 800d9c6:	b084      	sub	sp, #16
 800d9c8:	af00      	add	r7, sp, #0
 800d9ca:	4603      	mov	r3, r0
 800d9cc:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800d9ce:	79fb      	ldrb	r3, [r7, #7]
 800d9d0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800d9d2:	79fb      	ldrb	r3, [r7, #7]
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d102      	bne.n	800d9de <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800d9d8:	2300      	movs	r3, #0
 800d9da:	73fb      	strb	r3, [r7, #15]
 800d9dc:	e001      	b.n	800d9e2 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800d9de:	2301      	movs	r3, #1
 800d9e0:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800d9e2:	7bfb      	ldrb	r3, [r7, #15]
 800d9e4:	461a      	mov	r2, r3
 800d9e6:	2101      	movs	r1, #1
 800d9e8:	4803      	ldr	r0, [pc, #12]	@ (800d9f8 <MX_DriverVbusFS+0x34>)
 800d9ea:	f7f8 f8c9 	bl	8005b80 <HAL_GPIO_WritePin>
}
 800d9ee:	bf00      	nop
 800d9f0:	3710      	adds	r7, #16
 800d9f2:	46bd      	mov	sp, r7
 800d9f4:	bd80      	pop	{r7, pc}
 800d9f6:	bf00      	nop
 800d9f8:	40020800 	.word	0x40020800

0800d9fc <malloc>:
 800d9fc:	4b02      	ldr	r3, [pc, #8]	@ (800da08 <malloc+0xc>)
 800d9fe:	4601      	mov	r1, r0
 800da00:	6818      	ldr	r0, [r3, #0]
 800da02:	f000 b82d 	b.w	800da60 <_malloc_r>
 800da06:	bf00      	nop
 800da08:	20000660 	.word	0x20000660

0800da0c <free>:
 800da0c:	4b02      	ldr	r3, [pc, #8]	@ (800da18 <free+0xc>)
 800da0e:	4601      	mov	r1, r0
 800da10:	6818      	ldr	r0, [r3, #0]
 800da12:	f000 b8f5 	b.w	800dc00 <_free_r>
 800da16:	bf00      	nop
 800da18:	20000660 	.word	0x20000660

0800da1c <sbrk_aligned>:
 800da1c:	b570      	push	{r4, r5, r6, lr}
 800da1e:	4e0f      	ldr	r6, [pc, #60]	@ (800da5c <sbrk_aligned+0x40>)
 800da20:	460c      	mov	r4, r1
 800da22:	6831      	ldr	r1, [r6, #0]
 800da24:	4605      	mov	r5, r0
 800da26:	b911      	cbnz	r1, 800da2e <sbrk_aligned+0x12>
 800da28:	f000 f8ae 	bl	800db88 <_sbrk_r>
 800da2c:	6030      	str	r0, [r6, #0]
 800da2e:	4621      	mov	r1, r4
 800da30:	4628      	mov	r0, r5
 800da32:	f000 f8a9 	bl	800db88 <_sbrk_r>
 800da36:	1c43      	adds	r3, r0, #1
 800da38:	d103      	bne.n	800da42 <sbrk_aligned+0x26>
 800da3a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800da3e:	4620      	mov	r0, r4
 800da40:	bd70      	pop	{r4, r5, r6, pc}
 800da42:	1cc4      	adds	r4, r0, #3
 800da44:	f024 0403 	bic.w	r4, r4, #3
 800da48:	42a0      	cmp	r0, r4
 800da4a:	d0f8      	beq.n	800da3e <sbrk_aligned+0x22>
 800da4c:	1a21      	subs	r1, r4, r0
 800da4e:	4628      	mov	r0, r5
 800da50:	f000 f89a 	bl	800db88 <_sbrk_r>
 800da54:	3001      	adds	r0, #1
 800da56:	d1f2      	bne.n	800da3e <sbrk_aligned+0x22>
 800da58:	e7ef      	b.n	800da3a <sbrk_aligned+0x1e>
 800da5a:	bf00      	nop
 800da5c:	20001090 	.word	0x20001090

0800da60 <_malloc_r>:
 800da60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da64:	1ccd      	adds	r5, r1, #3
 800da66:	f025 0503 	bic.w	r5, r5, #3
 800da6a:	3508      	adds	r5, #8
 800da6c:	2d0c      	cmp	r5, #12
 800da6e:	bf38      	it	cc
 800da70:	250c      	movcc	r5, #12
 800da72:	2d00      	cmp	r5, #0
 800da74:	4606      	mov	r6, r0
 800da76:	db01      	blt.n	800da7c <_malloc_r+0x1c>
 800da78:	42a9      	cmp	r1, r5
 800da7a:	d904      	bls.n	800da86 <_malloc_r+0x26>
 800da7c:	230c      	movs	r3, #12
 800da7e:	6033      	str	r3, [r6, #0]
 800da80:	2000      	movs	r0, #0
 800da82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800db5c <_malloc_r+0xfc>
 800da8a:	f000 f869 	bl	800db60 <__malloc_lock>
 800da8e:	f8d8 3000 	ldr.w	r3, [r8]
 800da92:	461c      	mov	r4, r3
 800da94:	bb44      	cbnz	r4, 800dae8 <_malloc_r+0x88>
 800da96:	4629      	mov	r1, r5
 800da98:	4630      	mov	r0, r6
 800da9a:	f7ff ffbf 	bl	800da1c <sbrk_aligned>
 800da9e:	1c43      	adds	r3, r0, #1
 800daa0:	4604      	mov	r4, r0
 800daa2:	d158      	bne.n	800db56 <_malloc_r+0xf6>
 800daa4:	f8d8 4000 	ldr.w	r4, [r8]
 800daa8:	4627      	mov	r7, r4
 800daaa:	2f00      	cmp	r7, #0
 800daac:	d143      	bne.n	800db36 <_malloc_r+0xd6>
 800daae:	2c00      	cmp	r4, #0
 800dab0:	d04b      	beq.n	800db4a <_malloc_r+0xea>
 800dab2:	6823      	ldr	r3, [r4, #0]
 800dab4:	4639      	mov	r1, r7
 800dab6:	4630      	mov	r0, r6
 800dab8:	eb04 0903 	add.w	r9, r4, r3
 800dabc:	f000 f864 	bl	800db88 <_sbrk_r>
 800dac0:	4581      	cmp	r9, r0
 800dac2:	d142      	bne.n	800db4a <_malloc_r+0xea>
 800dac4:	6821      	ldr	r1, [r4, #0]
 800dac6:	1a6d      	subs	r5, r5, r1
 800dac8:	4629      	mov	r1, r5
 800daca:	4630      	mov	r0, r6
 800dacc:	f7ff ffa6 	bl	800da1c <sbrk_aligned>
 800dad0:	3001      	adds	r0, #1
 800dad2:	d03a      	beq.n	800db4a <_malloc_r+0xea>
 800dad4:	6823      	ldr	r3, [r4, #0]
 800dad6:	442b      	add	r3, r5
 800dad8:	6023      	str	r3, [r4, #0]
 800dada:	f8d8 3000 	ldr.w	r3, [r8]
 800dade:	685a      	ldr	r2, [r3, #4]
 800dae0:	bb62      	cbnz	r2, 800db3c <_malloc_r+0xdc>
 800dae2:	f8c8 7000 	str.w	r7, [r8]
 800dae6:	e00f      	b.n	800db08 <_malloc_r+0xa8>
 800dae8:	6822      	ldr	r2, [r4, #0]
 800daea:	1b52      	subs	r2, r2, r5
 800daec:	d420      	bmi.n	800db30 <_malloc_r+0xd0>
 800daee:	2a0b      	cmp	r2, #11
 800daf0:	d917      	bls.n	800db22 <_malloc_r+0xc2>
 800daf2:	1961      	adds	r1, r4, r5
 800daf4:	42a3      	cmp	r3, r4
 800daf6:	6025      	str	r5, [r4, #0]
 800daf8:	bf18      	it	ne
 800dafa:	6059      	strne	r1, [r3, #4]
 800dafc:	6863      	ldr	r3, [r4, #4]
 800dafe:	bf08      	it	eq
 800db00:	f8c8 1000 	streq.w	r1, [r8]
 800db04:	5162      	str	r2, [r4, r5]
 800db06:	604b      	str	r3, [r1, #4]
 800db08:	4630      	mov	r0, r6
 800db0a:	f000 f82f 	bl	800db6c <__malloc_unlock>
 800db0e:	f104 000b 	add.w	r0, r4, #11
 800db12:	1d23      	adds	r3, r4, #4
 800db14:	f020 0007 	bic.w	r0, r0, #7
 800db18:	1ac2      	subs	r2, r0, r3
 800db1a:	bf1c      	itt	ne
 800db1c:	1a1b      	subne	r3, r3, r0
 800db1e:	50a3      	strne	r3, [r4, r2]
 800db20:	e7af      	b.n	800da82 <_malloc_r+0x22>
 800db22:	6862      	ldr	r2, [r4, #4]
 800db24:	42a3      	cmp	r3, r4
 800db26:	bf0c      	ite	eq
 800db28:	f8c8 2000 	streq.w	r2, [r8]
 800db2c:	605a      	strne	r2, [r3, #4]
 800db2e:	e7eb      	b.n	800db08 <_malloc_r+0xa8>
 800db30:	4623      	mov	r3, r4
 800db32:	6864      	ldr	r4, [r4, #4]
 800db34:	e7ae      	b.n	800da94 <_malloc_r+0x34>
 800db36:	463c      	mov	r4, r7
 800db38:	687f      	ldr	r7, [r7, #4]
 800db3a:	e7b6      	b.n	800daaa <_malloc_r+0x4a>
 800db3c:	461a      	mov	r2, r3
 800db3e:	685b      	ldr	r3, [r3, #4]
 800db40:	42a3      	cmp	r3, r4
 800db42:	d1fb      	bne.n	800db3c <_malloc_r+0xdc>
 800db44:	2300      	movs	r3, #0
 800db46:	6053      	str	r3, [r2, #4]
 800db48:	e7de      	b.n	800db08 <_malloc_r+0xa8>
 800db4a:	230c      	movs	r3, #12
 800db4c:	6033      	str	r3, [r6, #0]
 800db4e:	4630      	mov	r0, r6
 800db50:	f000 f80c 	bl	800db6c <__malloc_unlock>
 800db54:	e794      	b.n	800da80 <_malloc_r+0x20>
 800db56:	6005      	str	r5, [r0, #0]
 800db58:	e7d6      	b.n	800db08 <_malloc_r+0xa8>
 800db5a:	bf00      	nop
 800db5c:	20001094 	.word	0x20001094

0800db60 <__malloc_lock>:
 800db60:	4801      	ldr	r0, [pc, #4]	@ (800db68 <__malloc_lock+0x8>)
 800db62:	f000 b84b 	b.w	800dbfc <__retarget_lock_acquire_recursive>
 800db66:	bf00      	nop
 800db68:	200011d0 	.word	0x200011d0

0800db6c <__malloc_unlock>:
 800db6c:	4801      	ldr	r0, [pc, #4]	@ (800db74 <__malloc_unlock+0x8>)
 800db6e:	f000 b846 	b.w	800dbfe <__retarget_lock_release_recursive>
 800db72:	bf00      	nop
 800db74:	200011d0 	.word	0x200011d0

0800db78 <memset>:
 800db78:	4402      	add	r2, r0
 800db7a:	4603      	mov	r3, r0
 800db7c:	4293      	cmp	r3, r2
 800db7e:	d100      	bne.n	800db82 <memset+0xa>
 800db80:	4770      	bx	lr
 800db82:	f803 1b01 	strb.w	r1, [r3], #1
 800db86:	e7f9      	b.n	800db7c <memset+0x4>

0800db88 <_sbrk_r>:
 800db88:	b538      	push	{r3, r4, r5, lr}
 800db8a:	4d06      	ldr	r5, [pc, #24]	@ (800dba4 <_sbrk_r+0x1c>)
 800db8c:	2300      	movs	r3, #0
 800db8e:	4604      	mov	r4, r0
 800db90:	4608      	mov	r0, r1
 800db92:	602b      	str	r3, [r5, #0]
 800db94:	f7f3 fdc4 	bl	8001720 <_sbrk>
 800db98:	1c43      	adds	r3, r0, #1
 800db9a:	d102      	bne.n	800dba2 <_sbrk_r+0x1a>
 800db9c:	682b      	ldr	r3, [r5, #0]
 800db9e:	b103      	cbz	r3, 800dba2 <_sbrk_r+0x1a>
 800dba0:	6023      	str	r3, [r4, #0]
 800dba2:	bd38      	pop	{r3, r4, r5, pc}
 800dba4:	200011d4 	.word	0x200011d4

0800dba8 <__errno>:
 800dba8:	4b01      	ldr	r3, [pc, #4]	@ (800dbb0 <__errno+0x8>)
 800dbaa:	6818      	ldr	r0, [r3, #0]
 800dbac:	4770      	bx	lr
 800dbae:	bf00      	nop
 800dbb0:	20000660 	.word	0x20000660

0800dbb4 <__libc_init_array>:
 800dbb4:	b570      	push	{r4, r5, r6, lr}
 800dbb6:	4d0d      	ldr	r5, [pc, #52]	@ (800dbec <__libc_init_array+0x38>)
 800dbb8:	4c0d      	ldr	r4, [pc, #52]	@ (800dbf0 <__libc_init_array+0x3c>)
 800dbba:	1b64      	subs	r4, r4, r5
 800dbbc:	10a4      	asrs	r4, r4, #2
 800dbbe:	2600      	movs	r6, #0
 800dbc0:	42a6      	cmp	r6, r4
 800dbc2:	d109      	bne.n	800dbd8 <__libc_init_array+0x24>
 800dbc4:	4d0b      	ldr	r5, [pc, #44]	@ (800dbf4 <__libc_init_array+0x40>)
 800dbc6:	4c0c      	ldr	r4, [pc, #48]	@ (800dbf8 <__libc_init_array+0x44>)
 800dbc8:	f000 f864 	bl	800dc94 <_init>
 800dbcc:	1b64      	subs	r4, r4, r5
 800dbce:	10a4      	asrs	r4, r4, #2
 800dbd0:	2600      	movs	r6, #0
 800dbd2:	42a6      	cmp	r6, r4
 800dbd4:	d105      	bne.n	800dbe2 <__libc_init_array+0x2e>
 800dbd6:	bd70      	pop	{r4, r5, r6, pc}
 800dbd8:	f855 3b04 	ldr.w	r3, [r5], #4
 800dbdc:	4798      	blx	r3
 800dbde:	3601      	adds	r6, #1
 800dbe0:	e7ee      	b.n	800dbc0 <__libc_init_array+0xc>
 800dbe2:	f855 3b04 	ldr.w	r3, [r5], #4
 800dbe6:	4798      	blx	r3
 800dbe8:	3601      	adds	r6, #1
 800dbea:	e7f2      	b.n	800dbd2 <__libc_init_array+0x1e>
 800dbec:	0800dce4 	.word	0x0800dce4
 800dbf0:	0800dce4 	.word	0x0800dce4
 800dbf4:	0800dce4 	.word	0x0800dce4
 800dbf8:	0800dce8 	.word	0x0800dce8

0800dbfc <__retarget_lock_acquire_recursive>:
 800dbfc:	4770      	bx	lr

0800dbfe <__retarget_lock_release_recursive>:
 800dbfe:	4770      	bx	lr

0800dc00 <_free_r>:
 800dc00:	b538      	push	{r3, r4, r5, lr}
 800dc02:	4605      	mov	r5, r0
 800dc04:	2900      	cmp	r1, #0
 800dc06:	d041      	beq.n	800dc8c <_free_r+0x8c>
 800dc08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dc0c:	1f0c      	subs	r4, r1, #4
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	bfb8      	it	lt
 800dc12:	18e4      	addlt	r4, r4, r3
 800dc14:	f7ff ffa4 	bl	800db60 <__malloc_lock>
 800dc18:	4a1d      	ldr	r2, [pc, #116]	@ (800dc90 <_free_r+0x90>)
 800dc1a:	6813      	ldr	r3, [r2, #0]
 800dc1c:	b933      	cbnz	r3, 800dc2c <_free_r+0x2c>
 800dc1e:	6063      	str	r3, [r4, #4]
 800dc20:	6014      	str	r4, [r2, #0]
 800dc22:	4628      	mov	r0, r5
 800dc24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dc28:	f7ff bfa0 	b.w	800db6c <__malloc_unlock>
 800dc2c:	42a3      	cmp	r3, r4
 800dc2e:	d908      	bls.n	800dc42 <_free_r+0x42>
 800dc30:	6820      	ldr	r0, [r4, #0]
 800dc32:	1821      	adds	r1, r4, r0
 800dc34:	428b      	cmp	r3, r1
 800dc36:	bf01      	itttt	eq
 800dc38:	6819      	ldreq	r1, [r3, #0]
 800dc3a:	685b      	ldreq	r3, [r3, #4]
 800dc3c:	1809      	addeq	r1, r1, r0
 800dc3e:	6021      	streq	r1, [r4, #0]
 800dc40:	e7ed      	b.n	800dc1e <_free_r+0x1e>
 800dc42:	461a      	mov	r2, r3
 800dc44:	685b      	ldr	r3, [r3, #4]
 800dc46:	b10b      	cbz	r3, 800dc4c <_free_r+0x4c>
 800dc48:	42a3      	cmp	r3, r4
 800dc4a:	d9fa      	bls.n	800dc42 <_free_r+0x42>
 800dc4c:	6811      	ldr	r1, [r2, #0]
 800dc4e:	1850      	adds	r0, r2, r1
 800dc50:	42a0      	cmp	r0, r4
 800dc52:	d10b      	bne.n	800dc6c <_free_r+0x6c>
 800dc54:	6820      	ldr	r0, [r4, #0]
 800dc56:	4401      	add	r1, r0
 800dc58:	1850      	adds	r0, r2, r1
 800dc5a:	4283      	cmp	r3, r0
 800dc5c:	6011      	str	r1, [r2, #0]
 800dc5e:	d1e0      	bne.n	800dc22 <_free_r+0x22>
 800dc60:	6818      	ldr	r0, [r3, #0]
 800dc62:	685b      	ldr	r3, [r3, #4]
 800dc64:	6053      	str	r3, [r2, #4]
 800dc66:	4408      	add	r0, r1
 800dc68:	6010      	str	r0, [r2, #0]
 800dc6a:	e7da      	b.n	800dc22 <_free_r+0x22>
 800dc6c:	d902      	bls.n	800dc74 <_free_r+0x74>
 800dc6e:	230c      	movs	r3, #12
 800dc70:	602b      	str	r3, [r5, #0]
 800dc72:	e7d6      	b.n	800dc22 <_free_r+0x22>
 800dc74:	6820      	ldr	r0, [r4, #0]
 800dc76:	1821      	adds	r1, r4, r0
 800dc78:	428b      	cmp	r3, r1
 800dc7a:	bf04      	itt	eq
 800dc7c:	6819      	ldreq	r1, [r3, #0]
 800dc7e:	685b      	ldreq	r3, [r3, #4]
 800dc80:	6063      	str	r3, [r4, #4]
 800dc82:	bf04      	itt	eq
 800dc84:	1809      	addeq	r1, r1, r0
 800dc86:	6021      	streq	r1, [r4, #0]
 800dc88:	6054      	str	r4, [r2, #4]
 800dc8a:	e7ca      	b.n	800dc22 <_free_r+0x22>
 800dc8c:	bd38      	pop	{r3, r4, r5, pc}
 800dc8e:	bf00      	nop
 800dc90:	20001094 	.word	0x20001094

0800dc94 <_init>:
 800dc94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc96:	bf00      	nop
 800dc98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc9a:	bc08      	pop	{r3}
 800dc9c:	469e      	mov	lr, r3
 800dc9e:	4770      	bx	lr

0800dca0 <_fini>:
 800dca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dca2:	bf00      	nop
 800dca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dca6:	bc08      	pop	{r3}
 800dca8:	469e      	mov	lr, r3
 800dcaa:	4770      	bx	lr
