[2025-09-17 22:57:32] START suite=cs trace=streaming_phase0_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase0_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2600011 heartbeat IPC: 3.846 cumulative IPC: 3.846 (Simulation time: 00 hr 00 min 26 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5122425 cumulative IPC: 3.904 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5122425 cumulative IPC: 3.904 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5122426 heartbeat IPC: 3.964 cumulative IPC: 5 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14293897 heartbeat IPC: 1.09 cumulative IPC: 1.09 (Simulation time: 00 hr 01 min 57 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 26197137 heartbeat IPC: 0.8401 cumulative IPC: 0.949 (Simulation time: 00 hr 03 min 04 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 38403409 heartbeat IPC: 0.8193 cumulative IPC: 0.9014 (Simulation time: 00 hr 04 min 12 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 52381908 heartbeat IPC: 0.7154 cumulative IPC: 0.8464 (Simulation time: 00 hr 05 min 25 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 65913962 heartbeat IPC: 0.739 cumulative IPC: 0.8225 (Simulation time: 00 hr 06 min 36 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 79102259 heartbeat IPC: 0.7582 cumulative IPC: 0.811 (Simulation time: 00 hr 07 min 14 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 92155451 heartbeat IPC: 0.7661 cumulative IPC: 0.8043 (Simulation time: 00 hr 08 min 00 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase0_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000014 cycles: 105666996 heartbeat IPC: 0.7401 cumulative IPC: 0.7957 (Simulation time: 00 hr 09 min 13 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 118514202 heartbeat IPC: 0.7784 cumulative IPC: 0.7937 (Simulation time: 00 hr 10 min 19 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 126299888 cumulative IPC: 0.7918 (Simulation time: 00 hr 11 min 26 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 126299888 cumulative IPC: 0.7918 (Simulation time: 00 hr 11 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase0_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7918 instructions: 100000000 cycles: 126299888
CPU 0 Branch Prediction Accuracy: 97.31% MPKI: 0.1494 Average ROB Occupancy at Mispredict: 8907
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01117
BRANCH_INDIRECT: 0.1331
BRANCH_CONDITIONAL: 0.0051
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1173937
LQ_STALL: 96640
SQ_STALL: 131511


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 296.43616
REPLAY_LOAD: 186.16936
NON_REPLAY_LOAD: 44.763504

== Total ==
ADDR_TRANS: 345941
REPLAY_LOAD: 391328
NON_REPLAY_LOAD: 436668

== Counts ==
ADDR_TRANS: 1167
REPLAY_LOAD: 2102
NON_REPLAY_LOAD: 9755

cpu0->cpu0_STLB TOTAL        ACCESS:     631806 HIT:     606110 MISS:      25696 MSHR_MERGE:          4
cpu0->cpu0_STLB LOAD         ACCESS:     631806 HIT:     606110 MISS:      25696 MSHR_MERGE:          4
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 456.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3910085 HIT:    3014878 MISS:     895207 MSHR_MERGE:      88928
cpu0->cpu0_L2C LOAD         ACCESS:    2072175 HIT:    1865769 MISS:     206406 MSHR_MERGE:       9180
cpu0->cpu0_L2C RFO          ACCESS:      97728 HIT:      52450 MISS:      45278 MSHR_MERGE:          3
cpu0->cpu0_L2C PREFETCH     ACCESS:    1467167 HIT:     870633 MISS:     596534 MSHR_MERGE:      79745
cpu0->cpu0_L2C WRITE        ACCESS:     224366 HIT:     223509 MISS:        857 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      48649 HIT:       2517 MISS:      46132 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1377675 ISSUED:    1377675 USEFUL:     455766 USELESS:      11814
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 98.96 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5626019 HIT:    3927483 MISS:    1698536 MSHR_MERGE:     426793
cpu0->cpu0_L1I LOAD         ACCESS:    5626019 HIT:    3927483 MISS:    1698536 MSHR_MERGE:     426793
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.15 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   17387876 HIT:   15198334 MISS:    2189542 MSHR_MERGE:    1153176
cpu0->cpu0_L1D LOAD         ACCESS:   13146947 HIT:   11587727 MISS:    1559220 MSHR_MERGE:     758785
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     650855 HIT:     487783 MISS:     163072 MSHR_MERGE:      73533
cpu0->cpu0_L1D WRITE        ACCESS:    3531460 HIT:    3113342 MISS:     418118 MSHR_MERGE:     320375
cpu0->cpu0_L1D TRANSLATION  ACCESS:      58614 HIT:       9482 MISS:      49132 MSHR_MERGE:        483
cpu0->cpu0_L1D PREFETCH REQUESTED:     706635 ISSUED:     650855 USEFUL:      57763 USELESS:      14317
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 39.31 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4486924 HIT:    4148656 MISS:     338268 MSHR_MERGE:     165030
cpu0->cpu0_ITLB LOAD         ACCESS:    4486924 HIT:    4148656 MISS:     338268 MSHR_MERGE:     165030
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 9.023 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   16314504 HIT:   15574637 MISS:     739867 MSHR_MERGE:     281299
cpu0->cpu0_DTLB LOAD         ACCESS:   16314504 HIT:   15574637 MISS:     739867 MSHR_MERGE:     281299
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 28.94 cycles
cpu0->LLC TOTAL        ACCESS:     911040 HIT:     198725 MISS:     712315 MSHR_MERGE:       2459
cpu0->LLC LOAD         ACCESS:     197226 HIT:      65157 MISS:     132069 MSHR_MERGE:         51
cpu0->LLC RFO          ACCESS:      45275 HIT:      12717 MISS:      32558 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     516788 HIT:      11129 MISS:     505659 MSHR_MERGE:       2408
cpu0->LLC WRITE        ACCESS:     105619 HIT:     104652 MISS:        967 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      46132 HIT:       5070 MISS:      41062 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     117290
  ROW_BUFFER_MISS:     591590
  AVG DBUS CONGESTED CYCLE: 6.787
Channel 0 WQ ROW_BUFFER_HIT:      10644
  ROW_BUFFER_MISS:      58445
  FULL:          0
Channel 0 REFRESHES ISSUED:      10525

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       347416       102978        30045        24520
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           34          118          634        16864
  STLB miss resolved @ L2C                0           18          169          562         3569
  STLB miss resolved @ LLC                0           35          214         1512         5021
  STLB miss resolved @ MEM                0           49         1221         3985        32932

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              78173        17305       202141         3593         3050
---------------------------------------------------------------
  STLB miss resolved @ L1D                7            6           23          145          712
  STLB miss resolved @ L2C                6            5           33           78          234
  STLB miss resolved @ LLC               12            4           53          265          329
  STLB miss resolved @ MEM               64           10          187          515         3418
[2025-09-17 23:08:59] END   suite=cs trace=streaming_phase0_core2 (rc=0)
