blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
lpm_rom_irom.v,verilog,xil_defaultlib,../../../../lab4.gen/sources_1/ip/lpm_rom_irom_5/sim/lpm_rom_irom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
