
project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008640  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  080087e0  080087e0  000097e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080089e0  080089e0  0000a074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080089e0  080089e0  000099e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080089e8  080089e8  0000a074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080089e8  080089e8  000099e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080089ec  080089ec  000099ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  080089f0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a074  2**0
                  CONTENTS
 10 .bss          00000390  20000074  20000074  0000a074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000404  20000404  0000a074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a074  2**0
                  CONTENTS, READONLY
 13 .debug_line   0001576f  00000000  00000000  0000a0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 00000084  00000000  00000000  0001f813  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   000107ca  00000000  00000000  0001f897  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00002ada  00000000  00000000  00030061  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00000ef8  00000000  00000000  00032b40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d50ee  00000000  00000000  00033a38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00000b4d  00000000  00000000  00108b26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  000232e4  00000000  00000000  00109673  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0012c957  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000419c  00000000  00000000  0012c99c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080087c8 	.word	0x080087c8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	080087c8 	.word	0x080087c8

080001e0 <coast_asm_delay>:
		i++;
	}
}
*/
coast_asm_delay:
	PUSH {r4}	// 1 + 1 = 2
 80001e0:	b410      	push	{r4}
	PUSH {r5} 	// 2
 80001e2:	b420      	push	{r5}

	// uint32_t i = 0
	MOV r4, #0	// 1
 80001e4:	2400      	movs	r4, #0
	LDR r1, =11999	// 2
 80001e6:	f642 61df 	movw	r1, #11999	@ 0x2edf

080001ea <loop1_start>:
loop1_start:
	CMP r4, r0	// 1
 80001ea:	4284      	cmp	r4, r0
	BHS loop1_end // 1 + P
 80001ec:	d206      	bcs.n	80001fc <loop1_end>

	MOV r5, #0	// 1
 80001ee:	2500      	movs	r5, #0

080001f0 <loop2_start>:

loop2_start:
	// ldr slower but has 32-bits, mov faster only 8-bit
	CMP r5, r1		// 1
 80001f0:	428d      	cmp	r5, r1
	BHS loop2_end	// 1 + P
 80001f2:	d201      	bcs.n	80001f8 <loop2_end>

	// j++
	ADD r5, r5, #1 // 1
 80001f4:	3501      	adds	r5, #1
	b loop2_start  // 1 + P
 80001f6:	e7fb      	b.n	80001f0 <loop2_start>

080001f8 <loop2_end>:
loop2_end:
	// i++
	ADD r4, r4, #1	// 1
 80001f8:	3401      	adds	r4, #1
	b loop1_start  	// 1 + P
 80001fa:	e7f6      	b.n	80001ea <loop1_start>

080001fc <loop1_end>:

loop1_end:
	pop {r5}	// 2
 80001fc:	bc20      	pop	{r5}
	pop {r4}	// 2
 80001fe:	bc10      	pop	{r4}

	BX LR 		// 1 + P
 8000200:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <generate_sound>:

#include "main.h"
extern void coast_asm_delay(uint32_t milliseconds);
extern bool enable_sound;

void generate_sound(uint16_t frequency, uint8_t duty_cycle, TIM_HandleTypeDef htim1) {
 80002b0:	b082      	sub	sp, #8
 80002b2:	b580      	push	{r7, lr}
 80002b4:	b084      	sub	sp, #16
 80002b6:	af00      	add	r7, sp, #0
 80002b8:	f107 0c18 	add.w	ip, r7, #24
 80002bc:	e88c 000c 	stmia.w	ip, {r2, r3}
 80002c0:	4603      	mov	r3, r0
 80002c2:	80fb      	strh	r3, [r7, #6]
 80002c4:	460b      	mov	r3, r1
 80002c6:	717b      	strb	r3, [r7, #5]
	/* protect the function from invalid frequency input */
	if (frequency == 0 || !enable_sound) {
 80002c8:	88fb      	ldrh	r3, [r7, #6]
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d006      	beq.n	80002dc <generate_sound+0x2c>
 80002ce:	4b12      	ldr	r3, [pc, #72]	@ (8000318 <generate_sound+0x68>)
 80002d0:	781b      	ldrb	r3, [r3, #0]
 80002d2:	f083 0301 	eor.w	r3, r3, #1
 80002d6:	b2db      	uxtb	r3, r3
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d005      	beq.n	80002e8 <generate_sound+0x38>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 80002dc:	2108      	movs	r1, #8
 80002de:	f107 0018 	add.w	r0, r7, #24
 80002e2:	f006 fc57 	bl	8006b94 <HAL_TIM_PWM_Stop>
		return;
 80002e6:	e011      	b.n	800030c <generate_sound+0x5c>
	}
	/* millisecond trigger period */
	uint32_t period = 72000 / frequency;
 80002e8:	88fb      	ldrh	r3, [r7, #6]
 80002ea:	4a0c      	ldr	r2, [pc, #48]	@ (800031c <generate_sound+0x6c>)
 80002ec:	fb92 f3f3 	sdiv	r3, r2, r3
 80002f0:	60fb      	str	r3, [r7, #12]
	/* setup PWM channel and tim1 autoloader */
	htim1.Instance->ARR = period - 1;
 80002f2:	69bb      	ldr	r3, [r7, #24]
 80002f4:	68fa      	ldr	r2, [r7, #12]
 80002f6:	3a01      	subs	r2, #1
 80002f8:	62da      	str	r2, [r3, #44]	@ 0x2c
	htim1.Instance->CCR3 = period / 2;
 80002fa:	69bb      	ldr	r3, [r7, #24]
 80002fc:	68fa      	ldr	r2, [r7, #12]
 80002fe:	0852      	lsrs	r2, r2, #1
 8000300:	63da      	str	r2, [r3, #60]	@ 0x3c
	/* start the timer1 and buzzer */
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000302:	2108      	movs	r1, #8
 8000304:	f107 0018 	add.w	r0, r7, #24
 8000308:	f006 fb38 	bl	800697c <HAL_TIM_PWM_Start>
}
 800030c:	3710      	adds	r7, #16
 800030e:	46bd      	mov	sp, r7
 8000310:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000314:	b002      	add	sp, #8
 8000316:	4770      	bx	lr
 8000318:	20000008 	.word	0x20000008
 800031c:	00011940 	.word	0x00011940

08000320 <stop_sound>:

void stop_sound(TIM_HandleTypeDef htim1) {
 8000320:	b084      	sub	sp, #16
 8000322:	b580      	push	{r7, lr}
 8000324:	af00      	add	r7, sp, #0
 8000326:	f107 0c08 	add.w	ip, r7, #8
 800032a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	/* stop the timer1 and buzzer */
	  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 800032e:	2108      	movs	r1, #8
 8000330:	f107 0008 	add.w	r0, r7, #8
 8000334:	f006 fc2e 	bl	8006b94 <HAL_TIM_PWM_Stop>
}
 8000338:	bf00      	nop
 800033a:	46bd      	mov	sp, r7
 800033c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000340:	b004      	add	sp, #16
 8000342:	4770      	bx	lr

08000344 <play_note>:

void play_note(uint16_t note, uint32_t duration, uint8_t volume, TIM_HandleTypeDef htim1) {
 8000344:	b082      	sub	sp, #8
 8000346:	b5b0      	push	{r4, r5, r7, lr}
 8000348:	b094      	sub	sp, #80	@ 0x50
 800034a:	af12      	add	r7, sp, #72	@ 0x48
 800034c:	6039      	str	r1, [r7, #0]
 800034e:	61fb      	str	r3, [r7, #28]
 8000350:	4603      	mov	r3, r0
 8000352:	80fb      	strh	r3, [r7, #6]
 8000354:	4613      	mov	r3, r2
 8000356:	717b      	strb	r3, [r7, #5]
	if (!enable_sound) return;
 8000358:	4b10      	ldr	r3, [pc, #64]	@ (800039c <play_note+0x58>)
 800035a:	781b      	ldrb	r3, [r3, #0]
 800035c:	f083 0301 	eor.w	r3, r3, #1
 8000360:	b2db      	uxtb	r3, r3
 8000362:	2b00      	cmp	r3, #0
 8000364:	d113      	bne.n	800038e <play_note+0x4a>
	generate_sound(note, volume, htim1);
 8000366:	797d      	ldrb	r5, [r7, #5]
 8000368:	88fc      	ldrh	r4, [r7, #6]
 800036a:	4668      	mov	r0, sp
 800036c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000370:	2244      	movs	r2, #68	@ 0x44
 8000372:	4619      	mov	r1, r3
 8000374:	f007 fdde 	bl	8007f34 <memcpy>
 8000378:	f107 031c 	add.w	r3, r7, #28
 800037c:	cb0c      	ldmia	r3, {r2, r3}
 800037e:	4629      	mov	r1, r5
 8000380:	4620      	mov	r0, r4
 8000382:	f7ff ff95 	bl	80002b0 <generate_sound>
	coast_asm_delay(duration);
 8000386:	6838      	ldr	r0, [r7, #0]
 8000388:	f7ff ff2a 	bl	80001e0 <coast_asm_delay>
 800038c:	e000      	b.n	8000390 <play_note+0x4c>
	if (!enable_sound) return;
 800038e:	bf00      	nop
}
 8000390:	3708      	adds	r7, #8
 8000392:	46bd      	mov	sp, r7
 8000394:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8000398:	b002      	add	sp, #8
 800039a:	4770      	bx	lr
 800039c:	20000008 	.word	0x20000008

080003a0 <homePage>:
#include "lcd.h"

RTC_TimeTypeDef sTime;
RTC_DateTypeDef sDate;

void homePage() {
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b086      	sub	sp, #24
 80003a4:	af00      	add	r7, sp, #0
	LCD_SendCmd(LCD_CLEAR_DISPLAY);
 80003a6:	2001      	movs	r0, #1
 80003a8:	f000 fc14 	bl	8000bd4 <LCD_SendCmd>
	LCD_SendStr("FITNESS ");
 80003ac:	480d      	ldr	r0, [pc, #52]	@ (80003e4 <homePage+0x44>)
 80003ae:	f000 fc4d 	bl	8000c4c <LCD_SendStr>

	char buff[16];

	int temp = 21; // placeholder
 80003b2:	2315      	movs	r3, #21
 80003b4:	617b      	str	r3, [r7, #20]
	sprintf(buff, "%dC ", temp);
 80003b6:	1d3b      	adds	r3, r7, #4
 80003b8:	697a      	ldr	r2, [r7, #20]
 80003ba:	490b      	ldr	r1, [pc, #44]	@ (80003e8 <homePage+0x48>)
 80003bc:	4618      	mov	r0, r3
 80003be:	f007 fd63 	bl	8007e88 <siprintf>
	LCD_SendStr(buff);
 80003c2:	1d3b      	adds	r3, r7, #4
 80003c4:	4618      	mov	r0, r3
 80003c6:	f000 fc41 	bl	8000c4c <LCD_SendStr>

	LCD_SendStr(" 57%");
 80003ca:	4808      	ldr	r0, [pc, #32]	@ (80003ec <homePage+0x4c>)
 80003cc:	f000 fc3e 	bl	8000c4c <LCD_SendStr>

	LCD_SendCmd(LCD_SECOND_LINE); // Move to second line
 80003d0:	20c0      	movs	r0, #192	@ 0xc0
 80003d2:	f000 fbff 	bl	8000bd4 <LCD_SendCmd>

	LCD_SendStr("OPT ");
 80003d6:	4806      	ldr	r0, [pc, #24]	@ (80003f0 <homePage+0x50>)
 80003d8:	f000 fc38 	bl	8000c4c <LCD_SendStr>
}
 80003dc:	bf00      	nop
 80003de:	3718      	adds	r7, #24
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bd80      	pop	{r7, pc}
 80003e4:	080087e0 	.word	0x080087e0
 80003e8:	080087ec 	.word	0x080087ec
 80003ec:	080087f4 	.word	0x080087f4
 80003f0:	080087fc 	.word	0x080087fc

080003f4 <OPTpage>:

void OPTpage(uint32_t ldrValue) {
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b086      	sub	sp, #24
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
	char buffer[16];
	snprintf(buffer, sizeof(buffer), "%ld", ldrValue);
 80003fc:	f107 0008 	add.w	r0, r7, #8
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	4a0c      	ldr	r2, [pc, #48]	@ (8000434 <OPTpage+0x40>)
 8000404:	2110      	movs	r1, #16
 8000406:	f007 fd09 	bl	8007e1c <sniprintf>

	LCD_SendCmd(LCD_CLEAR_DISPLAY);
 800040a:	2001      	movs	r0, #1
 800040c:	f000 fbe2 	bl	8000bd4 <LCD_SendCmd>
	LCD_SendStr(buffer);
 8000410:	f107 0308 	add.w	r3, r7, #8
 8000414:	4618      	mov	r0, r3
 8000416:	f000 fc19 	bl	8000c4c <LCD_SendStr>

	LCD_SendCmd(LCD_SECOND_LINE); // Move to second line
 800041a:	20c0      	movs	r0, #192	@ 0xc0
 800041c:	f000 fbda 	bl	8000bd4 <LCD_SendCmd>

	LCD_SendStr("SETTINGS  ");
 8000420:	4805      	ldr	r0, [pc, #20]	@ (8000438 <OPTpage+0x44>)
 8000422:	f000 fc13 	bl	8000c4c <LCD_SendStr>
	LCD_SendStr("|RESET");
 8000426:	4805      	ldr	r0, [pc, #20]	@ (800043c <OPTpage+0x48>)
 8000428:	f000 fc10 	bl	8000c4c <LCD_SendStr>
}
 800042c:	bf00      	nop
 800042e:	3718      	adds	r7, #24
 8000430:	46bd      	mov	sp, r7
 8000432:	bd80      	pop	{r7, pc}
 8000434:	08008804 	.word	0x08008804
 8000438:	08008808 	.word	0x08008808
 800043c:	08008814 	.word	0x08008814

08000440 <updateOpt>:

void updateOpt(uint32_t ldrValue) {
 8000440:	b580      	push	{r7, lr}
 8000442:	b086      	sub	sp, #24
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
	char buffer[16];
	snprintf(buffer, sizeof(buffer), "%ld", ldrValue);
 8000448:	f107 0008 	add.w	r0, r7, #8
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	4a08      	ldr	r2, [pc, #32]	@ (8000470 <updateOpt+0x30>)
 8000450:	2110      	movs	r1, #16
 8000452:	f007 fce3 	bl	8007e1c <sniprintf>
	LCD_SendCmd(LCD_RETURN_HOME);
 8000456:	2002      	movs	r0, #2
 8000458:	f000 fbbc 	bl	8000bd4 <LCD_SendCmd>
	LCD_SendStr(buffer);
 800045c:	f107 0308 	add.w	r3, r7, #8
 8000460:	4618      	mov	r0, r3
 8000462:	f000 fbf3 	bl	8000c4c <LCD_SendStr>
}
 8000466:	bf00      	nop
 8000468:	3718      	adds	r7, #24
 800046a:	46bd      	mov	sp, r7
 800046c:	bd80      	pop	{r7, pc}
 800046e:	bf00      	nop
 8000470:	08008804 	.word	0x08008804

08000474 <fitnessPage>:

extern void coast_asm_delay(uint32_t milliseconds);

extern bool is_24_hour_format;

void fitnessPage() {
 8000474:	b580      	push	{r7, lr}
 8000476:	b086      	sub	sp, #24
 8000478:	af00      	add	r7, sp, #0
	char buffer[16];

	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800047a:	2200      	movs	r2, #0
 800047c:	491a      	ldr	r1, [pc, #104]	@ (80004e8 <fitnessPage+0x74>)
 800047e:	481b      	ldr	r0, [pc, #108]	@ (80004ec <fitnessPage+0x78>)
 8000480:	f005 fcf5 	bl	8005e6e <HAL_RTC_GetTime>

	uint8_t hours = sTime.Hours;
 8000484:	4b18      	ldr	r3, [pc, #96]	@ (80004e8 <fitnessPage+0x74>)
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	75bb      	strb	r3, [r7, #22]
	uint8_t minutes = sTime.Minutes;
 800048a:	4b17      	ldr	r3, [pc, #92]	@ (80004e8 <fitnessPage+0x74>)
 800048c:	785b      	ldrb	r3, [r3, #1]
 800048e:	757b      	strb	r3, [r7, #21]

	uint8_t displayHour = hours;
 8000490:	7dbb      	ldrb	r3, [r7, #22]
 8000492:	75fb      	strb	r3, [r7, #23]
	if (!is_24_hour_format) {
 8000494:	4b16      	ldr	r3, [pc, #88]	@ (80004f0 <fitnessPage+0x7c>)
 8000496:	781b      	ldrb	r3, [r3, #0]
 8000498:	f083 0301 	eor.w	r3, r3, #1
 800049c:	b2db      	uxtb	r3, r3
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d00b      	beq.n	80004ba <fitnessPage+0x46>
		if (hours == 0) {
 80004a2:	7dbb      	ldrb	r3, [r7, #22]
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d102      	bne.n	80004ae <fitnessPage+0x3a>
			displayHour = 12;
 80004a8:	230c      	movs	r3, #12
 80004aa:	75fb      	strb	r3, [r7, #23]
 80004ac:	e005      	b.n	80004ba <fitnessPage+0x46>
		}
		else if (hours > 12) {
 80004ae:	7dbb      	ldrb	r3, [r7, #22]
 80004b0:	2b0c      	cmp	r3, #12
 80004b2:	d902      	bls.n	80004ba <fitnessPage+0x46>
			displayHour = hours - 12;
 80004b4:	7dbb      	ldrb	r3, [r7, #22]
 80004b6:	3b0c      	subs	r3, #12
 80004b8:	75fb      	strb	r3, [r7, #23]
		}
	}

	sprintf(buffer, "%02d:%02d", displayHour, minutes);
 80004ba:	7dfa      	ldrb	r2, [r7, #23]
 80004bc:	7d7b      	ldrb	r3, [r7, #21]
 80004be:	1d38      	adds	r0, r7, #4
 80004c0:	490c      	ldr	r1, [pc, #48]	@ (80004f4 <fitnessPage+0x80>)
 80004c2:	f007 fce1 	bl	8007e88 <siprintf>
	LCD_SendCmd(LCD_CLEAR_DISPLAY);
 80004c6:	2001      	movs	r0, #1
 80004c8:	f000 fb84 	bl	8000bd4 <LCD_SendCmd>
	LCD_SendStr("Fitness:");
 80004cc:	480a      	ldr	r0, [pc, #40]	@ (80004f8 <fitnessPage+0x84>)
 80004ce:	f000 fbbd 	bl	8000c4c <LCD_SendStr>
	LCD_SendCmd(LCD_SECOND_LINE);
 80004d2:	20c0      	movs	r0, #192	@ 0xc0
 80004d4:	f000 fb7e 	bl	8000bd4 <LCD_SendCmd>
	LCD_SendStr(buffer);
 80004d8:	1d3b      	adds	r3, r7, #4
 80004da:	4618      	mov	r0, r3
 80004dc:	f000 fbb6 	bl	8000c4c <LCD_SendStr>
}
 80004e0:	bf00      	nop
 80004e2:	3718      	adds	r7, #24
 80004e4:	46bd      	mov	sp, r7
 80004e6:	bd80      	pop	{r7, pc}
 80004e8:	20000090 	.word	0x20000090
 80004ec:	200000f8 	.word	0x200000f8
 80004f0:	20000018 	.word	0x20000018
 80004f4:	0800881c 	.word	0x0800881c
 80004f8:	08008828 	.word	0x08008828

080004fc <updateFitness>:

void updateFitness() {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b086      	sub	sp, #24
 8000500:	af00      	add	r7, sp, #0
	char buffer[16];

	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000502:	2200      	movs	r2, #0
 8000504:	4917      	ldr	r1, [pc, #92]	@ (8000564 <updateFitness+0x68>)
 8000506:	4818      	ldr	r0, [pc, #96]	@ (8000568 <updateFitness+0x6c>)
 8000508:	f005 fcb1 	bl	8005e6e <HAL_RTC_GetTime>

	uint8_t hours = sTime.Hours;
 800050c:	4b15      	ldr	r3, [pc, #84]	@ (8000564 <updateFitness+0x68>)
 800050e:	781b      	ldrb	r3, [r3, #0]
 8000510:	75bb      	strb	r3, [r7, #22]
	uint8_t minutes = sTime.Minutes;
 8000512:	4b14      	ldr	r3, [pc, #80]	@ (8000564 <updateFitness+0x68>)
 8000514:	785b      	ldrb	r3, [r3, #1]
 8000516:	757b      	strb	r3, [r7, #21]

	uint8_t displayHour = hours;
 8000518:	7dbb      	ldrb	r3, [r7, #22]
 800051a:	75fb      	strb	r3, [r7, #23]
	if (!is_24_hour_format) {
 800051c:	4b13      	ldr	r3, [pc, #76]	@ (800056c <updateFitness+0x70>)
 800051e:	781b      	ldrb	r3, [r3, #0]
 8000520:	f083 0301 	eor.w	r3, r3, #1
 8000524:	b2db      	uxtb	r3, r3
 8000526:	2b00      	cmp	r3, #0
 8000528:	d00b      	beq.n	8000542 <updateFitness+0x46>
		if (hours == 0) {
 800052a:	7dbb      	ldrb	r3, [r7, #22]
 800052c:	2b00      	cmp	r3, #0
 800052e:	d102      	bne.n	8000536 <updateFitness+0x3a>
			displayHour = 12;
 8000530:	230c      	movs	r3, #12
 8000532:	75fb      	strb	r3, [r7, #23]
 8000534:	e005      	b.n	8000542 <updateFitness+0x46>
		}
		else if (hours > 12) {
 8000536:	7dbb      	ldrb	r3, [r7, #22]
 8000538:	2b0c      	cmp	r3, #12
 800053a:	d902      	bls.n	8000542 <updateFitness+0x46>
			displayHour = hours - 12;
 800053c:	7dbb      	ldrb	r3, [r7, #22]
 800053e:	3b0c      	subs	r3, #12
 8000540:	75fb      	strb	r3, [r7, #23]
		}
	}

	sprintf(buffer, "%02d:%02d", displayHour, minutes);
 8000542:	7dfa      	ldrb	r2, [r7, #23]
 8000544:	7d7b      	ldrb	r3, [r7, #21]
 8000546:	1d38      	adds	r0, r7, #4
 8000548:	4909      	ldr	r1, [pc, #36]	@ (8000570 <updateFitness+0x74>)
 800054a:	f007 fc9d 	bl	8007e88 <siprintf>
	LCD_SendCmd(LCD_SECOND_LINE);
 800054e:	20c0      	movs	r0, #192	@ 0xc0
 8000550:	f000 fb40 	bl	8000bd4 <LCD_SendCmd>
	LCD_SendStr(buffer);
 8000554:	1d3b      	adds	r3, r7, #4
 8000556:	4618      	mov	r0, r3
 8000558:	f000 fb78 	bl	8000c4c <LCD_SendStr>
}
 800055c:	bf00      	nop
 800055e:	3718      	adds	r7, #24
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}
 8000564:	20000090 	.word	0x20000090
 8000568:	200000f8 	.word	0x200000f8
 800056c:	20000018 	.word	0x20000018
 8000570:	0800881c 	.word	0x0800881c

08000574 <countdownPage>:

void countdownPage(Countdown countdown) {
 8000574:	b580      	push	{r7, lr}
 8000576:	b08a      	sub	sp, #40	@ 0x28
 8000578:	af02      	add	r7, sp, #8
 800057a:	1d3b      	adds	r3, r7, #4
 800057c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	char buffer[16];
	LCD_SendCmd(LCD_CLEAR_DISPLAY);
 8000580:	2001      	movs	r0, #1
 8000582:	f000 fb27 	bl	8000bd4 <LCD_SendCmd>
	LCD_SendStr("Countdown:");
 8000586:	480c      	ldr	r0, [pc, #48]	@ (80005b8 <countdownPage+0x44>)
 8000588:	f000 fb60 	bl	8000c4c <LCD_SendStr>
	LCD_SendCmd(LCD_SECOND_LINE);
 800058c:	20c0      	movs	r0, #192	@ 0xc0
 800058e:	f000 fb21 	bl	8000bd4 <LCD_SendCmd>
	snprintf(buffer, sizeof(buffer), "%02ld:%02ld", countdown.minute, countdown.second);
 8000592:	687a      	ldr	r2, [r7, #4]
 8000594:	68bb      	ldr	r3, [r7, #8]
 8000596:	f107 0010 	add.w	r0, r7, #16
 800059a:	9300      	str	r3, [sp, #0]
 800059c:	4613      	mov	r3, r2
 800059e:	4a07      	ldr	r2, [pc, #28]	@ (80005bc <countdownPage+0x48>)
 80005a0:	2110      	movs	r1, #16
 80005a2:	f007 fc3b 	bl	8007e1c <sniprintf>
	LCD_SendStr(buffer);
 80005a6:	f107 0310 	add.w	r3, r7, #16
 80005aa:	4618      	mov	r0, r3
 80005ac:	f000 fb4e 	bl	8000c4c <LCD_SendStr>
}
 80005b0:	bf00      	nop
 80005b2:	3720      	adds	r7, #32
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	08008834 	.word	0x08008834
 80005bc:	08008840 	.word	0x08008840

080005c0 <toggleCountdown>:

void toggleCountdown(Countdown *countdown) {
 80005c0:	b480      	push	{r7}
 80005c2:	b083      	sub	sp, #12
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
	if (countdown->countdown_enable) {
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	7a1b      	ldrb	r3, [r3, #8]
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d003      	beq.n	80005d8 <toggleCountdown+0x18>
		countdown->countdown_enable = false;
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	2200      	movs	r2, #0
 80005d4:	721a      	strb	r2, [r3, #8]
	} else {
		countdown->countdown_enable = true;
	}
}
 80005d6:	e002      	b.n	80005de <toggleCountdown+0x1e>
		countdown->countdown_enable = true;
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	2201      	movs	r2, #1
 80005dc:	721a      	strb	r2, [r3, #8]
}
 80005de:	bf00      	nop
 80005e0:	370c      	adds	r7, #12
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr

080005ea <mintueCountdown>:
void mintueCountdown(Countdown *countdown) {
 80005ea:	b480      	push	{r7}
 80005ec:	b083      	sub	sp, #12
 80005ee:	af00      	add	r7, sp, #0
 80005f0:	6078      	str	r0, [r7, #4]
	if (countdown->minute >= 60) {
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	2b3b      	cmp	r3, #59	@ 0x3b
 80005f8:	d903      	bls.n	8000602 <mintueCountdown+0x18>
		countdown->minute = 60;
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	223c      	movs	r2, #60	@ 0x3c
 80005fe:	601a      	str	r2, [r3, #0]
	} else {
		(countdown->minute)++;
	}
}
 8000600:	e004      	b.n	800060c <mintueCountdown+0x22>
		(countdown->minute)++;
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	1c5a      	adds	r2, r3, #1
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	601a      	str	r2, [r3, #0]
}
 800060c:	bf00      	nop
 800060e:	370c      	adds	r7, #12
 8000610:	46bd      	mov	sp, r7
 8000612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000616:	4770      	bx	lr

08000618 <secondCountdown>:

void secondCountdown(Countdown *countdown) {
 8000618:	b480      	push	{r7}
 800061a:	b083      	sub	sp, #12
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
	if (countdown->second >= 60) {
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	685b      	ldr	r3, [r3, #4]
 8000624:	2b3b      	cmp	r3, #59	@ 0x3b
 8000626:	d903      	bls.n	8000630 <secondCountdown+0x18>
		countdown->second = 60;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	223c      	movs	r2, #60	@ 0x3c
 800062c:	605a      	str	r2, [r3, #4]
	} else {
		(countdown->second)++;
	}
}
 800062e:	e004      	b.n	800063a <secondCountdown+0x22>
		(countdown->second)++;
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	685b      	ldr	r3, [r3, #4]
 8000634:	1c5a      	adds	r2, r3, #1
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	605a      	str	r2, [r3, #4]
}
 800063a:	bf00      	nop
 800063c:	370c      	adds	r7, #12
 800063e:	46bd      	mov	sp, r7
 8000640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000644:	4770      	bx	lr
	...

08000648 <updateCountdown>:
void updateCountdown(Countdown countdown) {
 8000648:	b580      	push	{r7, lr}
 800064a:	b08a      	sub	sp, #40	@ 0x28
 800064c:	af02      	add	r7, sp, #8
 800064e:	1d3b      	adds	r3, r7, #4
 8000650:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	char buffer[16];
	LCD_SendCmd(LCD_SECOND_LINE);
 8000654:	20c0      	movs	r0, #192	@ 0xc0
 8000656:	f000 fabd 	bl	8000bd4 <LCD_SendCmd>
	snprintf(buffer, sizeof(buffer), "%02ld:%02ld", countdown.minute, countdown.second);
 800065a:	687a      	ldr	r2, [r7, #4]
 800065c:	68bb      	ldr	r3, [r7, #8]
 800065e:	f107 0010 	add.w	r0, r7, #16
 8000662:	9300      	str	r3, [sp, #0]
 8000664:	4613      	mov	r3, r2
 8000666:	4a06      	ldr	r2, [pc, #24]	@ (8000680 <updateCountdown+0x38>)
 8000668:	2110      	movs	r1, #16
 800066a:	f007 fbd7 	bl	8007e1c <sniprintf>
	LCD_SendStr(buffer);
 800066e:	f107 0310 	add.w	r3, r7, #16
 8000672:	4618      	mov	r0, r3
 8000674:	f000 faea 	bl	8000c4c <LCD_SendStr>
}
 8000678:	bf00      	nop
 800067a:	3720      	adds	r7, #32
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	08008840 	.word	0x08008840

08000684 <resetCountdown>:
void resetCountdown(Countdown *countdown) {
 8000684:	b480      	push	{r7}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
	countdown->minute = 0;
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	2200      	movs	r2, #0
 8000690:	601a      	str	r2, [r3, #0]
	countdown->second = 0;
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	2200      	movs	r2, #0
 8000696:	605a      	str	r2, [r3, #4]
	countdown->countdown_enable = false;
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	2200      	movs	r2, #0
 800069c:	721a      	strb	r2, [r3, #8]
}
 800069e:	bf00      	nop
 80006a0:	370c      	adds	r7, #12
 80006a2:	46bd      	mov	sp, r7
 80006a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a8:	4770      	bx	lr
	...

080006ac <runCountdown>:

void runCountdown(Countdown *countdown, uint32_t *lastSecond, uint32_t second,
			TIM_HandleTypeDef htim1, bool enable_sound, bool enable_vibration) {
 80006ac:	b082      	sub	sp, #8
 80006ae:	b5b0      	push	{r4, r5, r7, lr}
 80006b0:	b096      	sub	sp, #88	@ 0x58
 80006b2:	af12      	add	r7, sp, #72	@ 0x48
 80006b4:	60f8      	str	r0, [r7, #12]
 80006b6:	60b9      	str	r1, [r7, #8]
 80006b8:	607a      	str	r2, [r7, #4]
 80006ba:	627b      	str	r3, [r7, #36]	@ 0x24
	if (*lastSecond >= second) {
 80006bc:	68bb      	ldr	r3, [r7, #8]
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	687a      	ldr	r2, [r7, #4]
 80006c2:	429a      	cmp	r2, r3
 80006c4:	f240 8109 	bls.w	80008da <runCountdown+0x22e>
		return;
	}
	if (countdown->countdown_enable == false) {
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	7a1b      	ldrb	r3, [r3, #8]
 80006cc:	f083 0301 	eor.w	r3, r3, #1
 80006d0:	b2db      	uxtb	r3, r3
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	f040 8103 	bne.w	80008de <runCountdown+0x232>
		return;
	}
	if (countdown->second > 0) {
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	685b      	ldr	r3, [r3, #4]
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d005      	beq.n	80006ec <runCountdown+0x40>
		countdown->second--;
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	685b      	ldr	r3, [r3, #4]
 80006e4:	1e5a      	subs	r2, r3, #1
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	605a      	str	r2, [r3, #4]
 80006ea:	e012      	b.n	8000712 <runCountdown+0x66>
	} else if (countdown->minute > 0) {
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d008      	beq.n	8000706 <runCountdown+0x5a>
		countdown->second = 59;
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	223b      	movs	r2, #59	@ 0x3b
 80006f8:	605a      	str	r2, [r3, #4]
		countdown->minute--;
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	1e5a      	subs	r2, r3, #1
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	601a      	str	r2, [r3, #0]
 8000704:	e005      	b.n	8000712 <runCountdown+0x66>
	} else {
		countdown->second = 0;
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	2200      	movs	r2, #0
 800070a:	605a      	str	r2, [r3, #4]
		countdown->minute = 0;
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	2200      	movs	r2, #0
 8000710:	601a      	str	r2, [r3, #0]
	}
	if (countdown->second == 0 && countdown->minute == 0) {
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	685b      	ldr	r3, [r3, #4]
 8000716:	2b00      	cmp	r3, #0
 8000718:	f040 80db 	bne.w	80008d2 <runCountdown+0x226>
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	2b00      	cmp	r3, #0
 8000722:	f040 80d6 	bne.w	80008d2 <runCountdown+0x226>
		countdown->countdown_enable = false;
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	2200      	movs	r2, #0
 800072a:	721a      	strb	r2, [r3, #8]
		if (enable_sound) {
 800072c:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 8000730:	2b00      	cmp	r3, #0
 8000732:	f000 80a4 	beq.w	800087e <runCountdown+0x1d2>
			play_note(460, 300, 50, htim1);
 8000736:	4668      	mov	r0, sp
 8000738:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800073c:	2248      	movs	r2, #72	@ 0x48
 800073e:	4619      	mov	r1, r3
 8000740:	f007 fbf8 	bl	8007f34 <memcpy>
 8000744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000746:	2232      	movs	r2, #50	@ 0x32
 8000748:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 800074c:	f44f 70e6 	mov.w	r0, #460	@ 0x1cc
 8000750:	f7ff fdf8 	bl	8000344 <play_note>
			play_note(0, 50, 50, htim1);
 8000754:	4668      	mov	r0, sp
 8000756:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800075a:	2248      	movs	r2, #72	@ 0x48
 800075c:	4619      	mov	r1, r3
 800075e:	f007 fbe9 	bl	8007f34 <memcpy>
 8000762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000764:	2232      	movs	r2, #50	@ 0x32
 8000766:	2132      	movs	r1, #50	@ 0x32
 8000768:	2000      	movs	r0, #0
 800076a:	f7ff fdeb 	bl	8000344 <play_note>
			play_note(300, 150, 50, htim1);
 800076e:	4668      	mov	r0, sp
 8000770:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000774:	2248      	movs	r2, #72	@ 0x48
 8000776:	4619      	mov	r1, r3
 8000778:	f007 fbdc 	bl	8007f34 <memcpy>
 800077c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800077e:	2232      	movs	r2, #50	@ 0x32
 8000780:	2196      	movs	r1, #150	@ 0x96
 8000782:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000786:	f7ff fddd 	bl	8000344 <play_note>
			play_note(0, 50, 50, htim1);
 800078a:	4668      	mov	r0, sp
 800078c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000790:	2248      	movs	r2, #72	@ 0x48
 8000792:	4619      	mov	r1, r3
 8000794:	f007 fbce 	bl	8007f34 <memcpy>
 8000798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800079a:	2232      	movs	r2, #50	@ 0x32
 800079c:	2132      	movs	r1, #50	@ 0x32
 800079e:	2000      	movs	r0, #0
 80007a0:	f7ff fdd0 	bl	8000344 <play_note>
			play_note(220, 300, 50, htim1);
 80007a4:	4668      	mov	r0, sp
 80007a6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007aa:	2248      	movs	r2, #72	@ 0x48
 80007ac:	4619      	mov	r1, r3
 80007ae:	f007 fbc1 	bl	8007f34 <memcpy>
 80007b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007b4:	2232      	movs	r2, #50	@ 0x32
 80007b6:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80007ba:	20dc      	movs	r0, #220	@ 0xdc
 80007bc:	f7ff fdc2 	bl	8000344 <play_note>
			play_note(0, 50, 50, htim1);
 80007c0:	4668      	mov	r0, sp
 80007c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007c6:	2248      	movs	r2, #72	@ 0x48
 80007c8:	4619      	mov	r1, r3
 80007ca:	f007 fbb3 	bl	8007f34 <memcpy>
 80007ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007d0:	2232      	movs	r2, #50	@ 0x32
 80007d2:	2132      	movs	r1, #50	@ 0x32
 80007d4:	2000      	movs	r0, #0
 80007d6:	f7ff fdb5 	bl	8000344 <play_note>
			play_note(460, 300, 50, htim1);
 80007da:	4668      	mov	r0, sp
 80007dc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007e0:	2248      	movs	r2, #72	@ 0x48
 80007e2:	4619      	mov	r1, r3
 80007e4:	f007 fba6 	bl	8007f34 <memcpy>
 80007e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007ea:	2232      	movs	r2, #50	@ 0x32
 80007ec:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80007f0:	f44f 70e6 	mov.w	r0, #460	@ 0x1cc
 80007f4:	f7ff fda6 	bl	8000344 <play_note>
			play_note(0, 50, 50, htim1);
 80007f8:	4668      	mov	r0, sp
 80007fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007fe:	2248      	movs	r2, #72	@ 0x48
 8000800:	4619      	mov	r1, r3
 8000802:	f007 fb97 	bl	8007f34 <memcpy>
 8000806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000808:	2232      	movs	r2, #50	@ 0x32
 800080a:	2132      	movs	r1, #50	@ 0x32
 800080c:	2000      	movs	r0, #0
 800080e:	f7ff fd99 	bl	8000344 <play_note>
			play_note(300, 150, 50, htim1);
 8000812:	4668      	mov	r0, sp
 8000814:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000818:	2248      	movs	r2, #72	@ 0x48
 800081a:	4619      	mov	r1, r3
 800081c:	f007 fb8a 	bl	8007f34 <memcpy>
 8000820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000822:	2232      	movs	r2, #50	@ 0x32
 8000824:	2196      	movs	r1, #150	@ 0x96
 8000826:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800082a:	f7ff fd8b 	bl	8000344 <play_note>
			play_note(0, 50, 50, htim1);
 800082e:	4668      	mov	r0, sp
 8000830:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000834:	2248      	movs	r2, #72	@ 0x48
 8000836:	4619      	mov	r1, r3
 8000838:	f007 fb7c 	bl	8007f34 <memcpy>
 800083c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800083e:	2232      	movs	r2, #50	@ 0x32
 8000840:	2132      	movs	r1, #50	@ 0x32
 8000842:	2000      	movs	r0, #0
 8000844:	f7ff fd7e 	bl	8000344 <play_note>
			play_note(220, 300, 50, htim1);
 8000848:	4668      	mov	r0, sp
 800084a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800084e:	2248      	movs	r2, #72	@ 0x48
 8000850:	4619      	mov	r1, r3
 8000852:	f007 fb6f 	bl	8007f34 <memcpy>
 8000856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000858:	2232      	movs	r2, #50	@ 0x32
 800085a:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 800085e:	20dc      	movs	r0, #220	@ 0xdc
 8000860:	f7ff fd70 	bl	8000344 <play_note>
			play_note(0, 50, 50, htim1);
 8000864:	4668      	mov	r0, sp
 8000866:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800086a:	2248      	movs	r2, #72	@ 0x48
 800086c:	4619      	mov	r1, r3
 800086e:	f007 fb61 	bl	8007f34 <memcpy>
 8000872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000874:	2232      	movs	r2, #50	@ 0x32
 8000876:	2132      	movs	r1, #50	@ 0x32
 8000878:	2000      	movs	r0, #0
 800087a:	f7ff fd63 	bl	8000344 <play_note>
		}
		if (enable_vibration) {vibration_call(STEPS_PER_REV);}
 800087e:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 8000882:	2b00      	cmp	r3, #0
 8000884:	d003      	beq.n	800088e <runCountdown+0x1e2>
 8000886:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800088a:	f002 f9e3 	bl	8002c54 <vibration_call>
		LCD_SendCmd(LCD_CLEAR_DISPLAY);
 800088e:	2001      	movs	r0, #1
 8000890:	f000 f9a0 	bl	8000bd4 <LCD_SendCmd>
		LCD_SendStr("Countdown Done");
 8000894:	4815      	ldr	r0, [pc, #84]	@ (80008ec <runCountdown+0x240>)
 8000896:	f000 f9d9 	bl	8000c4c <LCD_SendStr>
		stop_sound(htim1);
 800089a:	466d      	mov	r5, sp
 800089c:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 80008a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80008a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80008a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80008a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80008a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80008aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80008ac:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80008b0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80008b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008b8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008ba:	f7ff fd31 	bl	8000320 <stop_sound>
		coast_asm_delay(1500);
 80008be:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80008c2:	f7ff fc8d 	bl	80001e0 <coast_asm_delay>
		LCD_SendCmd(LCD_CLEAR_DISPLAY);
 80008c6:	2001      	movs	r0, #1
 80008c8:	f000 f984 	bl	8000bd4 <LCD_SendCmd>
		LCD_SendStr("Countdown:");
 80008cc:	4808      	ldr	r0, [pc, #32]	@ (80008f0 <runCountdown+0x244>)
 80008ce:	f000 f9bd 	bl	8000c4c <LCD_SendStr>
	}
	*lastSecond = second;
 80008d2:	68bb      	ldr	r3, [r7, #8]
 80008d4:	687a      	ldr	r2, [r7, #4]
 80008d6:	601a      	str	r2, [r3, #0]
 80008d8:	e002      	b.n	80008e0 <runCountdown+0x234>
		return;
 80008da:	bf00      	nop
 80008dc:	e000      	b.n	80008e0 <runCountdown+0x234>
		return;
 80008de:	bf00      	nop
}
 80008e0:	3710      	adds	r7, #16
 80008e2:	46bd      	mov	sp, r7
 80008e4:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80008e8:	b002      	add	sp, #8
 80008ea:	4770      	bx	lr
 80008ec:	0800884c 	.word	0x0800884c
 80008f0:	08008834 	.word	0x08008834

080008f4 <stopwatchPage>:

void stopwatchPage(Stopwatch stopwatch) {
 80008f4:	b590      	push	{r4, r7, lr}
 80008f6:	b08b      	sub	sp, #44	@ 0x2c
 80008f8:	af02      	add	r7, sp, #8
 80008fa:	463c      	mov	r4, r7
 80008fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	char buffer[16];
	LCD_SendCmd(LCD_CLEAR_DISPLAY);
 8000900:	2001      	movs	r0, #1
 8000902:	f000 f967 	bl	8000bd4 <LCD_SendCmd>
	LCD_SendStr("Stopwatch:  lap:");
 8000906:	480c      	ldr	r0, [pc, #48]	@ (8000938 <stopwatchPage+0x44>)
 8000908:	f000 f9a0 	bl	8000c4c <LCD_SendStr>

	LCD_SendCmd(LCD_SECOND_LINE);
 800090c:	20c0      	movs	r0, #192	@ 0xc0
 800090e:	f000 f961 	bl	8000bd4 <LCD_SendCmd>
	snprintf(buffer, sizeof(buffer), "%02ld:%02ld", stopwatch.minute, stopwatch.second);
 8000912:	687a      	ldr	r2, [r7, #4]
 8000914:	68bb      	ldr	r3, [r7, #8]
 8000916:	f107 0010 	add.w	r0, r7, #16
 800091a:	9300      	str	r3, [sp, #0]
 800091c:	4613      	mov	r3, r2
 800091e:	4a07      	ldr	r2, [pc, #28]	@ (800093c <stopwatchPage+0x48>)
 8000920:	2110      	movs	r1, #16
 8000922:	f007 fa7b 	bl	8007e1c <sniprintf>
	LCD_SendStr(buffer);
 8000926:	f107 0310 	add.w	r3, r7, #16
 800092a:	4618      	mov	r0, r3
 800092c:	f000 f98e 	bl	8000c4c <LCD_SendStr>
}
 8000930:	bf00      	nop
 8000932:	3724      	adds	r7, #36	@ 0x24
 8000934:	46bd      	mov	sp, r7
 8000936:	bd90      	pop	{r4, r7, pc}
 8000938:	0800885c 	.word	0x0800885c
 800093c:	08008840 	.word	0x08008840

08000940 <lapStopwatch>:


void lapStopwatch(Stopwatch stopwatch) {
 8000940:	b590      	push	{r4, r7, lr}
 8000942:	b08b      	sub	sp, #44	@ 0x2c
 8000944:	af02      	add	r7, sp, #8
 8000946:	463c      	mov	r4, r7
 8000948:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	char buffer[16];
	coast_asm_delay(11);
 800094c:	200b      	movs	r0, #11
 800094e:	f7ff fc47 	bl	80001e0 <coast_asm_delay>
	LCD_SendCmd(LCD_CLEAR_DISPLAY);
 8000952:	2001      	movs	r0, #1
 8000954:	f000 f93e 	bl	8000bd4 <LCD_SendCmd>
	coast_asm_delay(11);
 8000958:	200b      	movs	r0, #11
 800095a:	f7ff fc41 	bl	80001e0 <coast_asm_delay>
	LCD_SendCmd(LCD_RETURN_HOME);
 800095e:	2002      	movs	r0, #2
 8000960:	f000 f938 	bl	8000bd4 <LCD_SendCmd>
	snprintf(buffer, sizeof(buffer), "lap:%02ld:%02ld:%02ld", stopwatch.hour, stopwatch.minute, stopwatch.second);
 8000964:	6839      	ldr	r1, [r7, #0]
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	68ba      	ldr	r2, [r7, #8]
 800096a:	f107 0010 	add.w	r0, r7, #16
 800096e:	9201      	str	r2, [sp, #4]
 8000970:	9300      	str	r3, [sp, #0]
 8000972:	460b      	mov	r3, r1
 8000974:	4a06      	ldr	r2, [pc, #24]	@ (8000990 <lapStopwatch+0x50>)
 8000976:	2110      	movs	r1, #16
 8000978:	f007 fa50 	bl	8007e1c <sniprintf>
	LCD_SendStr(buffer);
 800097c:	f107 0310 	add.w	r3, r7, #16
 8000980:	4618      	mov	r0, r3
 8000982:	f000 f963 	bl	8000c4c <LCD_SendStr>
}
 8000986:	bf00      	nop
 8000988:	3724      	adds	r7, #36	@ 0x24
 800098a:	46bd      	mov	sp, r7
 800098c:	bd90      	pop	{r4, r7, pc}
 800098e:	bf00      	nop
 8000990:	08008870 	.word	0x08008870

08000994 <resetStopwatch>:

void resetStopwatch(Stopwatch *stopwatch) {
 8000994:	b480      	push	{r7}
 8000996:	b083      	sub	sp, #12
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
	stopwatch->minute = 0;
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	2200      	movs	r2, #0
 80009a0:	605a      	str	r2, [r3, #4]
	stopwatch->second = 0;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	2200      	movs	r2, #0
 80009a6:	609a      	str	r2, [r3, #8]
	stopwatch->stopwatch_enable = false;
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	2200      	movs	r2, #0
 80009ac:	731a      	strb	r2, [r3, #12]
}
 80009ae:	bf00      	nop
 80009b0:	370c      	adds	r7, #12
 80009b2:	46bd      	mov	sp, r7
 80009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b8:	4770      	bx	lr

080009ba <toggleStopwatch>:
void toggleStopwatch(Stopwatch *stopwatch) {
 80009ba:	b480      	push	{r7}
 80009bc:	b083      	sub	sp, #12
 80009be:	af00      	add	r7, sp, #0
 80009c0:	6078      	str	r0, [r7, #4]
	if (stopwatch->stopwatch_enable) {
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	7b1b      	ldrb	r3, [r3, #12]
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d003      	beq.n	80009d2 <toggleStopwatch+0x18>
		stopwatch->stopwatch_enable = false;
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	2200      	movs	r2, #0
 80009ce:	731a      	strb	r2, [r3, #12]
	} else {
		stopwatch->stopwatch_enable = true;
	}
}
 80009d0:	e002      	b.n	80009d8 <toggleStopwatch+0x1e>
		stopwatch->stopwatch_enable = true;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	2201      	movs	r2, #1
 80009d6:	731a      	strb	r2, [r3, #12]
}
 80009d8:	bf00      	nop
 80009da:	370c      	adds	r7, #12
 80009dc:	46bd      	mov	sp, r7
 80009de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e2:	4770      	bx	lr

080009e4 <updateStopwatch>:

void updateStopwatch(Stopwatch stopwatch) {
 80009e4:	b590      	push	{r4, r7, lr}
 80009e6:	b08b      	sub	sp, #44	@ 0x2c
 80009e8:	af02      	add	r7, sp, #8
 80009ea:	463c      	mov	r4, r7
 80009ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	char buffer[16];
	LCD_SendCmd(LCD_SECOND_LINE);
 80009f0:	20c0      	movs	r0, #192	@ 0xc0
 80009f2:	f000 f8ef 	bl	8000bd4 <LCD_SendCmd>
	snprintf(buffer, sizeof(buffer), "%02ld:%02ld:%02ld", stopwatch.hour, stopwatch.minute, stopwatch.second);
 80009f6:	6839      	ldr	r1, [r7, #0]
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	68ba      	ldr	r2, [r7, #8]
 80009fc:	f107 0010 	add.w	r0, r7, #16
 8000a00:	9201      	str	r2, [sp, #4]
 8000a02:	9300      	str	r3, [sp, #0]
 8000a04:	460b      	mov	r3, r1
 8000a06:	4a06      	ldr	r2, [pc, #24]	@ (8000a20 <updateStopwatch+0x3c>)
 8000a08:	2110      	movs	r1, #16
 8000a0a:	f007 fa07 	bl	8007e1c <sniprintf>
	LCD_SendStr(buffer);
 8000a0e:	f107 0310 	add.w	r3, r7, #16
 8000a12:	4618      	mov	r0, r3
 8000a14:	f000 f91a 	bl	8000c4c <LCD_SendStr>
}
 8000a18:	bf00      	nop
 8000a1a:	3724      	adds	r7, #36	@ 0x24
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd90      	pop	{r4, r7, pc}
 8000a20:	08008888 	.word	0x08008888

08000a24 <runStopwatch>:
void runStopwatch(Stopwatch *stopwatch, uint32_t *lastSecond, uint32_t second) {
 8000a24:	b480      	push	{r7}
 8000a26:	b085      	sub	sp, #20
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	60f8      	str	r0, [r7, #12]
 8000a2c:	60b9      	str	r1, [r7, #8]
 8000a2e:	607a      	str	r2, [r7, #4]
	if (*lastSecond >= second) {
 8000a30:	68bb      	ldr	r3, [r7, #8]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	687a      	ldr	r2, [r7, #4]
 8000a36:	429a      	cmp	r2, r3
 8000a38:	d92d      	bls.n	8000a96 <runStopwatch+0x72>
		return;
	}
	if (stopwatch->hour == 99) {
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	2b63      	cmp	r3, #99	@ 0x63
 8000a40:	d103      	bne.n	8000a4a <runStopwatch+0x26>
		stopwatch->hour = 0;
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	2200      	movs	r2, #0
 8000a46:	601a      	str	r2, [r3, #0]
 8000a48:	e021      	b.n	8000a8e <runStopwatch+0x6a>
	} else if (stopwatch->minute == 60) {
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	685b      	ldr	r3, [r3, #4]
 8000a4e:	2b3c      	cmp	r3, #60	@ 0x3c
 8000a50:	d10b      	bne.n	8000a6a <runStopwatch+0x46>
		stopwatch->hour++;
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	1c5a      	adds	r2, r3, #1
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	601a      	str	r2, [r3, #0]
		stopwatch->second = 0;
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	2200      	movs	r2, #0
 8000a60:	609a      	str	r2, [r3, #8]
		stopwatch->minute = 0;
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	2200      	movs	r2, #0
 8000a66:	605a      	str	r2, [r3, #4]
 8000a68:	e011      	b.n	8000a8e <runStopwatch+0x6a>
	} else if (stopwatch->second == 60) {
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	689b      	ldr	r3, [r3, #8]
 8000a6e:	2b3c      	cmp	r3, #60	@ 0x3c
 8000a70:	d108      	bne.n	8000a84 <runStopwatch+0x60>
		stopwatch->second = 0;
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	2200      	movs	r2, #0
 8000a76:	609a      	str	r2, [r3, #8]
		stopwatch->minute++;
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	685b      	ldr	r3, [r3, #4]
 8000a7c:	1c5a      	adds	r2, r3, #1
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	605a      	str	r2, [r3, #4]
 8000a82:	e004      	b.n	8000a8e <runStopwatch+0x6a>
	} else {
		stopwatch->second++;
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	689b      	ldr	r3, [r3, #8]
 8000a88:	1c5a      	adds	r2, r3, #1
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	609a      	str	r2, [r3, #8]
	}
	*lastSecond = second;
 8000a8e:	68bb      	ldr	r3, [r7, #8]
 8000a90:	687a      	ldr	r2, [r7, #4]
 8000a92:	601a      	str	r2, [r3, #0]
 8000a94:	e000      	b.n	8000a98 <runStopwatch+0x74>
		return;
 8000a96:	bf00      	nop
}
 8000a98:	3714      	adds	r7, #20
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa0:	4770      	bx	lr

08000aa2 <coast_lcd_init>:

#include "main.h"
#include "coast.h"
#include "lcd.h"

void coast_lcd_init(){
 8000aa2:	b580      	push	{r7, lr}
 8000aa4:	af00      	add	r7, sp, #0
	// 1. wait for enough time to stabilise
	 HAL_Delay(50);
 8000aa6:	2032      	movs	r0, #50	@ 0x32
 8000aa8:	f002 f9e6 	bl	8002e78 <HAL_Delay>
	 // 2. send command 0011 (function set) and wait for >=4.1 ms (enough wait inside
	 // the pulse)
	 LCD_PutNibble(0b0011);
 8000aac:	2003      	movs	r0, #3
 8000aae:	f000 f83f 	bl	8000b30 <LCD_PutNibble>
	 LCD_Pulse();
 8000ab2:	f000 f827 	bl	8000b04 <LCD_Pulse>
	 HAL_Delay(5);
 8000ab6:	2005      	movs	r0, #5
 8000ab8:	f002 f9de 	bl	8002e78 <HAL_Delay>
	 // 3. send command 0011 (function set) again and wait for >=100 us
	 // fill this
	 LCD_PutNibble(0b0011);
 8000abc:	2003      	movs	r0, #3
 8000abe:	f000 f837 	bl	8000b30 <LCD_PutNibble>
	 LCD_Pulse();
 8000ac2:	f000 f81f 	bl	8000b04 <LCD_Pulse>
	 HAL_Delay(1);
 8000ac6:	2001      	movs	r0, #1
 8000ac8:	f002 f9d6 	bl	8002e78 <HAL_Delay>
	 // 4. send command 0011 (function set) again
	 // fill this
	 LCD_PutNibble(0b0011);
 8000acc:	2003      	movs	r0, #3
 8000ace:	f000 f82f 	bl	8000b30 <LCD_PutNibble>
	 LCD_Pulse();
 8000ad2:	f000 f817 	bl	8000b04 <LCD_Pulse>
	 // 5. send command 0010 to set to 4-bit bus mode
	 // fill this
	 LCD_PutNibble(0b0010);
 8000ad6:	2002      	movs	r0, #2
 8000ad8:	f000 f82a 	bl	8000b30 <LCD_PutNibble>
	 LCD_Pulse();
 8000adc:	f000 f812 	bl	8000b04 <LCD_Pulse>
	 // 6. send command 0010 1100 (function set: 4-bit mode, 2-lines, 5x8 font)
	 LCD_SendCmd(0b00101100);
 8000ae0:	202c      	movs	r0, #44	@ 0x2c
 8000ae2:	f000 f877 	bl	8000bd4 <LCD_SendCmd>
	 // 7. Send command 0000 1000 to display ON/OFF
	 LCD_SendCmd(0b00001000);
 8000ae6:	2008      	movs	r0, #8
 8000ae8:	f000 f874 	bl	8000bd4 <LCD_SendCmd>
	 // 8. Send command to clear the display
	 // fill this
	 LCD_SendCmd(LCD_CLEAR_DISPLAY);
 8000aec:	2001      	movs	r0, #1
 8000aee:	f000 f871 	bl	8000bd4 <LCD_SendCmd>
	 // 9. Send command set entry mode (increment cursor, no display shift)
	 // fill this
	 LCD_SendCmd(0b00000110);
 8000af2:	2006      	movs	r0, #6
 8000af4:	f000 f86e 	bl	8000bd4 <LCD_SendCmd>
	 // 10. send command 0000 1111 to display on, cursor on, blink on
	 // fill this
	 LCD_SendCmd(0b00001111);
 8000af8:	200f      	movs	r0, #15
 8000afa:	f000 f86b 	bl	8000bd4 <LCD_SendCmd>
}
 8000afe:	bf00      	nop
 8000b00:	bd80      	pop	{r7, pc}
	...

08000b04 <LCD_Pulse>:

void LCD_Pulse(){
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_E_Port, LCD_E_Pin, 1);
 8000b08:	2201      	movs	r2, #1
 8000b0a:	2104      	movs	r1, #4
 8000b0c:	4807      	ldr	r0, [pc, #28]	@ (8000b2c <LCD_Pulse+0x28>)
 8000b0e:	f003 fc5f 	bl	80043d0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000b12:	2001      	movs	r0, #1
 8000b14:	f002 f9b0 	bl	8002e78 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_E_Port, LCD_E_Pin, 0);
 8000b18:	2200      	movs	r2, #0
 8000b1a:	2104      	movs	r1, #4
 8000b1c:	4803      	ldr	r0, [pc, #12]	@ (8000b2c <LCD_Pulse+0x28>)
 8000b1e:	f003 fc57 	bl	80043d0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000b22:	2001      	movs	r0, #1
 8000b24:	f002 f9a8 	bl	8002e78 <HAL_Delay>
}
 8000b28:	bf00      	nop
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	48000c00 	.word	0x48000c00

08000b30 <LCD_PutNibble>:

void LCD_PutNibble(uint8_t nibble){
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b084      	sub	sp, #16
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	4603      	mov	r3, r0
 8000b38:	71fb      	strb	r3, [r7, #7]
	uint8_t D4 = nibble & 1;
 8000b3a:	79fb      	ldrb	r3, [r7, #7]
 8000b3c:	f003 0301 	and.w	r3, r3, #1
 8000b40:	73fb      	strb	r3, [r7, #15]
	uint8_t D5 = (nibble >> 1) & 1;
 8000b42:	79fb      	ldrb	r3, [r7, #7]
 8000b44:	085b      	lsrs	r3, r3, #1
 8000b46:	b2db      	uxtb	r3, r3
 8000b48:	f003 0301 	and.w	r3, r3, #1
 8000b4c:	73bb      	strb	r3, [r7, #14]
	uint8_t D6 = (nibble >> 2) & 1;
 8000b4e:	79fb      	ldrb	r3, [r7, #7]
 8000b50:	089b      	lsrs	r3, r3, #2
 8000b52:	b2db      	uxtb	r3, r3
 8000b54:	f003 0301 	and.w	r3, r3, #1
 8000b58:	737b      	strb	r3, [r7, #13]
	uint8_t D7 = (nibble >> 3) & 1;
 8000b5a:	79fb      	ldrb	r3, [r7, #7]
 8000b5c:	08db      	lsrs	r3, r3, #3
 8000b5e:	b2db      	uxtb	r3, r3
 8000b60:	f003 0301 	and.w	r3, r3, #1
 8000b64:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(LCD_Data_Port, LCD_D4_Pin, D4? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000b66:	7bfb      	ldrb	r3, [r7, #15]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	bf14      	ite	ne
 8000b6c:	2301      	movne	r3, #1
 8000b6e:	2300      	moveq	r3, #0
 8000b70:	b2db      	uxtb	r3, r3
 8000b72:	461a      	mov	r2, r3
 8000b74:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b78:	4815      	ldr	r0, [pc, #84]	@ (8000bd0 <LCD_PutNibble+0xa0>)
 8000b7a:	f003 fc29 	bl	80043d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_Data_Port, LCD_D5_Pin, D5? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000b7e:	7bbb      	ldrb	r3, [r7, #14]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	bf14      	ite	ne
 8000b84:	2301      	movne	r3, #1
 8000b86:	2300      	moveq	r3, #0
 8000b88:	b2db      	uxtb	r3, r3
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b90:	480f      	ldr	r0, [pc, #60]	@ (8000bd0 <LCD_PutNibble+0xa0>)
 8000b92:	f003 fc1d 	bl	80043d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_Data_Port, LCD_D6_Pin, D6? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000b96:	7b7b      	ldrb	r3, [r7, #13]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	bf14      	ite	ne
 8000b9c:	2301      	movne	r3, #1
 8000b9e:	2300      	moveq	r3, #0
 8000ba0:	b2db      	uxtb	r3, r3
 8000ba2:	461a      	mov	r2, r3
 8000ba4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ba8:	4809      	ldr	r0, [pc, #36]	@ (8000bd0 <LCD_PutNibble+0xa0>)
 8000baa:	f003 fc11 	bl	80043d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_Data_Port, LCD_D7_Pin, D7? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000bae:	7b3b      	ldrb	r3, [r7, #12]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	bf14      	ite	ne
 8000bb4:	2301      	movne	r3, #1
 8000bb6:	2300      	moveq	r3, #0
 8000bb8:	b2db      	uxtb	r3, r3
 8000bba:	461a      	mov	r2, r3
 8000bbc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000bc0:	4803      	ldr	r0, [pc, #12]	@ (8000bd0 <LCD_PutNibble+0xa0>)
 8000bc2:	f003 fc05 	bl	80043d0 <HAL_GPIO_WritePin>
}
 8000bc6:	bf00      	nop
 8000bc8:	3710      	adds	r7, #16
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	48000800 	.word	0x48000800

08000bd4 <LCD_SendCmd>:

void LCD_SendCmd(uint8_t c){
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	4603      	mov	r3, r0
 8000bdc:	71fb      	strb	r3, [r7, #7]
	LCD_PutNibble(c >> 4);
 8000bde:	79fb      	ldrb	r3, [r7, #7]
 8000be0:	091b      	lsrs	r3, r3, #4
 8000be2:	b2db      	uxtb	r3, r3
 8000be4:	4618      	mov	r0, r3
 8000be6:	f7ff ffa3 	bl	8000b30 <LCD_PutNibble>
	LCD_Pulse();
 8000bea:	f7ff ff8b 	bl	8000b04 <LCD_Pulse>
	LCD_PutNibble(c);
 8000bee:	79fb      	ldrb	r3, [r7, #7]
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f7ff ff9d 	bl	8000b30 <LCD_PutNibble>
	LCD_Pulse();
 8000bf6:	f7ff ff85 	bl	8000b04 <LCD_Pulse>
}
 8000bfa:	bf00      	nop
 8000bfc:	3708      	adds	r7, #8
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}

08000c02 <LCD_SendData>:


void LCD_SendData(uint8_t c){
 8000c02:	b580      	push	{r7, lr}
 8000c04:	b082      	sub	sp, #8
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	4603      	mov	r3, r0
 8000c0a:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_RS_Port, LCD_RS_Pin, 1);
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c16:	f003 fbdb 	bl	80043d0 <HAL_GPIO_WritePin>
	LCD_PutNibble(c >> 4);
 8000c1a:	79fb      	ldrb	r3, [r7, #7]
 8000c1c:	091b      	lsrs	r3, r3, #4
 8000c1e:	b2db      	uxtb	r3, r3
 8000c20:	4618      	mov	r0, r3
 8000c22:	f7ff ff85 	bl	8000b30 <LCD_PutNibble>
	LCD_Pulse();
 8000c26:	f7ff ff6d 	bl	8000b04 <LCD_Pulse>
	LCD_PutNibble(c);
 8000c2a:	79fb      	ldrb	r3, [r7, #7]
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f7ff ff7f 	bl	8000b30 <LCD_PutNibble>
	LCD_Pulse();
 8000c32:	f7ff ff67 	bl	8000b04 <LCD_Pulse>
	HAL_GPIO_WritePin(LCD_RS_Port, LCD_RS_Pin, 0);
 8000c36:	2200      	movs	r2, #0
 8000c38:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c3c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c40:	f003 fbc6 	bl	80043d0 <HAL_GPIO_WritePin>
}
 8000c44:	bf00      	nop
 8000c46:	3708      	adds	r7, #8
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <LCD_SendStr>:

// send string to LCD data
void LCD_SendStr(char *str){
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
	for (int i = 0; str[i]; i++) {
 8000c54:	2300      	movs	r3, #0
 8000c56:	60fb      	str	r3, [r7, #12]
 8000c58:	e00f      	b.n	8000c7a <LCD_SendStr+0x2e>
		if (i == 15) {
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	2b0f      	cmp	r3, #15
 8000c5e:	d102      	bne.n	8000c66 <LCD_SendStr+0x1a>
			LCD_SendCmd(LCD_SECOND_LINE);
 8000c60:	20c0      	movs	r0, #192	@ 0xc0
 8000c62:	f7ff ffb7 	bl	8000bd4 <LCD_SendCmd>
		}
		LCD_SendData((uint8_t)str[i]);
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	687a      	ldr	r2, [r7, #4]
 8000c6a:	4413      	add	r3, r2
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f7ff ffc7 	bl	8000c02 <LCD_SendData>
	for (int i = 0; str[i]; i++) {
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	3301      	adds	r3, #1
 8000c78:	60fb      	str	r3, [r7, #12]
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	687a      	ldr	r2, [r7, #4]
 8000c7e:	4413      	add	r3, r2
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d1e9      	bne.n	8000c5a <LCD_SendStr+0xe>
	}
}
 8000c86:	bf00      	nop
 8000c88:	bf00      	nop
 8000c8a:	3710      	adds	r7, #16
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000c90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c92:	b095      	sub	sp, #84	@ 0x54
 8000c94:	af12      	add	r7, sp, #72	@ 0x48
 8000c96:	4603      	mov	r3, r0
 8000c98:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == B1_Pin) {
 8000c9a:	88fb      	ldrh	r3, [r7, #6]
 8000c9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000ca0:	f040 80cb 	bne.w	8000e3a <HAL_GPIO_EXTI_Callback+0x1aa>
		/* B1 is pressed */
		if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == 0) {
 8000ca4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ca8:	48a5      	ldr	r0, [pc, #660]	@ (8000f40 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8000caa:	f003 fb79 	bl	80043a0 <HAL_GPIO_ReadPin>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d146      	bne.n	8000d42 <HAL_GPIO_EXTI_Callback+0xb2>
			/* sound indication */
			if (enable_sound) generate_sound(460, 50, htim1);
 8000cb4:	4ba3      	ldr	r3, [pc, #652]	@ (8000f44 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d00e      	beq.n	8000cda <HAL_GPIO_EXTI_Callback+0x4a>
 8000cbc:	4ca2      	ldr	r4, [pc, #648]	@ (8000f48 <HAL_GPIO_EXTI_Callback+0x2b8>)
 8000cbe:	4668      	mov	r0, sp
 8000cc0:	f104 0308 	add.w	r3, r4, #8
 8000cc4:	2244      	movs	r2, #68	@ 0x44
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	f007 f934 	bl	8007f34 <memcpy>
 8000ccc:	e894 000c 	ldmia.w	r4, {r2, r3}
 8000cd0:	2132      	movs	r1, #50	@ 0x32
 8000cd2:	f44f 70e6 	mov.w	r0, #460	@ 0x1cc
 8000cd6:	f7ff faeb 	bl	80002b0 <generate_sound>

			if (enable_vibration) {
 8000cda:	4b9c      	ldr	r3, [pc, #624]	@ (8000f4c <HAL_GPIO_EXTI_Callback+0x2bc>)
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d003      	beq.n	8000cea <HAL_GPIO_EXTI_Callback+0x5a>
				vibration_call(STEPS_PER_REV);
 8000ce2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000ce6:	f001 ffb5 	bl	8002c54 <vibration_call>
			}
			if (is_single_press[0] == true &&
 8000cea:	4b99      	ldr	r3, [pc, #612]	@ (8000f50 <HAL_GPIO_EXTI_Callback+0x2c0>)
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d019      	beq.n	8000d26 <HAL_GPIO_EXTI_Callback+0x96>
				is_double_press[0] == false &&
 8000cf2:	4b98      	ldr	r3, [pc, #608]	@ (8000f54 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	f083 0301 	eor.w	r3, r3, #1
 8000cfa:	b2db      	uxtb	r3, r3
			if (is_single_press[0] == true &&
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d012      	beq.n	8000d26 <HAL_GPIO_EXTI_Callback+0x96>
				(decimal_second_count - button_double_press_time[0]) <= double_press_interval) {
 8000d00:	4b95      	ldr	r3, [pc, #596]	@ (8000f58 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	4b95      	ldr	r3, [pc, #596]	@ (8000f5c <HAL_GPIO_EXTI_Callback+0x2cc>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	1ad2      	subs	r2, r2, r3
 8000d0a:	4b95      	ldr	r3, [pc, #596]	@ (8000f60 <HAL_GPIO_EXTI_Callback+0x2d0>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
				is_double_press[0] == false &&
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	d809      	bhi.n	8000d26 <HAL_GPIO_EXTI_Callback+0x96>
				is_double_press[0] = true;
 8000d12:	4b90      	ldr	r3, [pc, #576]	@ (8000f54 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8000d14:	2201      	movs	r2, #1
 8000d16:	701a      	strb	r2, [r3, #0]
				is_single_press[0] = false;
 8000d18:	4b8d      	ldr	r3, [pc, #564]	@ (8000f50 <HAL_GPIO_EXTI_Callback+0x2c0>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	701a      	strb	r2, [r3, #0]
				is_holding[0] = false;
 8000d1e:	4b91      	ldr	r3, [pc, #580]	@ (8000f64 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	701a      	strb	r2, [r3, #0]
 8000d24:	e008      	b.n	8000d38 <HAL_GPIO_EXTI_Callback+0xa8>

			} else {
				is_single_press[0] = true;
 8000d26:	4b8a      	ldr	r3, [pc, #552]	@ (8000f50 <HAL_GPIO_EXTI_Callback+0x2c0>)
 8000d28:	2201      	movs	r2, #1
 8000d2a:	701a      	strb	r2, [r3, #0]
				is_double_press[0] = false;
 8000d2c:	4b89      	ldr	r3, [pc, #548]	@ (8000f54 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	701a      	strb	r2, [r3, #0]
				is_holding[0] = false;
 8000d32:	4b8c      	ldr	r3, [pc, #560]	@ (8000f64 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	701a      	strb	r2, [r3, #0]
			}

			button_holding_time[0] = decimal_second_count;
 8000d38:	4b87      	ldr	r3, [pc, #540]	@ (8000f58 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a8a      	ldr	r2, [pc, #552]	@ (8000f68 <HAL_GPIO_EXTI_Callback+0x2d8>)
 8000d3e:	6013      	str	r3, [r2, #0]
					break;
				}
			}
		}
	}
}
 8000d40:	e375      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
			stop_sound(htim1);
 8000d42:	4e81      	ldr	r6, [pc, #516]	@ (8000f48 <HAL_GPIO_EXTI_Callback+0x2b8>)
 8000d44:	466d      	mov	r5, sp
 8000d46:	f106 0410 	add.w	r4, r6, #16
 8000d4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d50:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d56:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000d5a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000d5e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000d62:	f7ff fadd 	bl	8000320 <stop_sound>
			if ((decimal_second_count - button_holding_time[0]) >= holding_bound) {
 8000d66:	4b7c      	ldr	r3, [pc, #496]	@ (8000f58 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8000d68:	681a      	ldr	r2, [r3, #0]
 8000d6a:	4b7f      	ldr	r3, [pc, #508]	@ (8000f68 <HAL_GPIO_EXTI_Callback+0x2d8>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	1ad2      	subs	r2, r2, r3
 8000d70:	4b7e      	ldr	r3, [pc, #504]	@ (8000f6c <HAL_GPIO_EXTI_Callback+0x2dc>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	429a      	cmp	r2, r3
 8000d76:	d309      	bcc.n	8000d8c <HAL_GPIO_EXTI_Callback+0xfc>
				is_holding[0] = true;
 8000d78:	4b7a      	ldr	r3, [pc, #488]	@ (8000f64 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	701a      	strb	r2, [r3, #0]
				is_double_press[0] = false;
 8000d7e:	4b75      	ldr	r3, [pc, #468]	@ (8000f54 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	701a      	strb	r2, [r3, #0]
				is_single_press[0] = false;
 8000d84:	4b72      	ldr	r3, [pc, #456]	@ (8000f50 <HAL_GPIO_EXTI_Callback+0x2c0>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	701a      	strb	r2, [r3, #0]
 8000d8a:	e003      	b.n	8000d94 <HAL_GPIO_EXTI_Callback+0x104>
				button_double_press_time[0] = decimal_second_count;
 8000d8c:	4b72      	ldr	r3, [pc, #456]	@ (8000f58 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4a72      	ldr	r2, [pc, #456]	@ (8000f5c <HAL_GPIO_EXTI_Callback+0x2cc>)
 8000d92:	6013      	str	r3, [r2, #0]
			if (is_holding[0]) {
 8000d94:	4b73      	ldr	r3, [pc, #460]	@ (8000f64 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d008      	beq.n	8000dae <HAL_GPIO_EXTI_Callback+0x11e>
				switch (currentScreen) {
 8000d9c:	4b74      	ldr	r3, [pc, #464]	@ (8000f70 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	2b02      	cmp	r3, #2
 8000da4:	f040 8343 	bne.w	800142e <HAL_GPIO_EXTI_Callback+0x79e>
						switchTimeFormat();
 8000da8:	f001 fd5e 	bl	8002868 <switchTimeFormat>
						break;
 8000dac:	e33f      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
			} else if (is_single_press[0]) {
 8000dae:	4b68      	ldr	r3, [pc, #416]	@ (8000f50 <HAL_GPIO_EXTI_Callback+0x2c0>)
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	f000 833a 	beq.w	800142c <HAL_GPIO_EXTI_Callback+0x79c>
				switch (currentScreen) {
 8000db8:	4b6d      	ldr	r3, [pc, #436]	@ (8000f70 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	3b01      	subs	r3, #1
 8000dc0:	2b08      	cmp	r3, #8
 8000dc2:	f200 8334 	bhi.w	800142e <HAL_GPIO_EXTI_Callback+0x79e>
 8000dc6:	a201      	add	r2, pc, #4	@ (adr r2, 8000dcc <HAL_GPIO_EXTI_Callback+0x13c>)
 8000dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dcc:	08000df1 	.word	0x08000df1
 8000dd0:	0800142f 	.word	0x0800142f
 8000dd4:	08000e25 	.word	0x08000e25
 8000dd8:	0800142f 	.word	0x0800142f
 8000ddc:	0800142f 	.word	0x0800142f
 8000de0:	0800142f 	.word	0x0800142f
 8000de4:	08000df9 	.word	0x08000df9
 8000de8:	08000e2b 	.word	0x08000e2b
 8000dec:	08000e33 	.word	0x08000e33
						currentScreen = TIME;
 8000df0:	4b5f      	ldr	r3, [pc, #380]	@ (8000f70 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8000df2:	2202      	movs	r2, #2
 8000df4:	701a      	strb	r2, [r3, #0]
						break;
 8000df6:	e31a      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
						flash = !flash;
 8000df8:	4b5e      	ldr	r3, [pc, #376]	@ (8000f74 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8000dfa:	781b      	ldrb	r3, [r3, #0]
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	bf14      	ite	ne
 8000e02:	2301      	movne	r3, #1
 8000e04:	2300      	moveq	r3, #0
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	f083 0301 	eor.w	r3, r3, #1
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	f003 0301 	and.w	r3, r3, #1
 8000e12:	b2da      	uxtb	r2, r3
 8000e14:	4b57      	ldr	r3, [pc, #348]	@ (8000f74 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8000e16:	701a      	strb	r2, [r3, #0]
						flash_state();
 8000e18:	f001 fa96 	bl	8002348 <flash_state>
						screenNeedsRefresh = true;
 8000e1c:	4b56      	ldr	r3, [pc, #344]	@ (8000f78 <HAL_GPIO_EXTI_Callback+0x2e8>)
 8000e1e:	2201      	movs	r2, #1
 8000e20:	701a      	strb	r2, [r3, #0]
						break;
 8000e22:	e304      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
						changeAlarmMin();
 8000e24:	f001 fe48 	bl	8002ab8 <changeAlarmMin>
						break;
 8000e28:	e301      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
						toggleCountdown(&countdown);
 8000e2a:	4854      	ldr	r0, [pc, #336]	@ (8000f7c <HAL_GPIO_EXTI_Callback+0x2ec>)
 8000e2c:	f7ff fbc8 	bl	80005c0 <toggleCountdown>
						break;
 8000e30:	e2fd      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
						toggleStopwatch(&stopwatch);
 8000e32:	4853      	ldr	r0, [pc, #332]	@ (8000f80 <HAL_GPIO_EXTI_Callback+0x2f0>)
 8000e34:	f7ff fdc1 	bl	80009ba <toggleStopwatch>
						break;
 8000e38:	e2f9      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
	} else if (GPIO_Pin == SW1_Pin) {
 8000e3a:	88fb      	ldrh	r3, [r7, #6]
 8000e3c:	2b02      	cmp	r3, #2
 8000e3e:	f040 80e1 	bne.w	8001004 <HAL_GPIO_EXTI_Callback+0x374>
		if (HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == 1) {
 8000e42:	2102      	movs	r1, #2
 8000e44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e48:	f003 faaa 	bl	80043a0 <HAL_GPIO_ReadPin>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b01      	cmp	r3, #1
 8000e50:	d146      	bne.n	8000ee0 <HAL_GPIO_EXTI_Callback+0x250>
			if (enable_sound) generate_sound(460, 50, htim1);
 8000e52:	4b3c      	ldr	r3, [pc, #240]	@ (8000f44 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d00e      	beq.n	8000e78 <HAL_GPIO_EXTI_Callback+0x1e8>
 8000e5a:	4c3b      	ldr	r4, [pc, #236]	@ (8000f48 <HAL_GPIO_EXTI_Callback+0x2b8>)
 8000e5c:	4668      	mov	r0, sp
 8000e5e:	f104 0308 	add.w	r3, r4, #8
 8000e62:	2244      	movs	r2, #68	@ 0x44
 8000e64:	4619      	mov	r1, r3
 8000e66:	f007 f865 	bl	8007f34 <memcpy>
 8000e6a:	e894 000c 	ldmia.w	r4, {r2, r3}
 8000e6e:	2132      	movs	r1, #50	@ 0x32
 8000e70:	f44f 70e6 	mov.w	r0, #460	@ 0x1cc
 8000e74:	f7ff fa1c 	bl	80002b0 <generate_sound>
			if (enable_vibration) {
 8000e78:	4b34      	ldr	r3, [pc, #208]	@ (8000f4c <HAL_GPIO_EXTI_Callback+0x2bc>)
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d003      	beq.n	8000e88 <HAL_GPIO_EXTI_Callback+0x1f8>
				vibration_call(STEPS_PER_REV);
 8000e80:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000e84:	f001 fee6 	bl	8002c54 <vibration_call>
			if (is_single_press[1] == true &&
 8000e88:	4b31      	ldr	r3, [pc, #196]	@ (8000f50 <HAL_GPIO_EXTI_Callback+0x2c0>)
 8000e8a:	785b      	ldrb	r3, [r3, #1]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d019      	beq.n	8000ec4 <HAL_GPIO_EXTI_Callback+0x234>
				is_double_press[1] == false &&
 8000e90:	4b30      	ldr	r3, [pc, #192]	@ (8000f54 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8000e92:	785b      	ldrb	r3, [r3, #1]
 8000e94:	f083 0301 	eor.w	r3, r3, #1
 8000e98:	b2db      	uxtb	r3, r3
			if (is_single_press[1] == true &&
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d012      	beq.n	8000ec4 <HAL_GPIO_EXTI_Callback+0x234>
				(decimal_second_count - button_double_press_time[1]) <= double_press_interval) {
 8000e9e:	4b2e      	ldr	r3, [pc, #184]	@ (8000f58 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	4b2e      	ldr	r3, [pc, #184]	@ (8000f5c <HAL_GPIO_EXTI_Callback+0x2cc>)
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	1ad2      	subs	r2, r2, r3
 8000ea8:	4b2d      	ldr	r3, [pc, #180]	@ (8000f60 <HAL_GPIO_EXTI_Callback+0x2d0>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
				is_double_press[1] == false &&
 8000eac:	429a      	cmp	r2, r3
 8000eae:	d809      	bhi.n	8000ec4 <HAL_GPIO_EXTI_Callback+0x234>
				is_double_press[1] = true;
 8000eb0:	4b28      	ldr	r3, [pc, #160]	@ (8000f54 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	705a      	strb	r2, [r3, #1]
				is_single_press[1] = false;
 8000eb6:	4b26      	ldr	r3, [pc, #152]	@ (8000f50 <HAL_GPIO_EXTI_Callback+0x2c0>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	705a      	strb	r2, [r3, #1]
				is_holding[1] = false;
 8000ebc:	4b29      	ldr	r3, [pc, #164]	@ (8000f64 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	705a      	strb	r2, [r3, #1]
 8000ec2:	e008      	b.n	8000ed6 <HAL_GPIO_EXTI_Callback+0x246>
				is_single_press[1] = true;
 8000ec4:	4b22      	ldr	r3, [pc, #136]	@ (8000f50 <HAL_GPIO_EXTI_Callback+0x2c0>)
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	705a      	strb	r2, [r3, #1]
				is_double_press[1] = false;
 8000eca:	4b22      	ldr	r3, [pc, #136]	@ (8000f54 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	705a      	strb	r2, [r3, #1]
				is_holding[1] = false;
 8000ed0:	4b24      	ldr	r3, [pc, #144]	@ (8000f64 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	705a      	strb	r2, [r3, #1]
			button_holding_time[1] = decimal_second_count;
 8000ed6:	4b20      	ldr	r3, [pc, #128]	@ (8000f58 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4a23      	ldr	r2, [pc, #140]	@ (8000f68 <HAL_GPIO_EXTI_Callback+0x2d8>)
 8000edc:	6053      	str	r3, [r2, #4]
}
 8000ede:	e2a6      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
			stop_sound(htim1);
 8000ee0:	4e19      	ldr	r6, [pc, #100]	@ (8000f48 <HAL_GPIO_EXTI_Callback+0x2b8>)
 8000ee2:	466d      	mov	r5, sp
 8000ee4:	f106 0410 	add.w	r4, r6, #16
 8000ee8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000eea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000eec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000eee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ef0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ef2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ef4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000ef8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000efc:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000f00:	f7ff fa0e 	bl	8000320 <stop_sound>
			if ((decimal_second_count - button_holding_time[1]) >= holding_bound) {
 8000f04:	4b14      	ldr	r3, [pc, #80]	@ (8000f58 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8000f06:	681a      	ldr	r2, [r3, #0]
 8000f08:	4b17      	ldr	r3, [pc, #92]	@ (8000f68 <HAL_GPIO_EXTI_Callback+0x2d8>)
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	1ad2      	subs	r2, r2, r3
 8000f0e:	4b17      	ldr	r3, [pc, #92]	@ (8000f6c <HAL_GPIO_EXTI_Callback+0x2dc>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	429a      	cmp	r2, r3
 8000f14:	d309      	bcc.n	8000f2a <HAL_GPIO_EXTI_Callback+0x29a>
				is_holding[1] = true;
 8000f16:	4b13      	ldr	r3, [pc, #76]	@ (8000f64 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8000f18:	2201      	movs	r2, #1
 8000f1a:	705a      	strb	r2, [r3, #1]
				is_double_press[1] = false;
 8000f1c:	4b0d      	ldr	r3, [pc, #52]	@ (8000f54 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	705a      	strb	r2, [r3, #1]
				is_single_press[1] = false;
 8000f22:	4b0b      	ldr	r3, [pc, #44]	@ (8000f50 <HAL_GPIO_EXTI_Callback+0x2c0>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	705a      	strb	r2, [r3, #1]
 8000f28:	e003      	b.n	8000f32 <HAL_GPIO_EXTI_Callback+0x2a2>
				button_double_press_time[1] = decimal_second_count;
 8000f2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f58 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	4a0b      	ldr	r2, [pc, #44]	@ (8000f5c <HAL_GPIO_EXTI_Callback+0x2cc>)
 8000f30:	6053      	str	r3, [r2, #4]
			if (is_holding[1]) {
 8000f32:	4b0c      	ldr	r3, [pc, #48]	@ (8000f64 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8000f34:	785b      	ldrb	r3, [r3, #1]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d024      	beq.n	8000f84 <HAL_GPIO_EXTI_Callback+0x2f4>
				switch (currentScreen){
 8000f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f70 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8000f3c:	781b      	ldrb	r3, [r3, #0]
}
 8000f3e:	e276      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
 8000f40:	48000800 	.word	0x48000800
 8000f44:	20000008 	.word	0x20000008
 8000f48:	20000118 	.word	0x20000118
 8000f4c:	20000009 	.word	0x20000009
 8000f50:	20000238 	.word	0x20000238
 8000f54:	2000023c 	.word	0x2000023c
 8000f58:	20000210 	.word	0x20000210
 8000f5c:	20000214 	.word	0x20000214
 8000f60:	20000000 	.word	0x20000000
 8000f64:	20000240 	.word	0x20000240
 8000f68:	20000224 	.word	0x20000224
 8000f6c:	20000004 	.word	0x20000004
 8000f70:	20000010 	.word	0x20000010
 8000f74:	20000245 	.word	0x20000245
 8000f78:	20000235 	.word	0x20000235
 8000f7c:	20000248 	.word	0x20000248
 8000f80:	20000254 	.word	0x20000254
			} else if (is_single_press[1]) {
 8000f84:	4b9e      	ldr	r3, [pc, #632]	@ (8001200 <HAL_GPIO_EXTI_Callback+0x570>)
 8000f86:	785b      	ldrb	r3, [r3, #1]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	f000 8250 	beq.w	800142e <HAL_GPIO_EXTI_Callback+0x79e>
				switch (currentScreen) {
 8000f8e:	4b9d      	ldr	r3, [pc, #628]	@ (8001204 <HAL_GPIO_EXTI_Callback+0x574>)
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	3b02      	subs	r3, #2
 8000f96:	2b07      	cmp	r3, #7
 8000f98:	f200 8249 	bhi.w	800142e <HAL_GPIO_EXTI_Callback+0x79e>
 8000f9c:	a201      	add	r2, pc, #4	@ (adr r2, 8000fa4 <HAL_GPIO_EXTI_Callback+0x314>)
 8000f9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fa2:	bf00      	nop
 8000fa4:	08000fd5 	.word	0x08000fd5
 8000fa8:	08000fdd 	.word	0x08000fdd
 8000fac:	08000fe5 	.word	0x08000fe5
 8000fb0:	08000fed 	.word	0x08000fed
 8000fb4:	08000fcd 	.word	0x08000fcd
 8000fb8:	08000fc5 	.word	0x08000fc5
 8000fbc:	08000ff5 	.word	0x08000ff5
 8000fc0:	08000ffd 	.word	0x08000ffd
					currentScreen = OPT;
 8000fc4:	4b8f      	ldr	r3, [pc, #572]	@ (8001204 <HAL_GPIO_EXTI_Callback+0x574>)
 8000fc6:	2206      	movs	r2, #6
 8000fc8:	701a      	strb	r2, [r3, #0]
					break;
 8000fca:	e230      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
					currentScreen = HOME;
 8000fcc:	4b8d      	ldr	r3, [pc, #564]	@ (8001204 <HAL_GPIO_EXTI_Callback+0x574>)
 8000fce:	2201      	movs	r2, #1
 8000fd0:	701a      	strb	r2, [r3, #0]
					break;
 8000fd2:	e22c      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
					currentScreen = HOME;
 8000fd4:	4b8b      	ldr	r3, [pc, #556]	@ (8001204 <HAL_GPIO_EXTI_Callback+0x574>)
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	701a      	strb	r2, [r3, #0]
					break;
 8000fda:	e228      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
					currentScreen = TIME;
 8000fdc:	4b89      	ldr	r3, [pc, #548]	@ (8001204 <HAL_GPIO_EXTI_Callback+0x574>)
 8000fde:	2202      	movs	r2, #2
 8000fe0:	701a      	strb	r2, [r3, #0]
					break;
 8000fe2:	e224      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
					currentScreen = ALARM;
 8000fe4:	4b87      	ldr	r3, [pc, #540]	@ (8001204 <HAL_GPIO_EXTI_Callback+0x574>)
 8000fe6:	2203      	movs	r2, #3
 8000fe8:	701a      	strb	r2, [r3, #0]
					break;
 8000fea:	e220      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
					currentScreen = HOME;
 8000fec:	4b85      	ldr	r3, [pc, #532]	@ (8001204 <HAL_GPIO_EXTI_Callback+0x574>)
 8000fee:	2201      	movs	r2, #1
 8000ff0:	701a      	strb	r2, [r3, #0]
					break;
 8000ff2:	e21c      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
					currentScreen = FITNESS;
 8000ff4:	4b83      	ldr	r3, [pc, #524]	@ (8001204 <HAL_GPIO_EXTI_Callback+0x574>)
 8000ff6:	2205      	movs	r2, #5
 8000ff8:	701a      	strb	r2, [r3, #0]
					break;
 8000ffa:	e218      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
					currentScreen = FITNESS;
 8000ffc:	4b81      	ldr	r3, [pc, #516]	@ (8001204 <HAL_GPIO_EXTI_Callback+0x574>)
 8000ffe:	2205      	movs	r2, #5
 8001000:	701a      	strb	r2, [r3, #0]
					break;
 8001002:	e214      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
	} else if (GPIO_Pin == SW2_Pin) {
 8001004:	88fb      	ldrh	r3, [r7, #6]
 8001006:	2b10      	cmp	r3, #16
 8001008:	f040 811a 	bne.w	8001240 <HAL_GPIO_EXTI_Callback+0x5b0>
		if (HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin) == 1) {
 800100c:	2110      	movs	r1, #16
 800100e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001012:	f003 f9c5 	bl	80043a0 <HAL_GPIO_ReadPin>
 8001016:	4603      	mov	r3, r0
 8001018:	2b01      	cmp	r3, #1
 800101a:	d14d      	bne.n	80010b8 <HAL_GPIO_EXTI_Callback+0x428>
			if (enable_sound) {
 800101c:	4b7a      	ldr	r3, [pc, #488]	@ (8001208 <HAL_GPIO_EXTI_Callback+0x578>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d00e      	beq.n	8001042 <HAL_GPIO_EXTI_Callback+0x3b2>
				generate_sound(460, 50, htim1);
 8001024:	4c79      	ldr	r4, [pc, #484]	@ (800120c <HAL_GPIO_EXTI_Callback+0x57c>)
 8001026:	4668      	mov	r0, sp
 8001028:	f104 0308 	add.w	r3, r4, #8
 800102c:	2244      	movs	r2, #68	@ 0x44
 800102e:	4619      	mov	r1, r3
 8001030:	f006 ff80 	bl	8007f34 <memcpy>
 8001034:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001038:	2132      	movs	r1, #50	@ 0x32
 800103a:	f44f 70e6 	mov.w	r0, #460	@ 0x1cc
 800103e:	f7ff f937 	bl	80002b0 <generate_sound>
			if (enable_vibration) {
 8001042:	4b73      	ldr	r3, [pc, #460]	@ (8001210 <HAL_GPIO_EXTI_Callback+0x580>)
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d003      	beq.n	8001052 <HAL_GPIO_EXTI_Callback+0x3c2>
				vibration_call(STEPS_PER_REV);
 800104a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800104e:	f001 fe01 	bl	8002c54 <vibration_call>
			if (enable_vibration) {
 8001052:	4b6f      	ldr	r3, [pc, #444]	@ (8001210 <HAL_GPIO_EXTI_Callback+0x580>)
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d002      	beq.n	8001060 <HAL_GPIO_EXTI_Callback+0x3d0>
				button_vibration = true;
 800105a:	4b6e      	ldr	r3, [pc, #440]	@ (8001214 <HAL_GPIO_EXTI_Callback+0x584>)
 800105c:	2201      	movs	r2, #1
 800105e:	701a      	strb	r2, [r3, #0]
		    if (is_single_press[2] == true &&
 8001060:	4b67      	ldr	r3, [pc, #412]	@ (8001200 <HAL_GPIO_EXTI_Callback+0x570>)
 8001062:	789b      	ldrb	r3, [r3, #2]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d019      	beq.n	800109c <HAL_GPIO_EXTI_Callback+0x40c>
		        is_double_press[2] == false &&
 8001068:	4b6b      	ldr	r3, [pc, #428]	@ (8001218 <HAL_GPIO_EXTI_Callback+0x588>)
 800106a:	789b      	ldrb	r3, [r3, #2]
 800106c:	f083 0301 	eor.w	r3, r3, #1
 8001070:	b2db      	uxtb	r3, r3
		    if (is_single_press[2] == true &&
 8001072:	2b00      	cmp	r3, #0
 8001074:	d012      	beq.n	800109c <HAL_GPIO_EXTI_Callback+0x40c>
		        (decimal_second_count - button_double_press_time[2]) <= double_press_interval) {
 8001076:	4b69      	ldr	r3, [pc, #420]	@ (800121c <HAL_GPIO_EXTI_Callback+0x58c>)
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	4b69      	ldr	r3, [pc, #420]	@ (8001220 <HAL_GPIO_EXTI_Callback+0x590>)
 800107c:	689b      	ldr	r3, [r3, #8]
 800107e:	1ad2      	subs	r2, r2, r3
 8001080:	4b68      	ldr	r3, [pc, #416]	@ (8001224 <HAL_GPIO_EXTI_Callback+0x594>)
 8001082:	681b      	ldr	r3, [r3, #0]
		        is_double_press[2] == false &&
 8001084:	429a      	cmp	r2, r3
 8001086:	d809      	bhi.n	800109c <HAL_GPIO_EXTI_Callback+0x40c>
		        is_double_press[2] = true;
 8001088:	4b63      	ldr	r3, [pc, #396]	@ (8001218 <HAL_GPIO_EXTI_Callback+0x588>)
 800108a:	2201      	movs	r2, #1
 800108c:	709a      	strb	r2, [r3, #2]
		        is_single_press[2] = false;
 800108e:	4b5c      	ldr	r3, [pc, #368]	@ (8001200 <HAL_GPIO_EXTI_Callback+0x570>)
 8001090:	2200      	movs	r2, #0
 8001092:	709a      	strb	r2, [r3, #2]
		        is_holding[2] = false;
 8001094:	4b64      	ldr	r3, [pc, #400]	@ (8001228 <HAL_GPIO_EXTI_Callback+0x598>)
 8001096:	2200      	movs	r2, #0
 8001098:	709a      	strb	r2, [r3, #2]
 800109a:	e008      	b.n	80010ae <HAL_GPIO_EXTI_Callback+0x41e>
		        is_single_press[2] = true;
 800109c:	4b58      	ldr	r3, [pc, #352]	@ (8001200 <HAL_GPIO_EXTI_Callback+0x570>)
 800109e:	2201      	movs	r2, #1
 80010a0:	709a      	strb	r2, [r3, #2]
		        is_double_press[2] = false;
 80010a2:	4b5d      	ldr	r3, [pc, #372]	@ (8001218 <HAL_GPIO_EXTI_Callback+0x588>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	709a      	strb	r2, [r3, #2]
		        is_holding[2] = false;
 80010a8:	4b5f      	ldr	r3, [pc, #380]	@ (8001228 <HAL_GPIO_EXTI_Callback+0x598>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	709a      	strb	r2, [r3, #2]
		    button_holding_time[2] = decimal_second_count;
 80010ae:	4b5b      	ldr	r3, [pc, #364]	@ (800121c <HAL_GPIO_EXTI_Callback+0x58c>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4a5e      	ldr	r2, [pc, #376]	@ (800122c <HAL_GPIO_EXTI_Callback+0x59c>)
 80010b4:	6093      	str	r3, [r2, #8]
}
 80010b6:	e1ba      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
			stop_sound(htim1);
 80010b8:	4e54      	ldr	r6, [pc, #336]	@ (800120c <HAL_GPIO_EXTI_Callback+0x57c>)
 80010ba:	466d      	mov	r5, sp
 80010bc:	f106 0410 	add.w	r4, r6, #16
 80010c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010cc:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80010d0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80010d4:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80010d8:	f7ff f922 	bl	8000320 <stop_sound>
			if ((decimal_second_count - button_holding_time[2]) >= holding_bound) {
 80010dc:	4b4f      	ldr	r3, [pc, #316]	@ (800121c <HAL_GPIO_EXTI_Callback+0x58c>)
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	4b52      	ldr	r3, [pc, #328]	@ (800122c <HAL_GPIO_EXTI_Callback+0x59c>)
 80010e2:	689b      	ldr	r3, [r3, #8]
 80010e4:	1ad2      	subs	r2, r2, r3
 80010e6:	4b52      	ldr	r3, [pc, #328]	@ (8001230 <HAL_GPIO_EXTI_Callback+0x5a0>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d309      	bcc.n	8001102 <HAL_GPIO_EXTI_Callback+0x472>
				is_holding[2] = true;
 80010ee:	4b4e      	ldr	r3, [pc, #312]	@ (8001228 <HAL_GPIO_EXTI_Callback+0x598>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	709a      	strb	r2, [r3, #2]
				is_double_press[2] = false;
 80010f4:	4b48      	ldr	r3, [pc, #288]	@ (8001218 <HAL_GPIO_EXTI_Callback+0x588>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	709a      	strb	r2, [r3, #2]
				is_single_press[2] = false;
 80010fa:	4b41      	ldr	r3, [pc, #260]	@ (8001200 <HAL_GPIO_EXTI_Callback+0x570>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	709a      	strb	r2, [r3, #2]
 8001100:	e003      	b.n	800110a <HAL_GPIO_EXTI_Callback+0x47a>
				button_double_press_time[2] = decimal_second_count;
 8001102:	4b46      	ldr	r3, [pc, #280]	@ (800121c <HAL_GPIO_EXTI_Callback+0x58c>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4a46      	ldr	r2, [pc, #280]	@ (8001220 <HAL_GPIO_EXTI_Callback+0x590>)
 8001108:	6093      	str	r3, [r2, #8]
			if (is_holding[2] == true) {
 800110a:	4b47      	ldr	r3, [pc, #284]	@ (8001228 <HAL_GPIO_EXTI_Callback+0x598>)
 800110c:	789b      	ldrb	r3, [r3, #2]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d02c      	beq.n	800116c <HAL_GPIO_EXTI_Callback+0x4dc>
				switch (currentScreen){
 8001112:	4b3c      	ldr	r3, [pc, #240]	@ (8001204 <HAL_GPIO_EXTI_Callback+0x574>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	b2db      	uxtb	r3, r3
 8001118:	3b02      	subs	r3, #2
 800111a:	2b05      	cmp	r3, #5
 800111c:	d822      	bhi.n	8001164 <HAL_GPIO_EXTI_Callback+0x4d4>
 800111e:	a201      	add	r2, pc, #4	@ (adr r2, 8001124 <HAL_GPIO_EXTI_Callback+0x494>)
 8001120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001124:	0800113d 	.word	0x0800113d
 8001128:	08001145 	.word	0x08001145
 800112c:	0800114d 	.word	0x0800114d
 8001130:	08001165 	.word	0x08001165
 8001134:	0800115d 	.word	0x0800115d
 8001138:	08001155 	.word	0x08001155
						currentScreen = HOME;
 800113c:	4b31      	ldr	r3, [pc, #196]	@ (8001204 <HAL_GPIO_EXTI_Callback+0x574>)
 800113e:	2201      	movs	r2, #1
 8001140:	701a      	strb	r2, [r3, #0]
						break;
 8001142:	e174      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
						currentScreen = HOME;
 8001144:	4b2f      	ldr	r3, [pc, #188]	@ (8001204 <HAL_GPIO_EXTI_Callback+0x574>)
 8001146:	2201      	movs	r2, #1
 8001148:	701a      	strb	r2, [r3, #0]
						break;
 800114a:	e170      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
						currentScreen = HOME;
 800114c:	4b2d      	ldr	r3, [pc, #180]	@ (8001204 <HAL_GPIO_EXTI_Callback+0x574>)
 800114e:	2201      	movs	r2, #1
 8001150:	701a      	strb	r2, [r3, #0]
						break;
 8001152:	e16c      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
						currentScreen = HOME;
 8001154:	4b2b      	ldr	r3, [pc, #172]	@ (8001204 <HAL_GPIO_EXTI_Callback+0x574>)
 8001156:	2201      	movs	r2, #1
 8001158:	701a      	strb	r2, [r3, #0]
						break;
 800115a:	e168      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
						currentScreen = HOME;
 800115c:	4b29      	ldr	r3, [pc, #164]	@ (8001204 <HAL_GPIO_EXTI_Callback+0x574>)
 800115e:	2201      	movs	r2, #1
 8001160:	701a      	strb	r2, [r3, #0]
						break;
 8001162:	e164      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
						currentScreen = HOME;
 8001164:	4b27      	ldr	r3, [pc, #156]	@ (8001204 <HAL_GPIO_EXTI_Callback+0x574>)
 8001166:	2201      	movs	r2, #1
 8001168:	701a      	strb	r2, [r3, #0]
						break;
 800116a:	e160      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
			} else if (is_single_press[2]) {
 800116c:	4b24      	ldr	r3, [pc, #144]	@ (8001200 <HAL_GPIO_EXTI_Callback+0x570>)
 800116e:	789b      	ldrb	r3, [r3, #2]
 8001170:	2b00      	cmp	r3, #0
 8001172:	f000 815c 	beq.w	800142e <HAL_GPIO_EXTI_Callback+0x79e>
				switch (currentScreen) {
 8001176:	4b23      	ldr	r3, [pc, #140]	@ (8001204 <HAL_GPIO_EXTI_Callback+0x574>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	b2db      	uxtb	r3, r3
 800117c:	3b01      	subs	r3, #1
 800117e:	2b08      	cmp	r3, #8
 8001180:	f200 8155 	bhi.w	800142e <HAL_GPIO_EXTI_Callback+0x79e>
 8001184:	a201      	add	r2, pc, #4	@ (adr r2, 800118c <HAL_GPIO_EXTI_Callback+0x4fc>)
 8001186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800118a:	bf00      	nop
 800118c:	080011b9 	.word	0x080011b9
 8001190:	0800142f 	.word	0x0800142f
 8001194:	080011b1 	.word	0x080011b1
 8001198:	0800142f 	.word	0x0800142f
 800119c:	080011c1 	.word	0x080011c1
 80011a0:	0800142f 	.word	0x0800142f
 80011a4:	080011d9 	.word	0x080011d9
 80011a8:	080011c9 	.word	0x080011c9
 80011ac:	080011d1 	.word	0x080011d1
					currentScreen = ALARM_SET;  // request alarm set
 80011b0:	4b14      	ldr	r3, [pc, #80]	@ (8001204 <HAL_GPIO_EXTI_Callback+0x574>)
 80011b2:	2204      	movs	r2, #4
 80011b4:	701a      	strb	r2, [r3, #0]
					break;
 80011b6:	e13a      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
					currentScreen = FITNESS;
 80011b8:	4b12      	ldr	r3, [pc, #72]	@ (8001204 <HAL_GPIO_EXTI_Callback+0x574>)
 80011ba:	2205      	movs	r2, #5
 80011bc:	701a      	strb	r2, [r3, #0]
					break;
 80011be:	e136      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
					currentScreen = COUNTDOWN;
 80011c0:	4b10      	ldr	r3, [pc, #64]	@ (8001204 <HAL_GPIO_EXTI_Callback+0x574>)
 80011c2:	2208      	movs	r2, #8
 80011c4:	701a      	strb	r2, [r3, #0]
					break;
 80011c6:	e132      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
					mintueCountdown(&countdown);
 80011c8:	481a      	ldr	r0, [pc, #104]	@ (8001234 <HAL_GPIO_EXTI_Callback+0x5a4>)
 80011ca:	f7ff fa0e 	bl	80005ea <mintueCountdown>
					break;
 80011ce:	e12e      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
					lapStopwatchFlag = true;
 80011d0:	4b19      	ldr	r3, [pc, #100]	@ (8001238 <HAL_GPIO_EXTI_Callback+0x5a8>)
 80011d2:	2201      	movs	r2, #1
 80011d4:	701a      	strb	r2, [r3, #0]
					break;
 80011d6:	e12a      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
					enable_sound = !enable_sound;   // toggle first
 80011d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001208 <HAL_GPIO_EXTI_Callback+0x578>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	bf14      	ite	ne
 80011e0:	2301      	movne	r3, #1
 80011e2:	2300      	moveq	r3, #0
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	f083 0301 	eor.w	r3, r3, #1
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	f003 0301 	and.w	r3, r3, #1
 80011f0:	b2da      	uxtb	r2, r3
 80011f2:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <HAL_GPIO_EXTI_Callback+0x578>)
 80011f4:	701a      	strb	r2, [r3, #0]
					screenNeedsRefresh = true;
 80011f6:	4b11      	ldr	r3, [pc, #68]	@ (800123c <HAL_GPIO_EXTI_Callback+0x5ac>)
 80011f8:	2201      	movs	r2, #1
 80011fa:	701a      	strb	r2, [r3, #0]
					break;
 80011fc:	e117      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
 80011fe:	bf00      	nop
 8001200:	20000238 	.word	0x20000238
 8001204:	20000010 	.word	0x20000010
 8001208:	20000008 	.word	0x20000008
 800120c:	20000118 	.word	0x20000118
 8001210:	20000009 	.word	0x20000009
 8001214:	20000244 	.word	0x20000244
 8001218:	2000023c 	.word	0x2000023c
 800121c:	20000210 	.word	0x20000210
 8001220:	20000214 	.word	0x20000214
 8001224:	20000000 	.word	0x20000000
 8001228:	20000240 	.word	0x20000240
 800122c:	20000224 	.word	0x20000224
 8001230:	20000004 	.word	0x20000004
 8001234:	20000248 	.word	0x20000248
 8001238:	20000264 	.word	0x20000264
 800123c:	20000235 	.word	0x20000235
		if (HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin) == 1) {
 8001240:	2101      	movs	r1, #1
 8001242:	487d      	ldr	r0, [pc, #500]	@ (8001438 <HAL_GPIO_EXTI_Callback+0x7a8>)
 8001244:	f003 f8ac 	bl	80043a0 <HAL_GPIO_ReadPin>
 8001248:	4603      	mov	r3, r0
 800124a:	2b01      	cmp	r3, #1
 800124c:	d146      	bne.n	80012dc <HAL_GPIO_EXTI_Callback+0x64c>
			if (enable_sound) generate_sound(460, 50, htim1);
 800124e:	4b7b      	ldr	r3, [pc, #492]	@ (800143c <HAL_GPIO_EXTI_Callback+0x7ac>)
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d00e      	beq.n	8001274 <HAL_GPIO_EXTI_Callback+0x5e4>
 8001256:	4c7a      	ldr	r4, [pc, #488]	@ (8001440 <HAL_GPIO_EXTI_Callback+0x7b0>)
 8001258:	4668      	mov	r0, sp
 800125a:	f104 0308 	add.w	r3, r4, #8
 800125e:	2244      	movs	r2, #68	@ 0x44
 8001260:	4619      	mov	r1, r3
 8001262:	f006 fe67 	bl	8007f34 <memcpy>
 8001266:	e894 000c 	ldmia.w	r4, {r2, r3}
 800126a:	2132      	movs	r1, #50	@ 0x32
 800126c:	f44f 70e6 	mov.w	r0, #460	@ 0x1cc
 8001270:	f7ff f81e 	bl	80002b0 <generate_sound>
			if (enable_vibration) {
 8001274:	4b73      	ldr	r3, [pc, #460]	@ (8001444 <HAL_GPIO_EXTI_Callback+0x7b4>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d003      	beq.n	8001284 <HAL_GPIO_EXTI_Callback+0x5f4>
				vibration_call(STEPS_PER_REV);
 800127c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001280:	f001 fce8 	bl	8002c54 <vibration_call>
			if (is_single_press[3] == true &&
 8001284:	4b70      	ldr	r3, [pc, #448]	@ (8001448 <HAL_GPIO_EXTI_Callback+0x7b8>)
 8001286:	78db      	ldrb	r3, [r3, #3]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d019      	beq.n	80012c0 <HAL_GPIO_EXTI_Callback+0x630>
				is_double_press[3] == false &&
 800128c:	4b6f      	ldr	r3, [pc, #444]	@ (800144c <HAL_GPIO_EXTI_Callback+0x7bc>)
 800128e:	78db      	ldrb	r3, [r3, #3]
 8001290:	f083 0301 	eor.w	r3, r3, #1
 8001294:	b2db      	uxtb	r3, r3
			if (is_single_press[3] == true &&
 8001296:	2b00      	cmp	r3, #0
 8001298:	d012      	beq.n	80012c0 <HAL_GPIO_EXTI_Callback+0x630>
				(decimal_second_count - button_double_press_time[3]) <= double_press_interval) {
 800129a:	4b6d      	ldr	r3, [pc, #436]	@ (8001450 <HAL_GPIO_EXTI_Callback+0x7c0>)
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	4b6d      	ldr	r3, [pc, #436]	@ (8001454 <HAL_GPIO_EXTI_Callback+0x7c4>)
 80012a0:	68db      	ldr	r3, [r3, #12]
 80012a2:	1ad2      	subs	r2, r2, r3
 80012a4:	4b6c      	ldr	r3, [pc, #432]	@ (8001458 <HAL_GPIO_EXTI_Callback+0x7c8>)
 80012a6:	681b      	ldr	r3, [r3, #0]
				is_double_press[3] == false &&
 80012a8:	429a      	cmp	r2, r3
 80012aa:	d809      	bhi.n	80012c0 <HAL_GPIO_EXTI_Callback+0x630>
				is_double_press[3] = true;
 80012ac:	4b67      	ldr	r3, [pc, #412]	@ (800144c <HAL_GPIO_EXTI_Callback+0x7bc>)
 80012ae:	2201      	movs	r2, #1
 80012b0:	70da      	strb	r2, [r3, #3]
				is_single_press[3] = false;
 80012b2:	4b65      	ldr	r3, [pc, #404]	@ (8001448 <HAL_GPIO_EXTI_Callback+0x7b8>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	70da      	strb	r2, [r3, #3]
				is_holding[3] = false;
 80012b8:	4b68      	ldr	r3, [pc, #416]	@ (800145c <HAL_GPIO_EXTI_Callback+0x7cc>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	70da      	strb	r2, [r3, #3]
 80012be:	e008      	b.n	80012d2 <HAL_GPIO_EXTI_Callback+0x642>
				is_single_press[3] = true;
 80012c0:	4b61      	ldr	r3, [pc, #388]	@ (8001448 <HAL_GPIO_EXTI_Callback+0x7b8>)
 80012c2:	2201      	movs	r2, #1
 80012c4:	70da      	strb	r2, [r3, #3]
				is_double_press[3] = false;
 80012c6:	4b61      	ldr	r3, [pc, #388]	@ (800144c <HAL_GPIO_EXTI_Callback+0x7bc>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	70da      	strb	r2, [r3, #3]
				is_holding[3] = false;
 80012cc:	4b63      	ldr	r3, [pc, #396]	@ (800145c <HAL_GPIO_EXTI_Callback+0x7cc>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	70da      	strb	r2, [r3, #3]
			button_holding_time[3] = decimal_second_count;
 80012d2:	4b5f      	ldr	r3, [pc, #380]	@ (8001450 <HAL_GPIO_EXTI_Callback+0x7c0>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4a62      	ldr	r2, [pc, #392]	@ (8001460 <HAL_GPIO_EXTI_Callback+0x7d0>)
 80012d8:	60d3      	str	r3, [r2, #12]
}
 80012da:	e0a8      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
			stop_sound(htim1);
 80012dc:	4e58      	ldr	r6, [pc, #352]	@ (8001440 <HAL_GPIO_EXTI_Callback+0x7b0>)
 80012de:	466d      	mov	r5, sp
 80012e0:	f106 0410 	add.w	r4, r6, #16
 80012e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012f0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80012f4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80012f8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80012fc:	f7ff f810 	bl	8000320 <stop_sound>
			if ((decimal_second_count - button_holding_time[3]) >= holding_bound) {
 8001300:	4b53      	ldr	r3, [pc, #332]	@ (8001450 <HAL_GPIO_EXTI_Callback+0x7c0>)
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	4b56      	ldr	r3, [pc, #344]	@ (8001460 <HAL_GPIO_EXTI_Callback+0x7d0>)
 8001306:	68db      	ldr	r3, [r3, #12]
 8001308:	1ad2      	subs	r2, r2, r3
 800130a:	4b56      	ldr	r3, [pc, #344]	@ (8001464 <HAL_GPIO_EXTI_Callback+0x7d4>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	429a      	cmp	r2, r3
 8001310:	d309      	bcc.n	8001326 <HAL_GPIO_EXTI_Callback+0x696>
				is_holding[3] = true;
 8001312:	4b52      	ldr	r3, [pc, #328]	@ (800145c <HAL_GPIO_EXTI_Callback+0x7cc>)
 8001314:	2201      	movs	r2, #1
 8001316:	70da      	strb	r2, [r3, #3]
				is_double_press[3] = false;
 8001318:	4b4c      	ldr	r3, [pc, #304]	@ (800144c <HAL_GPIO_EXTI_Callback+0x7bc>)
 800131a:	2200      	movs	r2, #0
 800131c:	70da      	strb	r2, [r3, #3]
				is_single_press[3] = false;
 800131e:	4b4a      	ldr	r3, [pc, #296]	@ (8001448 <HAL_GPIO_EXTI_Callback+0x7b8>)
 8001320:	2200      	movs	r2, #0
 8001322:	70da      	strb	r2, [r3, #3]
 8001324:	e003      	b.n	800132e <HAL_GPIO_EXTI_Callback+0x69e>
				button_double_press_time[3] = decimal_second_count;
 8001326:	4b4a      	ldr	r3, [pc, #296]	@ (8001450 <HAL_GPIO_EXTI_Callback+0x7c0>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a4a      	ldr	r2, [pc, #296]	@ (8001454 <HAL_GPIO_EXTI_Callback+0x7c4>)
 800132c:	60d3      	str	r3, [r2, #12]
			if (is_holding[3]) {
 800132e:	4b4b      	ldr	r3, [pc, #300]	@ (800145c <HAL_GPIO_EXTI_Callback+0x7cc>)
 8001330:	78db      	ldrb	r3, [r3, #3]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d00f      	beq.n	8001356 <HAL_GPIO_EXTI_Callback+0x6c6>
				switch(currentScreen) {
 8001336:	4b4c      	ldr	r3, [pc, #304]	@ (8001468 <HAL_GPIO_EXTI_Callback+0x7d8>)
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	b2db      	uxtb	r3, r3
 800133c:	2b08      	cmp	r3, #8
 800133e:	d002      	beq.n	8001346 <HAL_GPIO_EXTI_Callback+0x6b6>
 8001340:	2b09      	cmp	r3, #9
 8001342:	d004      	beq.n	800134e <HAL_GPIO_EXTI_Callback+0x6be>
}
 8001344:	e073      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
					resetCountdown(&countdown);
 8001346:	4849      	ldr	r0, [pc, #292]	@ (800146c <HAL_GPIO_EXTI_Callback+0x7dc>)
 8001348:	f7ff f99c 	bl	8000684 <resetCountdown>
					break;
 800134c:	e06f      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
					resetStopwatch(&stopwatch);
 800134e:	4848      	ldr	r0, [pc, #288]	@ (8001470 <HAL_GPIO_EXTI_Callback+0x7e0>)
 8001350:	f7ff fb20 	bl	8000994 <resetStopwatch>
					break;
 8001354:	e06b      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
			else if (is_double_press[3]) {
 8001356:	4b3d      	ldr	r3, [pc, #244]	@ (800144c <HAL_GPIO_EXTI_Callback+0x7bc>)
 8001358:	78db      	ldrb	r3, [r3, #3]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d00a      	beq.n	8001374 <HAL_GPIO_EXTI_Callback+0x6e4>
				is_single_press[3] = false; // cancel single press
 800135e:	4b3a      	ldr	r3, [pc, #232]	@ (8001448 <HAL_GPIO_EXTI_Callback+0x7b8>)
 8001360:	2200      	movs	r2, #0
 8001362:	70da      	strb	r2, [r3, #3]
				switch (currentScreen){
 8001364:	4b40      	ldr	r3, [pc, #256]	@ (8001468 <HAL_GPIO_EXTI_Callback+0x7d8>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	b2db      	uxtb	r3, r3
 800136a:	2b03      	cmp	r3, #3
 800136c:	d15f      	bne.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
						switchAMPM();
 800136e:	f001 fb5d 	bl	8002a2c <switchAMPM>
						break;
 8001372:	e05c      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
			else if (is_single_press[3]) {
 8001374:	4b34      	ldr	r3, [pc, #208]	@ (8001448 <HAL_GPIO_EXTI_Callback+0x7b8>)
 8001376:	78db      	ldrb	r3, [r3, #3]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d058      	beq.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
				switch (currentScreen) {
 800137c:	4b3a      	ldr	r3, [pc, #232]	@ (8001468 <HAL_GPIO_EXTI_Callback+0x7d8>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	b2db      	uxtb	r3, r3
 8001382:	3b01      	subs	r3, #1
 8001384:	2b07      	cmp	r3, #7
 8001386:	d852      	bhi.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
 8001388:	a201      	add	r2, pc, #4	@ (adr r2, 8001390 <HAL_GPIO_EXTI_Callback+0x700>)
 800138a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800138e:	bf00      	nop
 8001390:	080013b1 	.word	0x080013b1
 8001394:	0800140f 	.word	0x0800140f
 8001398:	08001417 	.word	0x08001417
 800139c:	0800142f 	.word	0x0800142f
 80013a0:	0800141d 	.word	0x0800141d
 80013a4:	080013c3 	.word	0x080013c3
 80013a8:	080013d5 	.word	0x080013d5
 80013ac:	08001425 	.word	0x08001425
					previousScreen = currentScreen;
 80013b0:	4b2d      	ldr	r3, [pc, #180]	@ (8001468 <HAL_GPIO_EXTI_Callback+0x7d8>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	b2da      	uxtb	r2, r3
 80013b6:	4b2f      	ldr	r3, [pc, #188]	@ (8001474 <HAL_GPIO_EXTI_Callback+0x7e4>)
 80013b8:	701a      	strb	r2, [r3, #0]
					currentScreen = OPT;
 80013ba:	4b2b      	ldr	r3, [pc, #172]	@ (8001468 <HAL_GPIO_EXTI_Callback+0x7d8>)
 80013bc:	2206      	movs	r2, #6
 80013be:	701a      	strb	r2, [r3, #0]
					break;
 80013c0:	e035      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
					previousScreen = currentScreen;
 80013c2:	4b29      	ldr	r3, [pc, #164]	@ (8001468 <HAL_GPIO_EXTI_Callback+0x7d8>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	b2da      	uxtb	r2, r3
 80013c8:	4b2a      	ldr	r3, [pc, #168]	@ (8001474 <HAL_GPIO_EXTI_Callback+0x7e4>)
 80013ca:	701a      	strb	r2, [r3, #0]
					currentScreen = SETTINGS;
 80013cc:	4b26      	ldr	r3, [pc, #152]	@ (8001468 <HAL_GPIO_EXTI_Callback+0x7d8>)
 80013ce:	2207      	movs	r2, #7
 80013d0:	701a      	strb	r2, [r3, #0]
					break;
 80013d2:	e02c      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
					enable_vibration = !enable_vibration;
 80013d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001444 <HAL_GPIO_EXTI_Callback+0x7b4>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	bf14      	ite	ne
 80013dc:	2301      	movne	r3, #1
 80013de:	2300      	moveq	r3, #0
 80013e0:	b2db      	uxtb	r3, r3
 80013e2:	f083 0301 	eor.w	r3, r3, #1
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	f003 0301 	and.w	r3, r3, #1
 80013ec:	b2da      	uxtb	r2, r3
 80013ee:	4b15      	ldr	r3, [pc, #84]	@ (8001444 <HAL_GPIO_EXTI_Callback+0x7b4>)
 80013f0:	701a      	strb	r2, [r3, #0]
					if (enable_vibration) {
 80013f2:	4b14      	ldr	r3, [pc, #80]	@ (8001444 <HAL_GPIO_EXTI_Callback+0x7b4>)
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d003      	beq.n	8001402 <HAL_GPIO_EXTI_Callback+0x772>
						vibration_call(32);
 80013fa:	2020      	movs	r0, #32
 80013fc:	f001 fc2a 	bl	8002c54 <vibration_call>
 8001400:	e001      	b.n	8001406 <HAL_GPIO_EXTI_Callback+0x776>
						vibration_stop();
 8001402:	f001 fc47 	bl	8002c94 <vibration_stop>
					screenNeedsRefresh = true;
 8001406:	4b1c      	ldr	r3, [pc, #112]	@ (8001478 <HAL_GPIO_EXTI_Callback+0x7e8>)
 8001408:	2201      	movs	r2, #1
 800140a:	701a      	strb	r2, [r3, #0]
					break;
 800140c:	e00f      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
					currentScreen = ALARM;
 800140e:	4b16      	ldr	r3, [pc, #88]	@ (8001468 <HAL_GPIO_EXTI_Callback+0x7d8>)
 8001410:	2203      	movs	r2, #3
 8001412:	701a      	strb	r2, [r3, #0]
					break;
 8001414:	e00b      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
					changeAlarmHour();
 8001416:	f001 fb2d 	bl	8002a74 <changeAlarmHour>
					break;
 800141a:	e008      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
					currentScreen = STOPWATCH;
 800141c:	4b12      	ldr	r3, [pc, #72]	@ (8001468 <HAL_GPIO_EXTI_Callback+0x7d8>)
 800141e:	2209      	movs	r2, #9
 8001420:	701a      	strb	r2, [r3, #0]
					break;
 8001422:	e004      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
					secondCountdown(&countdown);
 8001424:	4811      	ldr	r0, [pc, #68]	@ (800146c <HAL_GPIO_EXTI_Callback+0x7dc>)
 8001426:	f7ff f8f7 	bl	8000618 <secondCountdown>
					break;
 800142a:	e000      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x79e>
					default:
 800142c:	bf00      	nop
}
 800142e:	bf00      	nop
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001436:	bf00      	nop
 8001438:	48000400 	.word	0x48000400
 800143c:	20000008 	.word	0x20000008
 8001440:	20000118 	.word	0x20000118
 8001444:	20000009 	.word	0x20000009
 8001448:	20000238 	.word	0x20000238
 800144c:	2000023c 	.word	0x2000023c
 8001450:	20000210 	.word	0x20000210
 8001454:	20000214 	.word	0x20000214
 8001458:	20000000 	.word	0x20000000
 800145c:	20000240 	.word	0x20000240
 8001460:	20000224 	.word	0x20000224
 8001464:	20000004 	.word	0x20000004
 8001468:	20000010 	.word	0x20000010
 800146c:	20000248 	.word	0x20000248
 8001470:	20000254 	.word	0x20000254
 8001474:	200002a8 	.word	0x200002a8
 8001478:	20000235 	.word	0x20000235

0800147c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
	if (htim == &htim6) {
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	4a56      	ldr	r2, [pc, #344]	@ (80015e0 <HAL_TIM_PeriodElapsedCallback+0x164>)
 8001488:	4293      	cmp	r3, r2
 800148a:	d105      	bne.n	8001498 <HAL_TIM_PeriodElapsedCallback+0x1c>
		second++;
 800148c:	4b55      	ldr	r3, [pc, #340]	@ (80015e4 <HAL_TIM_PeriodElapsedCallback+0x168>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	3301      	adds	r3, #1
 8001492:	4a54      	ldr	r2, [pc, #336]	@ (80015e4 <HAL_TIM_PeriodElapsedCallback+0x168>)
 8001494:	6013      	str	r3, [r2, #0]
			}
			HAL_GPIO_WritePin(RCLK_Latch_GPIO_Port, RCLK_Latch_Pin, GPIO_PIN_SET);
			HAL_GPIO_WritePin(RCLK_Latch_GPIO_Port, RCLK_Latch_Pin, GPIO_PIN_RESET);
		}
	}
}
 8001496:	e09e      	b.n	80015d6 <HAL_TIM_PeriodElapsedCallback+0x15a>
	} else if (htim == &htim7) {
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	4a53      	ldr	r2, [pc, #332]	@ (80015e8 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 800149c:	4293      	cmp	r3, r2
 800149e:	f040 809a 	bne.w	80015d6 <HAL_TIM_PeriodElapsedCallback+0x15a>
		if (period_count >= 100) {
 80014a2:	4b52      	ldr	r3, [pc, #328]	@ (80015ec <HAL_TIM_PeriodElapsedCallback+0x170>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	2b63      	cmp	r3, #99	@ 0x63
 80014a8:	d907      	bls.n	80014ba <HAL_TIM_PeriodElapsedCallback+0x3e>
			period_count = 0;
 80014aa:	4b50      	ldr	r3, [pc, #320]	@ (80015ec <HAL_TIM_PeriodElapsedCallback+0x170>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
			decimal_second_count++;
 80014b0:	4b4f      	ldr	r3, [pc, #316]	@ (80015f0 <HAL_TIM_PeriodElapsedCallback+0x174>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	3301      	adds	r3, #1
 80014b6:	4a4e      	ldr	r2, [pc, #312]	@ (80015f0 <HAL_TIM_PeriodElapsedCallback+0x174>)
 80014b8:	6013      	str	r3, [r2, #0]
		period_count++;
 80014ba:	4b4c      	ldr	r3, [pc, #304]	@ (80015ec <HAL_TIM_PeriodElapsedCallback+0x170>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	3301      	adds	r3, #1
 80014c0:	4a4a      	ldr	r2, [pc, #296]	@ (80015ec <HAL_TIM_PeriodElapsedCallback+0x170>)
 80014c2:	6013      	str	r3, [r2, #0]
		vibration_tick_1ms(); // vibration ticker
 80014c4:	f001 fc0a 	bl	8002cdc <vibration_tick_1ms>
		if (period_count == dutyCycle) {
 80014c8:	4b48      	ldr	r3, [pc, #288]	@ (80015ec <HAL_TIM_PeriodElapsedCallback+0x170>)
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	4b49      	ldr	r3, [pc, #292]	@ (80015f4 <HAL_TIM_PeriodElapsedCallback+0x178>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d13e      	bne.n	8001552 <HAL_TIM_PeriodElapsedCallback+0xd6>
			HAL_GPIO_WritePin(LED_D1_GPIO_Port, LED_D1_Pin, GPIO_PIN_RESET);
 80014d4:	2200      	movs	r2, #0
 80014d6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014da:	4847      	ldr	r0, [pc, #284]	@ (80015f8 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80014dc:	f002 ff78 	bl	80043d0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_D2_GPIO_Port, LED_D2_Pin, GPIO_PIN_RESET);
 80014e0:	2200      	movs	r2, #0
 80014e2:	2108      	movs	r1, #8
 80014e4:	4844      	ldr	r0, [pc, #272]	@ (80015f8 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80014e6:	f002 ff73 	bl	80043d0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_D3_GPIO_Port, LED_D3_Pin, GPIO_PIN_RESET);
 80014ea:	2200      	movs	r2, #0
 80014ec:	2120      	movs	r1, #32
 80014ee:	4842      	ldr	r0, [pc, #264]	@ (80015f8 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80014f0:	f002 ff6e 	bl	80043d0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_D4_GPIO_Port, LED_D4_Pin, GPIO_PIN_RESET);
 80014f4:	2200      	movs	r2, #0
 80014f6:	2108      	movs	r1, #8
 80014f8:	483f      	ldr	r0, [pc, #252]	@ (80015f8 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80014fa:	f002 ff69 	bl	80043d0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80014fe:	2200      	movs	r2, #0
 8001500:	2120      	movs	r1, #32
 8001502:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001506:	f002 ff63 	bl	80043d0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, SER_Data_IN_Pin, GPIO_PIN_RESET);
 800150a:	2200      	movs	r2, #0
 800150c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001510:	4839      	ldr	r0, [pc, #228]	@ (80015f8 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001512:	f002 ff5d 	bl	80043d0 <HAL_GPIO_WritePin>
			for (int i = 0; i < 16; i++) {
 8001516:	2300      	movs	r3, #0
 8001518:	60fb      	str	r3, [r7, #12]
 800151a:	e00c      	b.n	8001536 <HAL_TIM_PeriodElapsedCallback+0xba>
				HAL_GPIO_WritePin(SRCLK_GPIO_Port, SRCLK_Pin, GPIO_PIN_SET);
 800151c:	2201      	movs	r2, #1
 800151e:	2101      	movs	r1, #1
 8001520:	4836      	ldr	r0, [pc, #216]	@ (80015fc <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001522:	f002 ff55 	bl	80043d0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SRCLK_GPIO_Port, SRCLK_Pin, GPIO_PIN_RESET);
 8001526:	2200      	movs	r2, #0
 8001528:	2101      	movs	r1, #1
 800152a:	4834      	ldr	r0, [pc, #208]	@ (80015fc <HAL_TIM_PeriodElapsedCallback+0x180>)
 800152c:	f002 ff50 	bl	80043d0 <HAL_GPIO_WritePin>
			for (int i = 0; i < 16; i++) {
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	3301      	adds	r3, #1
 8001534:	60fb      	str	r3, [r7, #12]
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	2b0f      	cmp	r3, #15
 800153a:	ddef      	ble.n	800151c <HAL_TIM_PeriodElapsedCallback+0xa0>
			HAL_GPIO_WritePin(RCLK_Latch_GPIO_Port, RCLK_Latch_Pin, GPIO_PIN_SET);
 800153c:	2201      	movs	r2, #1
 800153e:	2180      	movs	r1, #128	@ 0x80
 8001540:	482d      	ldr	r0, [pc, #180]	@ (80015f8 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001542:	f002 ff45 	bl	80043d0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RCLK_Latch_GPIO_Port, RCLK_Latch_Pin, GPIO_PIN_RESET);
 8001546:	2200      	movs	r2, #0
 8001548:	2180      	movs	r1, #128	@ 0x80
 800154a:	482b      	ldr	r0, [pc, #172]	@ (80015f8 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 800154c:	f002 ff40 	bl	80043d0 <HAL_GPIO_WritePin>
}
 8001550:	e041      	b.n	80015d6 <HAL_TIM_PeriodElapsedCallback+0x15a>
		} else if (period_count == 0) {
 8001552:	4b26      	ldr	r3, [pc, #152]	@ (80015ec <HAL_TIM_PeriodElapsedCallback+0x170>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d13d      	bne.n	80015d6 <HAL_TIM_PeriodElapsedCallback+0x15a>
			HAL_GPIO_WritePin(LED_D1_GPIO_Port, LED_D1_Pin, GPIO_PIN_SET);
 800155a:	2201      	movs	r2, #1
 800155c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001560:	4825      	ldr	r0, [pc, #148]	@ (80015f8 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001562:	f002 ff35 	bl	80043d0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_D2_GPIO_Port, LED_D2_Pin, GPIO_PIN_SET);
 8001566:	2201      	movs	r2, #1
 8001568:	2108      	movs	r1, #8
 800156a:	4823      	ldr	r0, [pc, #140]	@ (80015f8 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 800156c:	f002 ff30 	bl	80043d0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_D3_GPIO_Port, LED_D3_Pin, GPIO_PIN_SET);
 8001570:	2201      	movs	r2, #1
 8001572:	2120      	movs	r1, #32
 8001574:	4820      	ldr	r0, [pc, #128]	@ (80015f8 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001576:	f002 ff2b 	bl	80043d0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_D4_GPIO_Port, LED_D4_Pin, GPIO_PIN_SET);
 800157a:	2201      	movs	r2, #1
 800157c:	2108      	movs	r1, #8
 800157e:	481e      	ldr	r0, [pc, #120]	@ (80015f8 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001580:	f002 ff26 	bl	80043d0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001584:	2201      	movs	r2, #1
 8001586:	2120      	movs	r1, #32
 8001588:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800158c:	f002 ff20 	bl	80043d0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, SER_Data_IN_Pin, GPIO_PIN_SET);
 8001590:	2201      	movs	r2, #1
 8001592:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001596:	4818      	ldr	r0, [pc, #96]	@ (80015f8 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001598:	f002 ff1a 	bl	80043d0 <HAL_GPIO_WritePin>
			for (int i = 0; i < 16; i++) {
 800159c:	2300      	movs	r3, #0
 800159e:	60bb      	str	r3, [r7, #8]
 80015a0:	e00c      	b.n	80015bc <HAL_TIM_PeriodElapsedCallback+0x140>
				HAL_GPIO_WritePin(SRCLK_GPIO_Port, SRCLK_Pin, GPIO_PIN_SET);
 80015a2:	2201      	movs	r2, #1
 80015a4:	2101      	movs	r1, #1
 80015a6:	4815      	ldr	r0, [pc, #84]	@ (80015fc <HAL_TIM_PeriodElapsedCallback+0x180>)
 80015a8:	f002 ff12 	bl	80043d0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SRCLK_GPIO_Port, SRCLK_Pin, GPIO_PIN_RESET);
 80015ac:	2200      	movs	r2, #0
 80015ae:	2101      	movs	r1, #1
 80015b0:	4812      	ldr	r0, [pc, #72]	@ (80015fc <HAL_TIM_PeriodElapsedCallback+0x180>)
 80015b2:	f002 ff0d 	bl	80043d0 <HAL_GPIO_WritePin>
			for (int i = 0; i < 16; i++) {
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	3301      	adds	r3, #1
 80015ba:	60bb      	str	r3, [r7, #8]
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	2b0f      	cmp	r3, #15
 80015c0:	ddef      	ble.n	80015a2 <HAL_TIM_PeriodElapsedCallback+0x126>
			HAL_GPIO_WritePin(RCLK_Latch_GPIO_Port, RCLK_Latch_Pin, GPIO_PIN_SET);
 80015c2:	2201      	movs	r2, #1
 80015c4:	2180      	movs	r1, #128	@ 0x80
 80015c6:	480c      	ldr	r0, [pc, #48]	@ (80015f8 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80015c8:	f002 ff02 	bl	80043d0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RCLK_Latch_GPIO_Port, RCLK_Latch_Pin, GPIO_PIN_RESET);
 80015cc:	2200      	movs	r2, #0
 80015ce:	2180      	movs	r1, #128	@ 0x80
 80015d0:	4809      	ldr	r0, [pc, #36]	@ (80015f8 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80015d2:	f002 fefd 	bl	80043d0 <HAL_GPIO_WritePin>
}
 80015d6:	bf00      	nop
 80015d8:	3710      	adds	r7, #16
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	20000164 	.word	0x20000164
 80015e4:	20000200 	.word	0x20000200
 80015e8:	200001b0 	.word	0x200001b0
 80015ec:	20000204 	.word	0x20000204
 80015f0:	20000210 	.word	0x20000210
 80015f4:	2000026c 	.word	0x2000026c
 80015f8:	48000400 	.word	0x48000400
 80015fc:	48000800 	.word	0x48000800

08001600 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001600:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001602:	b095      	sub	sp, #84	@ 0x54
 8001604:	af14      	add	r7, sp, #80	@ 0x50
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001606:	f001 fbd1 	bl	8002dac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800160a:	f000 f9df 	bl	80019cc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  system_clock_setup();
 800160e:	f000 fd63 	bl	80020d8 <system_clock_setup>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001612:	f000 fc5f 	bl	8001ed4 <MX_GPIO_Init>
  MX_RTC_Init();
 8001616:	f000 faa1 	bl	8001b5c <MX_RTC_Init>
  MX_TIM1_Init();
 800161a:	f000 fb33 	bl	8001c84 <MX_TIM1_Init>
  MX_TIM6_Init();
 800161e:	f000 fbeb 	bl	8001df8 <MX_TIM6_Init>
  MX_TIM7_Init();
 8001622:	f000 fc21 	bl	8001e68 <MX_TIM7_Init>
  MX_ADC2_Init();
 8001626:	f000 fa3b 	bl	8001aa0 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  //timeDateInit();
  coast_lcd_init();
 800162a:	f7ff fa3a 	bl	8000aa2 <coast_lcd_init>
  HAL_TIM_Base_Start_IT(&htim6);
 800162e:	489b      	ldr	r0, [pc, #620]	@ (800189c <main+0x29c>)
 8001630:	f005 f8d2 	bl	80067d8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 8001634:	489a      	ldr	r0, [pc, #616]	@ (80018a0 <main+0x2a0>)
 8001636:	f005 f8cf 	bl	80067d8 <HAL_TIM_Base_Start_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  /* run the countdown and stopwatch if enabled */
	  if (countdown.countdown_enable) {
 800163a:	4b9a      	ldr	r3, [pc, #616]	@ (80018a4 <main+0x2a4>)
 800163c:	7a1b      	ldrb	r3, [r3, #8]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d014      	beq.n	800166c <main+0x6c>
		  runCountdown(&countdown, &lastCountdownSecond, second, htim1, enable_sound, enable_vibration);
 8001642:	4b99      	ldr	r3, [pc, #612]	@ (80018a8 <main+0x2a8>)
 8001644:	681d      	ldr	r5, [r3, #0]
 8001646:	4b99      	ldr	r3, [pc, #612]	@ (80018ac <main+0x2ac>)
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	4a99      	ldr	r2, [pc, #612]	@ (80018b0 <main+0x2b0>)
 800164c:	7812      	ldrb	r2, [r2, #0]
 800164e:	4c99      	ldr	r4, [pc, #612]	@ (80018b4 <main+0x2b4>)
 8001650:	9213      	str	r2, [sp, #76]	@ 0x4c
 8001652:	9312      	str	r3, [sp, #72]	@ 0x48
 8001654:	4668      	mov	r0, sp
 8001656:	1d23      	adds	r3, r4, #4
 8001658:	2248      	movs	r2, #72	@ 0x48
 800165a:	4619      	mov	r1, r3
 800165c:	f006 fc6a 	bl	8007f34 <memcpy>
 8001660:	6823      	ldr	r3, [r4, #0]
 8001662:	462a      	mov	r2, r5
 8001664:	4994      	ldr	r1, [pc, #592]	@ (80018b8 <main+0x2b8>)
 8001666:	488f      	ldr	r0, [pc, #572]	@ (80018a4 <main+0x2a4>)
 8001668:	f7ff f820 	bl	80006ac <runCountdown>
	  }
	  if (stopwatch.stopwatch_enable) {
 800166c:	4b93      	ldr	r3, [pc, #588]	@ (80018bc <main+0x2bc>)
 800166e:	7b1b      	ldrb	r3, [r3, #12]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d006      	beq.n	8001682 <main+0x82>
		  runStopwatch(&stopwatch, &lastStopwatchSecond, second);
 8001674:	4b8c      	ldr	r3, [pc, #560]	@ (80018a8 <main+0x2a8>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	461a      	mov	r2, r3
 800167a:	4991      	ldr	r1, [pc, #580]	@ (80018c0 <main+0x2c0>)
 800167c:	488f      	ldr	r0, [pc, #572]	@ (80018bc <main+0x2bc>)
 800167e:	f7ff f9d1 	bl	8000a24 <runStopwatch>
	  }
	  /* run the alarm if activated */
	  if (alarm_active) {
 8001682:	4b90      	ldr	r3, [pc, #576]	@ (80018c4 <main+0x2c4>)
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	b2db      	uxtb	r3, r3
 8001688:	2b00      	cmp	r3, #0
 800168a:	d043      	beq.n	8001714 <main+0x114>
	      if (HAL_GetTick() - alarm_start_tick >= 5000) {
 800168c:	f001 fbe8 	bl	8002e60 <HAL_GetTick>
 8001690:	4602      	mov	r2, r0
 8001692:	4b8d      	ldr	r3, [pc, #564]	@ (80018c8 <main+0x2c8>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	1ad3      	subs	r3, r2, r3
 8001698:	f241 3287 	movw	r2, #4999	@ 0x1387
 800169c:	4293      	cmp	r3, r2
 800169e:	d91a      	bls.n	80016d6 <main+0xd6>
	          alarm_active = false;
 80016a0:	4b88      	ldr	r3, [pc, #544]	@ (80018c4 <main+0x2c4>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	701a      	strb	r2, [r3, #0]
	          HAL_GPIO_WritePin(LED_D3_GPIO_Port, LED_D3_Pin, GPIO_PIN_RESET);
 80016a6:	2200      	movs	r2, #0
 80016a8:	2120      	movs	r1, #32
 80016aa:	4888      	ldr	r0, [pc, #544]	@ (80018cc <main+0x2cc>)
 80016ac:	f002 fe90 	bl	80043d0 <HAL_GPIO_WritePin>
	          stop_sound(htim1);
 80016b0:	4e80      	ldr	r6, [pc, #512]	@ (80018b4 <main+0x2b4>)
 80016b2:	466d      	mov	r5, sp
 80016b4:	f106 0410 	add.w	r4, r6, #16
 80016b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016c4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80016c8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80016cc:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80016d0:	f7fe fe26 	bl	8000320 <stop_sound>
 80016d4:	e01e      	b.n	8001714 <main+0x114>
	      } else {
	          if (HAL_GetTick() - last_beep_tick >= 500) {
 80016d6:	f001 fbc3 	bl	8002e60 <HAL_GetTick>
 80016da:	4602      	mov	r2, r0
 80016dc:	4b7c      	ldr	r3, [pc, #496]	@ (80018d0 <main+0x2d0>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80016e6:	d315      	bcc.n	8001714 <main+0x114>
	              play_note(460, 100, 50, htim1);
 80016e8:	4c72      	ldr	r4, [pc, #456]	@ (80018b4 <main+0x2b4>)
 80016ea:	4668      	mov	r0, sp
 80016ec:	1d23      	adds	r3, r4, #4
 80016ee:	2248      	movs	r2, #72	@ 0x48
 80016f0:	4619      	mov	r1, r3
 80016f2:	f006 fc1f 	bl	8007f34 <memcpy>
 80016f6:	6823      	ldr	r3, [r4, #0]
 80016f8:	2232      	movs	r2, #50	@ 0x32
 80016fa:	2164      	movs	r1, #100	@ 0x64
 80016fc:	f44f 70e6 	mov.w	r0, #460	@ 0x1cc
 8001700:	f7fe fe20 	bl	8000344 <play_note>
	              last_beep_tick = HAL_GetTick();
 8001704:	f001 fbac 	bl	8002e60 <HAL_GetTick>
 8001708:	4603      	mov	r3, r0
 800170a:	4a71      	ldr	r2, [pc, #452]	@ (80018d0 <main+0x2d0>)
 800170c:	6013      	str	r3, [r2, #0]
	              vibration_call(32);
 800170e:	2020      	movs	r0, #32
 8001710:	f001 faa0 	bl	8002c54 <vibration_call>
	      }
	  }


	  /* switch the page */
	  if (currentScreen != previousScreen || timeFormatChanged || screenNeedsRefresh) {
 8001714:	4b6f      	ldr	r3, [pc, #444]	@ (80018d4 <main+0x2d4>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	b2da      	uxtb	r2, r3
 800171a:	4b6f      	ldr	r3, [pc, #444]	@ (80018d8 <main+0x2d8>)
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	b2db      	uxtb	r3, r3
 8001720:	429a      	cmp	r2, r3
 8001722:	d107      	bne.n	8001734 <main+0x134>
 8001724:	4b6d      	ldr	r3, [pc, #436]	@ (80018dc <main+0x2dc>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d103      	bne.n	8001734 <main+0x134>
 800172c:	4b6c      	ldr	r3, [pc, #432]	@ (80018e0 <main+0x2e0>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d060      	beq.n	80017f6 <main+0x1f6>
			LCD_SendCmd(LCD_CLEAR_DISPLAY);
 8001734:	2001      	movs	r0, #1
 8001736:	f7ff fa4d 	bl	8000bd4 <LCD_SendCmd>
			coast_asm_delay(2);
 800173a:	2002      	movs	r0, #2
 800173c:	f7fe fd50 	bl	80001e0 <coast_asm_delay>

			switch (currentScreen) {
 8001740:	4b64      	ldr	r3, [pc, #400]	@ (80018d4 <main+0x2d4>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	b2db      	uxtb	r3, r3
 8001746:	3b01      	subs	r3, #1
 8001748:	2b08      	cmp	r3, #8
 800174a:	d844      	bhi.n	80017d6 <main+0x1d6>
 800174c:	a201      	add	r2, pc, #4	@ (adr r2, 8001754 <main+0x154>)
 800174e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001752:	bf00      	nop
 8001754:	08001779 	.word	0x08001779
 8001758:	08001787 	.word	0x08001787
 800175c:	08001795 	.word	0x08001795
 8001760:	080017a3 	.word	0x080017a3
 8001764:	080017bb 	.word	0x080017bb
 8001768:	080017a9 	.word	0x080017a9
 800176c:	080017b5 	.word	0x080017b5
 8001770:	080017c1 	.word	0x080017c1
 8001774:	080017cd 	.word	0x080017cd
				case HOME:
					homePage(); // draw layout only
 8001778:	f7fe fe12 	bl	80003a0 <homePage>
					updateTime(1, 4);
 800177c:	2104      	movs	r1, #4
 800177e:	2001      	movs	r0, #1
 8001780:	f001 f808 	bl	8002794 <updateTime>
					break;
 8001784:	e027      	b.n	80017d6 <main+0x1d6>
				case TIME:
					timePage();
 8001786:	f000 ffaf 	bl	80026e8 <timePage>
					updateTime(0, 4);
 800178a:	2104      	movs	r1, #4
 800178c:	2000      	movs	r0, #0
 800178e:	f001 f801 	bl	8002794 <updateTime>
					break;
 8001792:	e020      	b.n	80017d6 <main+0x1d6>
				case ALARM:
					alarmPage();
 8001794:	f001 f886 	bl	80028a4 <alarmPage>
					updateAlarm(1, 0);
 8001798:	2100      	movs	r1, #0
 800179a:	2001      	movs	r0, #1
 800179c:	f001 f8e0 	bl	8002960 <updateAlarm>
					break;
 80017a0:	e019      	b.n	80017d6 <main+0x1d6>
				case ALARM_SET:
				    alarmConfirm();
 80017a2:	f001 f9ad 	bl	8002b00 <alarmConfirm>
				    break;
 80017a6:	e016      	b.n	80017d6 <main+0x1d6>
				case OPT:
					OPTpage(ldrValue);
 80017a8:	4b4e      	ldr	r3, [pc, #312]	@ (80018e4 <main+0x2e4>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7fe fe21 	bl	80003f4 <OPTpage>
					break;
 80017b2:	e010      	b.n	80017d6 <main+0x1d6>
				case SETTINGS:
					settingsPage();
 80017b4:	f000 fcfe 	bl	80021b4 <settingsPage>
					break;
 80017b8:	e00d      	b.n	80017d6 <main+0x1d6>
				case FITNESS:
					fitnessPage();
 80017ba:	f7fe fe5b 	bl	8000474 <fitnessPage>
					break;
 80017be:	e00a      	b.n	80017d6 <main+0x1d6>
				case COUNTDOWN:
					countdownPage(countdown);
 80017c0:	4b38      	ldr	r3, [pc, #224]	@ (80018a4 <main+0x2a4>)
 80017c2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80017c6:	f7fe fed5 	bl	8000574 <countdownPage>
					break;
 80017ca:	e004      	b.n	80017d6 <main+0x1d6>
				case STOPWATCH:
					stopwatchPage(stopwatch);
 80017cc:	4b3b      	ldr	r3, [pc, #236]	@ (80018bc <main+0x2bc>)
 80017ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80017d0:	f7ff f890 	bl	80008f4 <stopwatchPage>
					break;
 80017d4:	bf00      	nop
			}
			previousScreen = currentScreen;
 80017d6:	4b3f      	ldr	r3, [pc, #252]	@ (80018d4 <main+0x2d4>)
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	b2da      	uxtb	r2, r3
 80017dc:	4b3e      	ldr	r3, [pc, #248]	@ (80018d8 <main+0x2d8>)
 80017de:	701a      	strb	r2, [r3, #0]
			screenNeedsRefresh = false;  // clear the flags
 80017e0:	4b3f      	ldr	r3, [pc, #252]	@ (80018e0 <main+0x2e0>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	701a      	strb	r2, [r3, #0]
			timeFormatChanged = false;  // clear the flag
 80017e6:	4b3d      	ldr	r3, [pc, #244]	@ (80018dc <main+0x2dc>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	701a      	strb	r2, [r3, #0]
			last_tick = HAL_GetTick();
 80017ec:	f001 fb38 	bl	8002e60 <HAL_GetTick>
 80017f0:	4603      	mov	r3, r0
 80017f2:	4a3d      	ldr	r2, [pc, #244]	@ (80018e8 <main+0x2e8>)
 80017f4:	6013      	str	r3, [r2, #0]

	  }

	  /* UPDATE TIME EVERY SECOND ELAPSED */
	  if ((HAL_GetTick() - last_tick) >= 1000) {
 80017f6:	f001 fb33 	bl	8002e60 <HAL_GetTick>
 80017fa:	4602      	mov	r2, r0
 80017fc:	4b3a      	ldr	r3, [pc, #232]	@ (80018e8 <main+0x2e8>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001806:	d37a      	bcc.n	80018fe <main+0x2fe>
	  	switch (currentScreen) {
 8001808:	4b32      	ldr	r3, [pc, #200]	@ (80018d4 <main+0x2d4>)
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	b2db      	uxtb	r3, r3
 800180e:	3b01      	subs	r3, #1
 8001810:	2b08      	cmp	r3, #8
 8001812:	d86d      	bhi.n	80018f0 <main+0x2f0>
 8001814:	a201      	add	r2, pc, #4	@ (adr r2, 800181c <main+0x21c>)
 8001816:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800181a:	bf00      	nop
 800181c:	08001841 	.word	0x08001841
 8001820:	0800184b 	.word	0x0800184b
 8001824:	08001855 	.word	0x08001855
 8001828:	080018f1 	.word	0x080018f1
 800182c:	0800185f 	.word	0x0800185f
 8001830:	08001891 	.word	0x08001891
 8001834:	080018f1 	.word	0x080018f1
 8001838:	08001865 	.word	0x08001865
 800183c:	08001871 	.word	0x08001871
	  		case HOME:
	  			updateTime(1, 4);  // row 1 (second line), column 4
 8001840:	2104      	movs	r1, #4
 8001842:	2001      	movs	r0, #1
 8001844:	f000 ffa6 	bl	8002794 <updateTime>
	  			break;
 8001848:	e053      	b.n	80018f2 <main+0x2f2>
	  		case TIME:
	  			updateTime(0, 4);  // row 0, col 6 (or wherever)
 800184a:	2104      	movs	r1, #4
 800184c:	2000      	movs	r0, #0
 800184e:	f000 ffa1 	bl	8002794 <updateTime>
	  			break;
 8001852:	e04e      	b.n	80018f2 <main+0x2f2>
	  		case ALARM:
	  			updateAlarm(1, 0);
 8001854:	2100      	movs	r1, #0
 8001856:	2001      	movs	r0, #1
 8001858:	f001 f882 	bl	8002960 <updateAlarm>
	  			break;
 800185c:	e049      	b.n	80018f2 <main+0x2f2>
	  		case FITNESS:
	  			updateFitness();
 800185e:	f7fe fe4d 	bl	80004fc <updateFitness>
	  			break;
 8001862:	e046      	b.n	80018f2 <main+0x2f2>
	  		case COUNTDOWN:
				updateCountdown(countdown);
 8001864:	4b0f      	ldr	r3, [pc, #60]	@ (80018a4 <main+0x2a4>)
 8001866:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800186a:	f7fe feed 	bl	8000648 <updateCountdown>
				break;
 800186e:	e040      	b.n	80018f2 <main+0x2f2>
			case STOPWATCH:
				if (lapStopwatchFlag) {
 8001870:	4b1e      	ldr	r3, [pc, #120]	@ (80018ec <main+0x2ec>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d006      	beq.n	8001886 <main+0x286>
					lapStopwatch(stopwatch);
 8001878:	4b10      	ldr	r3, [pc, #64]	@ (80018bc <main+0x2bc>)
 800187a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800187c:	f7ff f860 	bl	8000940 <lapStopwatch>
					lapStopwatchFlag = false;
 8001880:	4b1a      	ldr	r3, [pc, #104]	@ (80018ec <main+0x2ec>)
 8001882:	2200      	movs	r2, #0
 8001884:	701a      	strb	r2, [r3, #0]
				}
				updateStopwatch(stopwatch);
 8001886:	4b0d      	ldr	r3, [pc, #52]	@ (80018bc <main+0x2bc>)
 8001888:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800188a:	f7ff f8ab 	bl	80009e4 <updateStopwatch>
				break;
 800188e:	e030      	b.n	80018f2 <main+0x2f2>
			case OPT:
				updateOpt(ldrValue);
 8001890:	4b14      	ldr	r3, [pc, #80]	@ (80018e4 <main+0x2e4>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4618      	mov	r0, r3
 8001896:	f7fe fdd3 	bl	8000440 <updateOpt>
				break;
 800189a:	e02a      	b.n	80018f2 <main+0x2f2>
 800189c:	20000164 	.word	0x20000164
 80018a0:	200001b0 	.word	0x200001b0
 80018a4:	20000248 	.word	0x20000248
 80018a8:	20000200 	.word	0x20000200
 80018ac:	20000008 	.word	0x20000008
 80018b0:	20000009 	.word	0x20000009
 80018b4:	20000118 	.word	0x20000118
 80018b8:	20000208 	.word	0x20000208
 80018bc:	20000254 	.word	0x20000254
 80018c0:	2000020c 	.word	0x2000020c
 80018c4:	2000029c 	.word	0x2000029c
 80018c8:	200002a0 	.word	0x200002a0
 80018cc:	48000400 	.word	0x48000400
 80018d0:	200002a4 	.word	0x200002a4
 80018d4:	20000010 	.word	0x20000010
 80018d8:	200002a8 	.word	0x200002a8
 80018dc:	20000234 	.word	0x20000234
 80018e0:	20000235 	.word	0x20000235
 80018e4:	20000268 	.word	0x20000268
 80018e8:	200001fc 	.word	0x200001fc
 80018ec:	20000264 	.word	0x20000264
	  		default:
	  			break;
 80018f0:	bf00      	nop
	  	}
	  	last_tick += 1000;
 80018f2:	4b2d      	ldr	r3, [pc, #180]	@ (80019a8 <main+0x3a8>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80018fa:	4a2b      	ldr	r2, [pc, #172]	@ (80019a8 <main+0x3a8>)
 80018fc:	6013      	str	r3, [r2, #0]
	  }
	  /* ldr */
	  HAL_ADC_Start(&hadc2);
 80018fe:	482b      	ldr	r0, [pc, #172]	@ (80019ac <main+0x3ac>)
 8001900:	f001 fcd8 	bl	80032b4 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc2, 1);
 8001904:	2101      	movs	r1, #1
 8001906:	4829      	ldr	r0, [pc, #164]	@ (80019ac <main+0x3ac>)
 8001908:	f001 fdea 	bl	80034e0 <HAL_ADC_PollForConversion>
	  ldrValue = HAL_ADC_GetValue(&hadc2);
 800190c:	4827      	ldr	r0, [pc, #156]	@ (80019ac <main+0x3ac>)
 800190e:	f001 fee9 	bl	80036e4 <HAL_ADC_GetValue>
 8001912:	4603      	mov	r3, r0
 8001914:	4a26      	ldr	r2, [pc, #152]	@ (80019b0 <main+0x3b0>)
 8001916:	6013      	str	r3, [r2, #0]

	  // Exponential Moving Average Filter
	  ema = alpha * ldrValue + (1 - alpha) * ema;
 8001918:	4b25      	ldr	r3, [pc, #148]	@ (80019b0 <main+0x3b0>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	ee07 3a90 	vmov	s15, r3
 8001920:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001924:	4b23      	ldr	r3, [pc, #140]	@ (80019b4 <main+0x3b4>)
 8001926:	edd3 7a00 	vldr	s15, [r3]
 800192a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800192e:	4b21      	ldr	r3, [pc, #132]	@ (80019b4 <main+0x3b4>)
 8001930:	edd3 7a00 	vldr	s15, [r3]
 8001934:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001938:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800193c:	4b1e      	ldr	r3, [pc, #120]	@ (80019b8 <main+0x3b8>)
 800193e:	edd3 7a00 	vldr	s15, [r3]
 8001942:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001946:	ee77 7a27 	vadd.f32	s15, s14, s15
 800194a:	4b1b      	ldr	r3, [pc, #108]	@ (80019b8 <main+0x3b8>)
 800194c:	edc3 7a00 	vstr	s15, [r3]

	  if (ema >= 600) {
 8001950:	4b19      	ldr	r3, [pc, #100]	@ (80019b8 <main+0x3b8>)
 8001952:	edd3 7a00 	vldr	s15, [r3]
 8001956:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80019bc <main+0x3bc>
 800195a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800195e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001962:	db03      	blt.n	800196c <main+0x36c>
		  dutyCycle = 0;
 8001964:	4b16      	ldr	r3, [pc, #88]	@ (80019c0 <main+0x3c0>)
 8001966:	2200      	movs	r2, #0
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	e666      	b.n	800163a <main+0x3a>
	  } else if (ema <= 100) {
 800196c:	4b12      	ldr	r3, [pc, #72]	@ (80019b8 <main+0x3b8>)
 800196e:	edd3 7a00 	vldr	s15, [r3]
 8001972:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80019c4 <main+0x3c4>
 8001976:	eef4 7ac7 	vcmpe.f32	s15, s14
 800197a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800197e:	d803      	bhi.n	8001988 <main+0x388>
		  dutyCycle = 100;
 8001980:	4b0f      	ldr	r3, [pc, #60]	@ (80019c0 <main+0x3c0>)
 8001982:	2264      	movs	r2, #100	@ 0x64
 8001984:	601a      	str	r2, [r3, #0]
 8001986:	e658      	b.n	800163a <main+0x3a>
	  } else {
		  dutyCycle = (600 - (uint32_t)ema) / 5;
 8001988:	4b0b      	ldr	r3, [pc, #44]	@ (80019b8 <main+0x3b8>)
 800198a:	edd3 7a00 	vldr	s15, [r3]
 800198e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001992:	ee17 3a90 	vmov	r3, s15
 8001996:	f5c3 7316 	rsb	r3, r3, #600	@ 0x258
 800199a:	4a0b      	ldr	r2, [pc, #44]	@ (80019c8 <main+0x3c8>)
 800199c:	fba2 2303 	umull	r2, r3, r2, r3
 80019a0:	089b      	lsrs	r3, r3, #2
 80019a2:	4a07      	ldr	r2, [pc, #28]	@ (80019c0 <main+0x3c0>)
 80019a4:	6013      	str	r3, [r2, #0]
	  if (countdown.countdown_enable) {
 80019a6:	e648      	b.n	800163a <main+0x3a>
 80019a8:	200001fc 	.word	0x200001fc
 80019ac:	200000a8 	.word	0x200000a8
 80019b0:	20000268 	.word	0x20000268
 80019b4:	2000000c 	.word	0x2000000c
 80019b8:	20000270 	.word	0x20000270
 80019bc:	44160000 	.word	0x44160000
 80019c0:	2000026c 	.word	0x2000026c
 80019c4:	42c80000 	.word	0x42c80000
 80019c8:	cccccccd 	.word	0xcccccccd

080019cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b0a6      	sub	sp, #152	@ 0x98
 80019d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019d2:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80019d6:	2228      	movs	r2, #40	@ 0x28
 80019d8:	2100      	movs	r1, #0
 80019da:	4618      	mov	r0, r3
 80019dc:	f006 fa76 	bl	8007ecc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019e0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80019e4:	2200      	movs	r2, #0
 80019e6:	601a      	str	r2, [r3, #0]
 80019e8:	605a      	str	r2, [r3, #4]
 80019ea:	609a      	str	r2, [r3, #8]
 80019ec:	60da      	str	r2, [r3, #12]
 80019ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019f0:	1d3b      	adds	r3, r7, #4
 80019f2:	2258      	movs	r2, #88	@ 0x58
 80019f4:	2100      	movs	r1, #0
 80019f6:	4618      	mov	r0, r3
 80019f8:	f006 fa68 	bl	8007ecc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80019fc:	230a      	movs	r3, #10
 80019fe:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a00:	2301      	movs	r3, #1
 8001a02:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a04:	2310      	movs	r3, #16
 8001a06:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a10:	2302      	movs	r3, #2
 8001a12:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001a1e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001a22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001a26:	2300      	movs	r3, #0
 8001a28:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a2c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001a30:	4618      	mov	r0, r3
 8001a32:	f002 fcfd 	bl	8004430 <HAL_RCC_OscConfig>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001a3c:	f000 fbb3 	bl	80021a6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a40:	230f      	movs	r3, #15
 8001a42:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a44:	2302      	movs	r3, #2
 8001a46:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a50:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a52:	2300      	movs	r3, #0
 8001a54:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001a56:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001a5a:	2101      	movs	r1, #1
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f003 fd0b 	bl	8005478 <HAL_RCC_ClockConfig>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001a68:	f000 fb9d 	bl	80021a6 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_TIM1
 8001a6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001a9c <SystemClock_Config+0xd0>)
 8001a6e:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001a70:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001a76:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a7a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a80:	1d3b      	adds	r3, r7, #4
 8001a82:	4618      	mov	r0, r3
 8001a84:	f003 feba 	bl	80057fc <HAL_RCCEx_PeriphCLKConfig>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001a8e:	f000 fb8a 	bl	80021a6 <Error_Handler>
  }
}
 8001a92:	bf00      	nop
 8001a94:	3798      	adds	r7, #152	@ 0x98
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	00011080 	.word	0x00011080

08001aa0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b086      	sub	sp, #24
 8001aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001aa6:	463b      	mov	r3, r7
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	605a      	str	r2, [r3, #4]
 8001aae:	609a      	str	r2, [r3, #8]
 8001ab0:	60da      	str	r2, [r3, #12]
 8001ab2:	611a      	str	r2, [r3, #16]
 8001ab4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001ab6:	4b27      	ldr	r3, [pc, #156]	@ (8001b54 <MX_ADC2_Init+0xb4>)
 8001ab8:	4a27      	ldr	r2, [pc, #156]	@ (8001b58 <MX_ADC2_Init+0xb8>)
 8001aba:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001abc:	4b25      	ldr	r3, [pc, #148]	@ (8001b54 <MX_ADC2_Init+0xb4>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001ac2:	4b24      	ldr	r3, [pc, #144]	@ (8001b54 <MX_ADC2_Init+0xb4>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001ac8:	4b22      	ldr	r3, [pc, #136]	@ (8001b54 <MX_ADC2_Init+0xb4>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001ace:	4b21      	ldr	r3, [pc, #132]	@ (8001b54 <MX_ADC2_Init+0xb4>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001ad4:	4b1f      	ldr	r3, [pc, #124]	@ (8001b54 <MX_ADC2_Init+0xb4>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001adc:	4b1d      	ldr	r3, [pc, #116]	@ (8001b54 <MX_ADC2_Init+0xb4>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ae2:	4b1c      	ldr	r3, [pc, #112]	@ (8001b54 <MX_ADC2_Init+0xb4>)
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ae8:	4b1a      	ldr	r3, [pc, #104]	@ (8001b54 <MX_ADC2_Init+0xb4>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001aee:	4b19      	ldr	r3, [pc, #100]	@ (8001b54 <MX_ADC2_Init+0xb4>)
 8001af0:	2201      	movs	r2, #1
 8001af2:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001af4:	4b17      	ldr	r3, [pc, #92]	@ (8001b54 <MX_ADC2_Init+0xb4>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001afc:	4b15      	ldr	r3, [pc, #84]	@ (8001b54 <MX_ADC2_Init+0xb4>)
 8001afe:	2204      	movs	r2, #4
 8001b00:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001b02:	4b14      	ldr	r3, [pc, #80]	@ (8001b54 <MX_ADC2_Init+0xb4>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001b08:	4b12      	ldr	r3, [pc, #72]	@ (8001b54 <MX_ADC2_Init+0xb4>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001b0e:	4811      	ldr	r0, [pc, #68]	@ (8001b54 <MX_ADC2_Init+0xb4>)
 8001b10:	f001 f9d6 	bl	8002ec0 <HAL_ADC_Init>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 8001b1a:	f000 fb44 	bl	80021a6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001b1e:	2305      	movs	r3, #5
 8001b20:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b22:	2301      	movs	r3, #1
 8001b24:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001b26:	2300      	movs	r3, #0
 8001b28:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001b32:	2300      	movs	r3, #0
 8001b34:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001b36:	463b      	mov	r3, r7
 8001b38:	4619      	mov	r1, r3
 8001b3a:	4806      	ldr	r0, [pc, #24]	@ (8001b54 <MX_ADC2_Init+0xb4>)
 8001b3c:	f001 fde0 	bl	8003700 <HAL_ADC_ConfigChannel>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 8001b46:	f000 fb2e 	bl	80021a6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001b4a:	bf00      	nop
 8001b4c:	3718      	adds	r7, #24
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	200000a8 	.word	0x200000a8
 8001b58:	50000100 	.word	0x50000100

08001b5c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b090      	sub	sp, #64	@ 0x40
 8001b60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001b62:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b66:	2200      	movs	r2, #0
 8001b68:	601a      	str	r2, [r3, #0]
 8001b6a:	605a      	str	r2, [r3, #4]
 8001b6c:	609a      	str	r2, [r3, #8]
 8001b6e:	60da      	str	r2, [r3, #12]
 8001b70:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001b72:	2300      	movs	r3, #0
 8001b74:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8001b76:	463b      	mov	r3, r7
 8001b78:	2228      	movs	r2, #40	@ 0x28
 8001b7a:	2100      	movs	r1, #0
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f006 f9a5 	bl	8007ecc <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001b82:	4b3e      	ldr	r3, [pc, #248]	@ (8001c7c <MX_RTC_Init+0x120>)
 8001b84:	4a3e      	ldr	r2, [pc, #248]	@ (8001c80 <MX_RTC_Init+0x124>)
 8001b86:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001b88:	4b3c      	ldr	r3, [pc, #240]	@ (8001c7c <MX_RTC_Init+0x120>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001b8e:	4b3b      	ldr	r3, [pc, #236]	@ (8001c7c <MX_RTC_Init+0x120>)
 8001b90:	227f      	movs	r2, #127	@ 0x7f
 8001b92:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001b94:	4b39      	ldr	r3, [pc, #228]	@ (8001c7c <MX_RTC_Init+0x120>)
 8001b96:	22ff      	movs	r2, #255	@ 0xff
 8001b98:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001b9a:	4b38      	ldr	r3, [pc, #224]	@ (8001c7c <MX_RTC_Init+0x120>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001ba0:	4b36      	ldr	r3, [pc, #216]	@ (8001c7c <MX_RTC_Init+0x120>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001ba6:	4b35      	ldr	r3, [pc, #212]	@ (8001c7c <MX_RTC_Init+0x120>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001bac:	4833      	ldr	r0, [pc, #204]	@ (8001c7c <MX_RTC_Init+0x120>)
 8001bae:	f004 f841 	bl	8005c34 <HAL_RTC_Init>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8001bb8:	f000 faf5 	bl	80021a6 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x8;
 8001bbc:	2308      	movs	r3, #8
 8001bbe:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x30;
 8001bc2:	2330      	movs	r3, #48	@ 0x30
 8001bc4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001bd6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001bda:	2201      	movs	r2, #1
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4827      	ldr	r0, [pc, #156]	@ (8001c7c <MX_RTC_Init+0x120>)
 8001be0:	f004 f8ab 	bl	8005d3a <HAL_RTC_SetTime>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8001bea:	f000 fadc 	bl	80021a6 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SUNDAY;
 8001bee:	2307      	movs	r3, #7
 8001bf0:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_AUGUST;
 8001bf4:	2308      	movs	r3, #8
 8001bf6:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x3;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x25;
 8001c00:	2325      	movs	r3, #37	@ 0x25
 8001c02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001c06:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	481b      	ldr	r0, [pc, #108]	@ (8001c7c <MX_RTC_Init+0x120>)
 8001c10:	f004 f98b 	bl	8005f2a <HAL_RTC_SetDate>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8001c1a:	f000 fac4 	bl	80021a6 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8001c22:	2300      	movs	r3, #0
 8001c24:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001c26:	2300      	movs	r3, #0
 8001c28:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001c32:	2300      	movs	r3, #0
 8001c34:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001c36:	2300      	movs	r3, #0
 8001c38:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8001c42:	2301      	movs	r3, #1
 8001c44:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8001c48:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c4c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001c4e:	463b      	mov	r3, r7
 8001c50:	2201      	movs	r2, #1
 8001c52:	4619      	mov	r1, r3
 8001c54:	4809      	ldr	r0, [pc, #36]	@ (8001c7c <MX_RTC_Init+0x120>)
 8001c56:	f004 fa3b 	bl	80060d0 <HAL_RTC_SetAlarm>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8001c60:	f000 faa1 	bl	80021a6 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001c64:	2200      	movs	r2, #0
 8001c66:	2100      	movs	r1, #0
 8001c68:	2029      	movs	r0, #41	@ 0x29
 8001c6a:	f002 f9d8 	bl	800401e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001c6e:	2029      	movs	r0, #41	@ 0x29
 8001c70:	f002 f9f1 	bl	8004056 <HAL_NVIC_EnableIRQ>

  /* USER CODE END RTC_Init 2 */

}
 8001c74:	bf00      	nop
 8001c76:	3740      	adds	r7, #64	@ 0x40
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	200000f8 	.word	0x200000f8
 8001c80:	40002800 	.word	0x40002800

08001c84 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b09a      	sub	sp, #104	@ 0x68
 8001c88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c8a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001c8e:	2200      	movs	r2, #0
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	605a      	str	r2, [r3, #4]
 8001c94:	609a      	str	r2, [r3, #8]
 8001c96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c98:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	601a      	str	r2, [r3, #0]
 8001ca0:	605a      	str	r2, [r3, #4]
 8001ca2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ca4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001ca8:	2200      	movs	r2, #0
 8001caa:	601a      	str	r2, [r3, #0]
 8001cac:	605a      	str	r2, [r3, #4]
 8001cae:	609a      	str	r2, [r3, #8]
 8001cb0:	60da      	str	r2, [r3, #12]
 8001cb2:	611a      	str	r2, [r3, #16]
 8001cb4:	615a      	str	r2, [r3, #20]
 8001cb6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001cb8:	1d3b      	adds	r3, r7, #4
 8001cba:	222c      	movs	r2, #44	@ 0x2c
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f006 f904 	bl	8007ecc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001cc4:	4b4a      	ldr	r3, [pc, #296]	@ (8001df0 <MX_TIM1_Init+0x16c>)
 8001cc6:	4a4b      	ldr	r2, [pc, #300]	@ (8001df4 <MX_TIM1_Init+0x170>)
 8001cc8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1000 -1;
 8001cca:	4b49      	ldr	r3, [pc, #292]	@ (8001df0 <MX_TIM1_Init+0x16c>)
 8001ccc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001cd0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cd2:	4b47      	ldr	r3, [pc, #284]	@ (8001df0 <MX_TIM1_Init+0x16c>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 296;
 8001cd8:	4b45      	ldr	r3, [pc, #276]	@ (8001df0 <MX_TIM1_Init+0x16c>)
 8001cda:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8001cde:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ce0:	4b43      	ldr	r3, [pc, #268]	@ (8001df0 <MX_TIM1_Init+0x16c>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ce6:	4b42      	ldr	r3, [pc, #264]	@ (8001df0 <MX_TIM1_Init+0x16c>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cec:	4b40      	ldr	r3, [pc, #256]	@ (8001df0 <MX_TIM1_Init+0x16c>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001cf2:	483f      	ldr	r0, [pc, #252]	@ (8001df0 <MX_TIM1_Init+0x16c>)
 8001cf4:	f004 fd18 	bl	8006728 <HAL_TIM_Base_Init>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8001cfe:	f000 fa52 	bl	80021a6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d06:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001d08:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	4838      	ldr	r0, [pc, #224]	@ (8001df0 <MX_TIM1_Init+0x16c>)
 8001d10:	f005 f9f2 	bl	80070f8 <HAL_TIM_ConfigClockSource>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 8001d1a:	f000 fa44 	bl	80021a6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001d1e:	4834      	ldr	r0, [pc, #208]	@ (8001df0 <MX_TIM1_Init+0x16c>)
 8001d20:	f004 fdca 	bl	80068b8 <HAL_TIM_PWM_Init>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 8001d2a:	f000 fa3c 	bl	80021a6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001d32:	2300      	movs	r3, #0
 8001d34:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d36:	2300      	movs	r3, #0
 8001d38:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d3a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001d3e:	4619      	mov	r1, r3
 8001d40:	482b      	ldr	r0, [pc, #172]	@ (8001df0 <MX_TIM1_Init+0x16c>)
 8001d42:	f005 ff3b 	bl	8007bbc <HAL_TIMEx_MasterConfigSynchronization>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d001      	beq.n	8001d50 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 8001d4c:	f000 fa2b 	bl	80021a6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d50:	2360      	movs	r3, #96	@ 0x60
 8001d52:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001d54:	2300      	movs	r3, #0
 8001d56:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d60:	2300      	movs	r3, #0
 8001d62:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d64:	2300      	movs	r3, #0
 8001d66:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d6c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001d70:	2200      	movs	r2, #0
 8001d72:	4619      	mov	r1, r3
 8001d74:	481e      	ldr	r0, [pc, #120]	@ (8001df0 <MX_TIM1_Init+0x16c>)
 8001d76:	f005 f8ab 	bl	8006ed0 <HAL_TIM_PWM_ConfigChannel>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d001      	beq.n	8001d84 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8001d80:	f000 fa11 	bl	80021a6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d84:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001d88:	2208      	movs	r2, #8
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	4818      	ldr	r0, [pc, #96]	@ (8001df0 <MX_TIM1_Init+0x16c>)
 8001d8e:	f005 f89f 	bl	8006ed0 <HAL_TIM_PWM_ConfigChannel>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d001      	beq.n	8001d9c <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8001d98:	f000 fa05 	bl	80021a6 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001da0:	2300      	movs	r3, #0
 8001da2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001da4:	2300      	movs	r3, #0
 8001da6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001da8:	2300      	movs	r3, #0
 8001daa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001dac:	2300      	movs	r3, #0
 8001dae:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001db0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001db4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001db6:	2300      	movs	r3, #0
 8001db8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001dbe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001dc2:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001dcc:	1d3b      	adds	r3, r7, #4
 8001dce:	4619      	mov	r1, r3
 8001dd0:	4807      	ldr	r0, [pc, #28]	@ (8001df0 <MX_TIM1_Init+0x16c>)
 8001dd2:	f005 ff7f 	bl	8007cd4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <MX_TIM1_Init+0x15c>
  {
    Error_Handler();
 8001ddc:	f000 f9e3 	bl	80021a6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001de0:	4803      	ldr	r0, [pc, #12]	@ (8001df0 <MX_TIM1_Init+0x16c>)
 8001de2:	f000 fba1 	bl	8002528 <HAL_TIM_MspPostInit>

}
 8001de6:	bf00      	nop
 8001de8:	3768      	adds	r7, #104	@ 0x68
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	20000118 	.word	0x20000118
 8001df4:	40012c00 	.word	0x40012c00

08001df8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dfe:	1d3b      	adds	r3, r7, #4
 8001e00:	2200      	movs	r2, #0
 8001e02:	601a      	str	r2, [r3, #0]
 8001e04:	605a      	str	r2, [r3, #4]
 8001e06:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001e08:	4b15      	ldr	r3, [pc, #84]	@ (8001e60 <MX_TIM6_Init+0x68>)
 8001e0a:	4a16      	ldr	r2, [pc, #88]	@ (8001e64 <MX_TIM6_Init+0x6c>)
 8001e0c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9999;
 8001e0e:	4b14      	ldr	r3, [pc, #80]	@ (8001e60 <MX_TIM6_Init+0x68>)
 8001e10:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001e14:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e16:	4b12      	ldr	r3, [pc, #72]	@ (8001e60 <MX_TIM6_Init+0x68>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 7199;
 8001e1c:	4b10      	ldr	r3, [pc, #64]	@ (8001e60 <MX_TIM6_Init+0x68>)
 8001e1e:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001e22:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e24:	4b0e      	ldr	r3, [pc, #56]	@ (8001e60 <MX_TIM6_Init+0x68>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001e2a:	480d      	ldr	r0, [pc, #52]	@ (8001e60 <MX_TIM6_Init+0x68>)
 8001e2c:	f004 fc7c 	bl	8006728 <HAL_TIM_Base_Init>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001e36:	f000 f9b6 	bl	80021a6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001e42:	1d3b      	adds	r3, r7, #4
 8001e44:	4619      	mov	r1, r3
 8001e46:	4806      	ldr	r0, [pc, #24]	@ (8001e60 <MX_TIM6_Init+0x68>)
 8001e48:	f005 feb8 	bl	8007bbc <HAL_TIMEx_MasterConfigSynchronization>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8001e52:	f000 f9a8 	bl	80021a6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001e56:	bf00      	nop
 8001e58:	3710      	adds	r7, #16
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	20000164 	.word	0x20000164
 8001e64:	40001000 	.word	0x40001000

08001e68 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e6e:	1d3b      	adds	r3, r7, #4
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
 8001e74:	605a      	str	r2, [r3, #4]
 8001e76:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001e78:	4b14      	ldr	r3, [pc, #80]	@ (8001ecc <MX_TIM7_Init+0x64>)
 8001e7a:	4a15      	ldr	r2, [pc, #84]	@ (8001ed0 <MX_TIM7_Init+0x68>)
 8001e7c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 999;
 8001e7e:	4b13      	ldr	r3, [pc, #76]	@ (8001ecc <MX_TIM7_Init+0x64>)
 8001e80:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001e84:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e86:	4b11      	ldr	r3, [pc, #68]	@ (8001ecc <MX_TIM7_Init+0x64>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 71;
 8001e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8001ecc <MX_TIM7_Init+0x64>)
 8001e8e:	2247      	movs	r2, #71	@ 0x47
 8001e90:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e92:	4b0e      	ldr	r3, [pc, #56]	@ (8001ecc <MX_TIM7_Init+0x64>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001e98:	480c      	ldr	r0, [pc, #48]	@ (8001ecc <MX_TIM7_Init+0x64>)
 8001e9a:	f004 fc45 	bl	8006728 <HAL_TIM_Base_Init>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001ea4:	f000 f97f 	bl	80021a6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eac:	2300      	movs	r3, #0
 8001eae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001eb0:	1d3b      	adds	r3, r7, #4
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	4805      	ldr	r0, [pc, #20]	@ (8001ecc <MX_TIM7_Init+0x64>)
 8001eb6:	f005 fe81 	bl	8007bbc <HAL_TIMEx_MasterConfigSynchronization>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001ec0:	f000 f971 	bl	80021a6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001ec4:	bf00      	nop
 8001ec6:	3710      	adds	r7, #16
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	200001b0 	.word	0x200001b0
 8001ed0:	40001400 	.word	0x40001400

08001ed4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b08a      	sub	sp, #40	@ 0x28
 8001ed8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eda:	f107 0314 	add.w	r3, r7, #20
 8001ede:	2200      	movs	r2, #0
 8001ee0:	601a      	str	r2, [r3, #0]
 8001ee2:	605a      	str	r2, [r3, #4]
 8001ee4:	609a      	str	r2, [r3, #8]
 8001ee6:	60da      	str	r2, [r3, #12]
 8001ee8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eea:	4b77      	ldr	r3, [pc, #476]	@ (80020c8 <MX_GPIO_Init+0x1f4>)
 8001eec:	695b      	ldr	r3, [r3, #20]
 8001eee:	4a76      	ldr	r2, [pc, #472]	@ (80020c8 <MX_GPIO_Init+0x1f4>)
 8001ef0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001ef4:	6153      	str	r3, [r2, #20]
 8001ef6:	4b74      	ldr	r3, [pc, #464]	@ (80020c8 <MX_GPIO_Init+0x1f4>)
 8001ef8:	695b      	ldr	r3, [r3, #20]
 8001efa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001efe:	613b      	str	r3, [r7, #16]
 8001f00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f02:	4b71      	ldr	r3, [pc, #452]	@ (80020c8 <MX_GPIO_Init+0x1f4>)
 8001f04:	695b      	ldr	r3, [r3, #20]
 8001f06:	4a70      	ldr	r2, [pc, #448]	@ (80020c8 <MX_GPIO_Init+0x1f4>)
 8001f08:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001f0c:	6153      	str	r3, [r2, #20]
 8001f0e:	4b6e      	ldr	r3, [pc, #440]	@ (80020c8 <MX_GPIO_Init+0x1f4>)
 8001f10:	695b      	ldr	r3, [r3, #20]
 8001f12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f16:	60fb      	str	r3, [r7, #12]
 8001f18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f1a:	4b6b      	ldr	r3, [pc, #428]	@ (80020c8 <MX_GPIO_Init+0x1f4>)
 8001f1c:	695b      	ldr	r3, [r3, #20]
 8001f1e:	4a6a      	ldr	r2, [pc, #424]	@ (80020c8 <MX_GPIO_Init+0x1f4>)
 8001f20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f24:	6153      	str	r3, [r2, #20]
 8001f26:	4b68      	ldr	r3, [pc, #416]	@ (80020c8 <MX_GPIO_Init+0x1f4>)
 8001f28:	695b      	ldr	r3, [r3, #20]
 8001f2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f2e:	60bb      	str	r3, [r7, #8]
 8001f30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f32:	4b65      	ldr	r3, [pc, #404]	@ (80020c8 <MX_GPIO_Init+0x1f4>)
 8001f34:	695b      	ldr	r3, [r3, #20]
 8001f36:	4a64      	ldr	r2, [pc, #400]	@ (80020c8 <MX_GPIO_Init+0x1f4>)
 8001f38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f3c:	6153      	str	r3, [r2, #20]
 8001f3e:	4b62      	ldr	r3, [pc, #392]	@ (80020c8 <MX_GPIO_Init+0x1f4>)
 8001f40:	695b      	ldr	r3, [r3, #20]
 8001f42:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f46:	607b      	str	r3, [r7, #4]
 8001f48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f4a:	4b5f      	ldr	r3, [pc, #380]	@ (80020c8 <MX_GPIO_Init+0x1f4>)
 8001f4c:	695b      	ldr	r3, [r3, #20]
 8001f4e:	4a5e      	ldr	r2, [pc, #376]	@ (80020c8 <MX_GPIO_Init+0x1f4>)
 8001f50:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001f54:	6153      	str	r3, [r2, #20]
 8001f56:	4b5c      	ldr	r3, [pc, #368]	@ (80020c8 <MX_GPIO_Init+0x1f4>)
 8001f58:	695b      	ldr	r3, [r3, #20]
 8001f5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f5e:	603b      	str	r3, [r7, #0]
 8001f60:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SRCLK_Pin|COILA_Pin|Control_RW_Pin|COILC_Pin
 8001f62:	2200      	movs	r2, #0
 8001f64:	f640 71e1 	movw	r1, #4065	@ 0xfe1
 8001f68:	4858      	ldr	r0, [pc, #352]	@ (80020cc <MX_GPIO_Init+0x1f8>)
 8001f6a:	f002 fa31 	bl	80043d0 <HAL_GPIO_WritePin>
                          |Data_D4_Pin|Data_D5_Pin|Data_D6_Pin|Data_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|COILB_Pin|Control_RS_Pin, GPIO_PIN_RESET);
 8001f6e:	2200      	movs	r2, #0
 8001f70:	f249 0120 	movw	r1, #36896	@ 0x9020
 8001f74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f78:	f002 fa2a 	bl	80043d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, COILD_Pin|LED_D1_Pin|SER_Data_IN_Pin|LED_D2_Pin
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	f248 41bc 	movw	r1, #33980	@ 0x84bc
 8001f82:	4853      	ldr	r0, [pc, #332]	@ (80020d0 <MX_GPIO_Init+0x1fc>)
 8001f84:	f002 fa24 	bl	80043d0 <HAL_GPIO_WritePin>
                          |LED_D2B4_Pin|LED_D3_Pin|RCLK_Latch_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Control_E_GPIO_Port, Control_E_Pin, GPIO_PIN_RESET);
 8001f88:	2200      	movs	r2, #0
 8001f8a:	2104      	movs	r1, #4
 8001f8c:	4851      	ldr	r0, [pc, #324]	@ (80020d4 <MX_GPIO_Init+0x200>)
 8001f8e:	f002 fa1f 	bl	80043d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001f92:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001f98:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001f9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001fa2:	f107 0314 	add.w	r3, r7, #20
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	4848      	ldr	r0, [pc, #288]	@ (80020cc <MX_GPIO_Init+0x1f8>)
 8001faa:	f002 f86f 	bl	800408c <HAL_GPIO_Init>

  /*Configure GPIO pins : SRCLK_Pin COILA_Pin Control_RW_Pin COILC_Pin
                           Data_D4_Pin Data_D5_Pin Data_D6_Pin Data_D7_Pin */
  GPIO_InitStruct.Pin = SRCLK_Pin|COILA_Pin|Control_RW_Pin|COILC_Pin
 8001fae:	f640 73e1 	movw	r3, #4065	@ 0xfe1
 8001fb2:	617b      	str	r3, [r7, #20]
                          |Data_D4_Pin|Data_D5_Pin|Data_D6_Pin|Data_D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fc0:	f107 0314 	add.w	r3, r7, #20
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	4841      	ldr	r0, [pc, #260]	@ (80020cc <MX_GPIO_Init+0x1f8>)
 8001fc8:	f002 f860 	bl	800408c <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW2_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 8001fcc:	2312      	movs	r3, #18
 8001fce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001fd0:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001fd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fda:	f107 0314 	add.w	r3, r7, #20
 8001fde:	4619      	mov	r1, r3
 8001fe0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fe4:	f002 f852 	bl	800408c <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001fe8:	230c      	movs	r3, #12
 8001fea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fec:	2302      	movs	r3, #2
 8001fee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ff8:	2307      	movs	r3, #7
 8001ffa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ffc:	f107 0314 	add.w	r3, r7, #20
 8002000:	4619      	mov	r1, r3
 8002002:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002006:	f002 f841 	bl	800408c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin COILB_Pin Control_RS_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|COILB_Pin|Control_RS_Pin;
 800200a:	f249 0320 	movw	r3, #36896	@ 0x9020
 800200e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002010:	2301      	movs	r3, #1
 8002012:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002014:	2300      	movs	r3, #0
 8002016:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002018:	2300      	movs	r3, #0
 800201a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800201c:	f107 0314 	add.w	r3, r7, #20
 8002020:	4619      	mov	r1, r3
 8002022:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002026:	f002 f831 	bl	800408c <HAL_GPIO_Init>

  /*Configure GPIO pin : SW3_Pin */
  GPIO_InitStruct.Pin = SW3_Pin;
 800202a:	2301      	movs	r3, #1
 800202c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800202e:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8002032:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002034:	2300      	movs	r3, #0
 8002036:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW3_GPIO_Port, &GPIO_InitStruct);
 8002038:	f107 0314 	add.w	r3, r7, #20
 800203c:	4619      	mov	r1, r3
 800203e:	4824      	ldr	r0, [pc, #144]	@ (80020d0 <MX_GPIO_Init+0x1fc>)
 8002040:	f002 f824 	bl	800408c <HAL_GPIO_Init>

  /*Configure GPIO pins : COILD_Pin LED_D1_Pin SER_Data_IN_Pin LED_D2_Pin
                           LED_D2B4_Pin LED_D3_Pin RCLK_Latch_Pin */
  GPIO_InitStruct.Pin = COILD_Pin|LED_D1_Pin|SER_Data_IN_Pin|LED_D2_Pin
 8002044:	f248 43bc 	movw	r3, #33980	@ 0x84bc
 8002048:	617b      	str	r3, [r7, #20]
                          |LED_D2B4_Pin|LED_D3_Pin|RCLK_Latch_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800204a:	2301      	movs	r3, #1
 800204c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204e:	2300      	movs	r3, #0
 8002050:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002052:	2300      	movs	r3, #0
 8002054:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002056:	f107 0314 	add.w	r3, r7, #20
 800205a:	4619      	mov	r1, r3
 800205c:	481c      	ldr	r0, [pc, #112]	@ (80020d0 <MX_GPIO_Init+0x1fc>)
 800205e:	f002 f815 	bl	800408c <HAL_GPIO_Init>

  /*Configure GPIO pin : Control_E_Pin */
  GPIO_InitStruct.Pin = Control_E_Pin;
 8002062:	2304      	movs	r3, #4
 8002064:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002066:	2301      	movs	r3, #1
 8002068:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206a:	2300      	movs	r3, #0
 800206c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800206e:	2300      	movs	r3, #0
 8002070:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Control_E_GPIO_Port, &GPIO_InitStruct);
 8002072:	f107 0314 	add.w	r3, r7, #20
 8002076:	4619      	mov	r1, r3
 8002078:	4816      	ldr	r0, [pc, #88]	@ (80020d4 <MX_GPIO_Init+0x200>)
 800207a:	f002 f807 	bl	800408c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800207e:	2200      	movs	r2, #0
 8002080:	2100      	movs	r1, #0
 8002082:	2006      	movs	r0, #6
 8002084:	f001 ffcb 	bl	800401e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002088:	2006      	movs	r0, #6
 800208a:	f001 ffe4 	bl	8004056 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800208e:	2200      	movs	r2, #0
 8002090:	2100      	movs	r1, #0
 8002092:	2007      	movs	r0, #7
 8002094:	f001 ffc3 	bl	800401e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002098:	2007      	movs	r0, #7
 800209a:	f001 ffdc 	bl	8004056 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800209e:	2200      	movs	r2, #0
 80020a0:	2100      	movs	r1, #0
 80020a2:	200a      	movs	r0, #10
 80020a4:	f001 ffbb 	bl	800401e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80020a8:	200a      	movs	r0, #10
 80020aa:	f001 ffd4 	bl	8004056 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80020ae:	2200      	movs	r2, #0
 80020b0:	2100      	movs	r1, #0
 80020b2:	2028      	movs	r0, #40	@ 0x28
 80020b4:	f001 ffb3 	bl	800401e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80020b8:	2028      	movs	r0, #40	@ 0x28
 80020ba:	f001 ffcc 	bl	8004056 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80020be:	bf00      	nop
 80020c0:	3728      	adds	r7, #40	@ 0x28
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	40021000 	.word	0x40021000
 80020cc:	48000800 	.word	0x48000800
 80020d0:	48000400 	.word	0x48000400
 80020d4:	48000c00 	.word	0x48000c00

080020d8 <system_clock_setup>:
//    if (s_duty > 100.f)  s_duty = 100.f;
//
//    return (uint8_t)(s_duty + 0.5f); //  0..100
//}

void system_clock_setup() {
 80020d8:	b580      	push	{r7, lr}
 80020da:	b0a6      	sub	sp, #152	@ 0x98
 80020dc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020de:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80020e2:	2228      	movs	r2, #40	@ 0x28
 80020e4:	2100      	movs	r1, #0
 80020e6:	4618      	mov	r0, r3
 80020e8:	f005 fef0 	bl	8007ecc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020ec:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80020f0:	2200      	movs	r2, #0
 80020f2:	601a      	str	r2, [r3, #0]
 80020f4:	605a      	str	r2, [r3, #4]
 80020f6:	609a      	str	r2, [r3, #8]
 80020f8:	60da      	str	r2, [r3, #12]
 80020fa:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020fc:	1d3b      	adds	r3, r7, #4
 80020fe:	2258      	movs	r2, #88	@ 0x58
 8002100:	2100      	movs	r1, #0
 8002102:	4618      	mov	r0, r3
 8002104:	f005 fee2 	bl	8007ecc <memset>
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002108:	2306      	movs	r3, #6
 800210a:	673b      	str	r3, [r7, #112]	@ 0x70
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800210c:	2301      	movs	r3, #1
 800210e:	67fb      	str	r3, [r7, #124]	@ 0x7c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002110:	2310      	movs	r3, #16
 8002112:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002116:	2301      	movs	r3, #1
 8002118:	67bb      	str	r3, [r7, #120]	@ 0x78
	RCC_OscInitStruct.LSIState = RCC_LSI_OFF;
 800211a:	2300      	movs	r3, #0
 800211c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002120:	2302      	movs	r3, #2
 8002122:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002126:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800212a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800212e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8002132:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8002136:	2300      	movs	r3, #0
 8002138:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800213c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8002140:	4618      	mov	r0, r3
 8002142:	f002 f975 	bl	8004430 <HAL_RCC_OscConfig>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d001      	beq.n	8002150 <system_clock_setup+0x78>
	{
	Error_Handler();
 800214c:	f000 f82b 	bl	80021a6 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002150:	230f      	movs	r3, #15
 8002152:	65fb      	str	r3, [r7, #92]	@ 0x5c
							  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002154:	2302      	movs	r3, #2
 8002156:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002158:	2300      	movs	r3, #0
 800215a:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800215c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002160:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002162:	2300      	movs	r3, #0
 8002164:	66fb      	str	r3, [r7, #108]	@ 0x6c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002166:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800216a:	2101      	movs	r1, #1
 800216c:	4618      	mov	r0, r3
 800216e:	f003 f983 	bl	8005478 <HAL_RCC_ClockConfig>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d001      	beq.n	800217c <system_clock_setup+0xa4>
	{
	Error_Handler();
 8002178:	f000 f815 	bl	80021a6 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_TIM1;
 800217c:	f44f 3388 	mov.w	r3, #69632	@ 0x11000
 8002180:	607b      	str	r3, [r7, #4]
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002182:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002186:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8002188:	2300      	movs	r3, #0
 800218a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800218c:	1d3b      	adds	r3, r7, #4
 800218e:	4618      	mov	r0, r3
 8002190:	f003 fb34 	bl	80057fc <HAL_RCCEx_PeriphCLKConfig>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <system_clock_setup+0xc6>
	{
	Error_Handler();
 800219a:	f000 f804 	bl	80021a6 <Error_Handler>
	}
}
 800219e:	bf00      	nop
 80021a0:	3798      	adds	r7, #152	@ 0x98
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}

080021a6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021a6:	b480      	push	{r7}
 80021a8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021aa:	b672      	cpsid	i
}
 80021ac:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021ae:	bf00      	nop
 80021b0:	e7fd      	b.n	80021ae <Error_Handler+0x8>
	...

080021b4 <settingsPage>:

extern bool enable_sound;
extern bool enable_vibration;
extern volatile bool flash;

void settingsPage() {
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
	LCD_SendCmd(LCD_CLEAR_DISPLAY);
 80021b8:	2001      	movs	r0, #1
 80021ba:	f7fe fd0b 	bl	8000bd4 <LCD_SendCmd>

	LCD_SendStr("SOUND:");
 80021be:	4816      	ldr	r0, [pc, #88]	@ (8002218 <settingsPage+0x64>)
 80021c0:	f7fe fd44 	bl	8000c4c <LCD_SendStr>
	LCD_SendStr(enable_sound ? "ON " : "OFF");
 80021c4:	4b15      	ldr	r3, [pc, #84]	@ (800221c <settingsPage+0x68>)
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <settingsPage+0x1c>
 80021cc:	4b14      	ldr	r3, [pc, #80]	@ (8002220 <settingsPage+0x6c>)
 80021ce:	e000      	b.n	80021d2 <settingsPage+0x1e>
 80021d0:	4b14      	ldr	r3, [pc, #80]	@ (8002224 <settingsPage+0x70>)
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7fe fd3a 	bl	8000c4c <LCD_SendStr>


	LCD_SendCmd(LCD_SECOND_LINE); // Move to second line
 80021d8:	20c0      	movs	r0, #192	@ 0xc0
 80021da:	f7fe fcfb 	bl	8000bd4 <LCD_SendCmd>

	LCD_SendStr("HAPT:");
 80021de:	4812      	ldr	r0, [pc, #72]	@ (8002228 <settingsPage+0x74>)
 80021e0:	f7fe fd34 	bl	8000c4c <LCD_SendStr>
	LCD_SendStr(enable_vibration ? "ON" : "OF");
 80021e4:	4b11      	ldr	r3, [pc, #68]	@ (800222c <settingsPage+0x78>)
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <settingsPage+0x3c>
 80021ec:	4b10      	ldr	r3, [pc, #64]	@ (8002230 <settingsPage+0x7c>)
 80021ee:	e000      	b.n	80021f2 <settingsPage+0x3e>
 80021f0:	4b10      	ldr	r3, [pc, #64]	@ (8002234 <settingsPage+0x80>)
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7fe fd2a 	bl	8000c4c <LCD_SendStr>

	LCD_SendStr("|FLASH:");
 80021f8:	480f      	ldr	r0, [pc, #60]	@ (8002238 <settingsPage+0x84>)
 80021fa:	f7fe fd27 	bl	8000c4c <LCD_SendStr>
	LCD_SendStr(flash ? "ON" : "OFF");
 80021fe:	4b0f      	ldr	r3, [pc, #60]	@ (800223c <settingsPage+0x88>)
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	b2db      	uxtb	r3, r3
 8002204:	2b00      	cmp	r3, #0
 8002206:	d001      	beq.n	800220c <settingsPage+0x58>
 8002208:	4b09      	ldr	r3, [pc, #36]	@ (8002230 <settingsPage+0x7c>)
 800220a:	e000      	b.n	800220e <settingsPage+0x5a>
 800220c:	4b05      	ldr	r3, [pc, #20]	@ (8002224 <settingsPage+0x70>)
 800220e:	4618      	mov	r0, r3
 8002210:	f7fe fd1c 	bl	8000c4c <LCD_SendStr>
}
 8002214:	bf00      	nop
 8002216:	bd80      	pop	{r7, pc}
 8002218:	0800889c 	.word	0x0800889c
 800221c:	20000008 	.word	0x20000008
 8002220:	080088a4 	.word	0x080088a4
 8002224:	080088a8 	.word	0x080088a8
 8002228:	080088ac 	.word	0x080088ac
 800222c:	20000009 	.word	0x20000009
 8002230:	080088b4 	.word	0x080088b4
 8002234:	080088b8 	.word	0x080088b8
 8002238:	080088bc 	.word	0x080088bc
 800223c:	20000245 	.word	0x20000245

08002240 <switchLedBar>:
 * Flashlight feature control
 *
 * */

/* switch D5D20 */
static void switchLedBar(uint16_t value) {
 8002240:	b580      	push	{r7, lr}
 8002242:	b084      	sub	sp, #16
 8002244:	af00      	add	r7, sp, #0
 8002246:	4603      	mov	r3, r0
 8002248:	80fb      	strh	r3, [r7, #6]
    for (int i = 15; i >= 0; --i) {
 800224a:	230f      	movs	r3, #15
 800224c:	60fb      	str	r3, [r7, #12]
 800224e:	e01b      	b.n	8002288 <switchLedBar+0x48>
        GPIO_PinState bit = (value & (1U << i)) ? GPIO_PIN_SET : GPIO_PIN_RESET;
 8002250:	88fa      	ldrh	r2, [r7, #6]
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	fa22 f303 	lsr.w	r3, r2, r3
 8002258:	b2db      	uxtb	r3, r3
 800225a:	f003 0301 	and.w	r3, r3, #1
 800225e:	72fb      	strb	r3, [r7, #11]
        HAL_GPIO_WritePin(SER_Data_IN_GPIO_Port, SER_Data_IN_Pin, bit);
 8002260:	7afb      	ldrb	r3, [r7, #11]
 8002262:	461a      	mov	r2, r3
 8002264:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002268:	4810      	ldr	r0, [pc, #64]	@ (80022ac <switchLedBar+0x6c>)
 800226a:	f002 f8b1 	bl	80043d0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(SRCLK_GPIO_Port, SRCLK_Pin, GPIO_PIN_SET);
 800226e:	2201      	movs	r2, #1
 8002270:	2101      	movs	r1, #1
 8002272:	480f      	ldr	r0, [pc, #60]	@ (80022b0 <switchLedBar+0x70>)
 8002274:	f002 f8ac 	bl	80043d0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(SRCLK_GPIO_Port, SRCLK_Pin, GPIO_PIN_RESET);
 8002278:	2200      	movs	r2, #0
 800227a:	2101      	movs	r1, #1
 800227c:	480c      	ldr	r0, [pc, #48]	@ (80022b0 <switchLedBar+0x70>)
 800227e:	f002 f8a7 	bl	80043d0 <HAL_GPIO_WritePin>
    for (int i = 15; i >= 0; --i) {
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	3b01      	subs	r3, #1
 8002286:	60fb      	str	r3, [r7, #12]
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2b00      	cmp	r3, #0
 800228c:	dae0      	bge.n	8002250 <switchLedBar+0x10>
    }
    HAL_GPIO_WritePin(RCLK_Latch_GPIO_Port, RCLK_Latch_Pin, GPIO_PIN_SET);
 800228e:	2201      	movs	r2, #1
 8002290:	2180      	movs	r1, #128	@ 0x80
 8002292:	4806      	ldr	r0, [pc, #24]	@ (80022ac <switchLedBar+0x6c>)
 8002294:	f002 f89c 	bl	80043d0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RCLK_Latch_GPIO_Port, RCLK_Latch_Pin, GPIO_PIN_RESET);
 8002298:	2200      	movs	r2, #0
 800229a:	2180      	movs	r1, #128	@ 0x80
 800229c:	4803      	ldr	r0, [pc, #12]	@ (80022ac <switchLedBar+0x6c>)
 800229e:	f002 f897 	bl	80043d0 <HAL_GPIO_WritePin>
}
 80022a2:	bf00      	nop
 80022a4:	3710      	adds	r7, #16
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	48000400 	.word	0x48000400
 80022b0:	48000800 	.word	0x48000800

080022b4 <flash_on>:

void flash_on(void) {
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
    /* Direct LEDs D1D4 + LD2 */
    HAL_GPIO_WritePin(LED_D1_GPIO_Port,   LED_D1_Pin,   GPIO_PIN_SET);
 80022b8:	2201      	movs	r2, #1
 80022ba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80022be:	480f      	ldr	r0, [pc, #60]	@ (80022fc <flash_on+0x48>)
 80022c0:	f002 f886 	bl	80043d0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_D2_GPIO_Port,   LED_D2_Pin,   GPIO_PIN_SET);
 80022c4:	2201      	movs	r2, #1
 80022c6:	2108      	movs	r1, #8
 80022c8:	480c      	ldr	r0, [pc, #48]	@ (80022fc <flash_on+0x48>)
 80022ca:	f002 f881 	bl	80043d0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_D3_GPIO_Port,   LED_D3_Pin,   GPIO_PIN_SET);
 80022ce:	2201      	movs	r2, #1
 80022d0:	2120      	movs	r1, #32
 80022d2:	480a      	ldr	r0, [pc, #40]	@ (80022fc <flash_on+0x48>)
 80022d4:	f002 f87c 	bl	80043d0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_D2B4_GPIO_Port, LED_D2B4_Pin, GPIO_PIN_SET); // D4 on this board
 80022d8:	2201      	movs	r2, #1
 80022da:	2110      	movs	r1, #16
 80022dc:	4807      	ldr	r0, [pc, #28]	@ (80022fc <flash_on+0x48>)
 80022de:	f002 f877 	bl	80043d0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LD2_GPIO_Port,      LD2_Pin,      GPIO_PIN_SET);
 80022e2:	2201      	movs	r2, #1
 80022e4:	2120      	movs	r1, #32
 80022e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022ea:	f002 f871 	bl	80043d0 <HAL_GPIO_WritePin>

    // led bar (D5D20) all ON
    switchLedBar(0xFFFF);
 80022ee:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80022f2:	f7ff ffa5 	bl	8002240 <switchLedBar>
}
 80022f6:	bf00      	nop
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	48000400 	.word	0x48000400

08002300 <flash_off>:

void flash_off(void) {
 8002300:	b580      	push	{r7, lr}
 8002302:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_D1_GPIO_Port,   LED_D1_Pin,   GPIO_PIN_RESET);
 8002304:	2200      	movs	r2, #0
 8002306:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800230a:	480e      	ldr	r0, [pc, #56]	@ (8002344 <flash_off+0x44>)
 800230c:	f002 f860 	bl	80043d0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_D2_GPIO_Port,   LED_D2_Pin,   GPIO_PIN_RESET);
 8002310:	2200      	movs	r2, #0
 8002312:	2108      	movs	r1, #8
 8002314:	480b      	ldr	r0, [pc, #44]	@ (8002344 <flash_off+0x44>)
 8002316:	f002 f85b 	bl	80043d0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_D3_GPIO_Port,   LED_D3_Pin,   GPIO_PIN_RESET);
 800231a:	2200      	movs	r2, #0
 800231c:	2120      	movs	r1, #32
 800231e:	4809      	ldr	r0, [pc, #36]	@ (8002344 <flash_off+0x44>)
 8002320:	f002 f856 	bl	80043d0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_D2B4_GPIO_Port, LED_D2B4_Pin, GPIO_PIN_RESET);
 8002324:	2200      	movs	r2, #0
 8002326:	2110      	movs	r1, #16
 8002328:	4806      	ldr	r0, [pc, #24]	@ (8002344 <flash_off+0x44>)
 800232a:	f002 f851 	bl	80043d0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LD2_GPIO_Port,      LD2_Pin,      GPIO_PIN_RESET);
 800232e:	2200      	movs	r2, #0
 8002330:	2120      	movs	r1, #32
 8002332:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002336:	f002 f84b 	bl	80043d0 <HAL_GPIO_WritePin>

    // D5D20 all OFF
    switchLedBar(0x0000);
 800233a:	2000      	movs	r0, #0
 800233c:	f7ff ff80 	bl	8002240 <switchLedBar>
}
 8002340:	bf00      	nop
 8002342:	bd80      	pop	{r7, pc}
 8002344:	48000400 	.word	0x48000400

08002348 <flash_state>:

/* Apply current state of flash */
void flash_state(void) {
 8002348:	b580      	push	{r7, lr}
 800234a:	af00      	add	r7, sp, #0
    if (flash) flash_on(); else flash_off();
 800234c:	4b05      	ldr	r3, [pc, #20]	@ (8002364 <flash_state+0x1c>)
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	b2db      	uxtb	r3, r3
 8002352:	2b00      	cmp	r3, #0
 8002354:	d002      	beq.n	800235c <flash_state+0x14>
 8002356:	f7ff ffad 	bl	80022b4 <flash_on>
}
 800235a:	e001      	b.n	8002360 <flash_state+0x18>
    if (flash) flash_on(); else flash_off();
 800235c:	f7ff ffd0 	bl	8002300 <flash_off>
}
 8002360:	bf00      	nop
 8002362:	bd80      	pop	{r7, pc}
 8002364:	20000245 	.word	0x20000245

08002368 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800236e:	4b0f      	ldr	r3, [pc, #60]	@ (80023ac <HAL_MspInit+0x44>)
 8002370:	699b      	ldr	r3, [r3, #24]
 8002372:	4a0e      	ldr	r2, [pc, #56]	@ (80023ac <HAL_MspInit+0x44>)
 8002374:	f043 0301 	orr.w	r3, r3, #1
 8002378:	6193      	str	r3, [r2, #24]
 800237a:	4b0c      	ldr	r3, [pc, #48]	@ (80023ac <HAL_MspInit+0x44>)
 800237c:	699b      	ldr	r3, [r3, #24]
 800237e:	f003 0301 	and.w	r3, r3, #1
 8002382:	607b      	str	r3, [r7, #4]
 8002384:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002386:	4b09      	ldr	r3, [pc, #36]	@ (80023ac <HAL_MspInit+0x44>)
 8002388:	69db      	ldr	r3, [r3, #28]
 800238a:	4a08      	ldr	r2, [pc, #32]	@ (80023ac <HAL_MspInit+0x44>)
 800238c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002390:	61d3      	str	r3, [r2, #28]
 8002392:	4b06      	ldr	r3, [pc, #24]	@ (80023ac <HAL_MspInit+0x44>)
 8002394:	69db      	ldr	r3, [r3, #28]
 8002396:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800239a:	603b      	str	r3, [r7, #0]
 800239c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800239e:	2007      	movs	r0, #7
 80023a0:	f001 fe32 	bl	8004008 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023a4:	bf00      	nop
 80023a6:	3708      	adds	r7, #8
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	40021000 	.word	0x40021000

080023b0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b08a      	sub	sp, #40	@ 0x28
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023b8:	f107 0314 	add.w	r3, r7, #20
 80023bc:	2200      	movs	r2, #0
 80023be:	601a      	str	r2, [r3, #0]
 80023c0:	605a      	str	r2, [r3, #4]
 80023c2:	609a      	str	r2, [r3, #8]
 80023c4:	60da      	str	r2, [r3, #12]
 80023c6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a15      	ldr	r2, [pc, #84]	@ (8002424 <HAL_ADC_MspInit+0x74>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d123      	bne.n	800241a <HAL_ADC_MspInit+0x6a>
  {
    /* USER CODE BEGIN ADC2_MspInit 0 */

    /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80023d2:	4b15      	ldr	r3, [pc, #84]	@ (8002428 <HAL_ADC_MspInit+0x78>)
 80023d4:	695b      	ldr	r3, [r3, #20]
 80023d6:	4a14      	ldr	r2, [pc, #80]	@ (8002428 <HAL_ADC_MspInit+0x78>)
 80023d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023dc:	6153      	str	r3, [r2, #20]
 80023de:	4b12      	ldr	r3, [pc, #72]	@ (8002428 <HAL_ADC_MspInit+0x78>)
 80023e0:	695b      	ldr	r3, [r3, #20]
 80023e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023e6:	613b      	str	r3, [r7, #16]
 80023e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002428 <HAL_ADC_MspInit+0x78>)
 80023ec:	695b      	ldr	r3, [r3, #20]
 80023ee:	4a0e      	ldr	r2, [pc, #56]	@ (8002428 <HAL_ADC_MspInit+0x78>)
 80023f0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80023f4:	6153      	str	r3, [r2, #20]
 80023f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002428 <HAL_ADC_MspInit+0x78>)
 80023f8:	695b      	ldr	r3, [r3, #20]
 80023fa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80023fe:	60fb      	str	r3, [r7, #12]
 8002400:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PC4     ------> ADC2_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002402:	2310      	movs	r3, #16
 8002404:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002406:	2303      	movs	r3, #3
 8002408:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240a:	2300      	movs	r3, #0
 800240c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800240e:	f107 0314 	add.w	r3, r7, #20
 8002412:	4619      	mov	r1, r3
 8002414:	4805      	ldr	r0, [pc, #20]	@ (800242c <HAL_ADC_MspInit+0x7c>)
 8002416:	f001 fe39 	bl	800408c <HAL_GPIO_Init>

    /* USER CODE END ADC2_MspInit 1 */

  }

}
 800241a:	bf00      	nop
 800241c:	3728      	adds	r7, #40	@ 0x28
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	50000100 	.word	0x50000100
 8002428:	40021000 	.word	0x40021000
 800242c:	48000800 	.word	0x48000800

08002430 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002430:	b480      	push	{r7}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a0d      	ldr	r2, [pc, #52]	@ (8002474 <HAL_RTC_MspInit+0x44>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d111      	bne.n	8002466 <HAL_RTC_MspInit+0x36>
 8002442:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002446:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	fa93 f3a3 	rbit	r3, r3
 800244e:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002450:	68bb      	ldr	r3, [r7, #8]
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002452:	fab3 f383 	clz	r3, r3
 8002456:	b2db      	uxtb	r3, r3
 8002458:	461a      	mov	r2, r3
 800245a:	4b07      	ldr	r3, [pc, #28]	@ (8002478 <HAL_RTC_MspInit+0x48>)
 800245c:	4413      	add	r3, r2
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	461a      	mov	r2, r3
 8002462:	2301      	movs	r3, #1
 8002464:	6013      	str	r3, [r2, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8002466:	bf00      	nop
 8002468:	3714      	adds	r7, #20
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop
 8002474:	40002800 	.word	0x40002800
 8002478:	10908100 	.word	0x10908100

0800247c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b086      	sub	sp, #24
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a23      	ldr	r2, [pc, #140]	@ (8002518 <HAL_TIM_Base_MspInit+0x9c>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d10c      	bne.n	80024a8 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800248e:	4b23      	ldr	r3, [pc, #140]	@ (800251c <HAL_TIM_Base_MspInit+0xa0>)
 8002490:	699b      	ldr	r3, [r3, #24]
 8002492:	4a22      	ldr	r2, [pc, #136]	@ (800251c <HAL_TIM_Base_MspInit+0xa0>)
 8002494:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002498:	6193      	str	r3, [r2, #24]
 800249a:	4b20      	ldr	r3, [pc, #128]	@ (800251c <HAL_TIM_Base_MspInit+0xa0>)
 800249c:	699b      	ldr	r3, [r3, #24]
 800249e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80024a2:	617b      	str	r3, [r7, #20]
 80024a4:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM7_MspInit 1 */

    /* USER CODE END TIM7_MspInit 1 */
  }

}
 80024a6:	e032      	b.n	800250e <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM6)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a1c      	ldr	r2, [pc, #112]	@ (8002520 <HAL_TIM_Base_MspInit+0xa4>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d114      	bne.n	80024dc <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80024b2:	4b1a      	ldr	r3, [pc, #104]	@ (800251c <HAL_TIM_Base_MspInit+0xa0>)
 80024b4:	69db      	ldr	r3, [r3, #28]
 80024b6:	4a19      	ldr	r2, [pc, #100]	@ (800251c <HAL_TIM_Base_MspInit+0xa0>)
 80024b8:	f043 0310 	orr.w	r3, r3, #16
 80024bc:	61d3      	str	r3, [r2, #28]
 80024be:	4b17      	ldr	r3, [pc, #92]	@ (800251c <HAL_TIM_Base_MspInit+0xa0>)
 80024c0:	69db      	ldr	r3, [r3, #28]
 80024c2:	f003 0310 	and.w	r3, r3, #16
 80024c6:	613b      	str	r3, [r7, #16]
 80024c8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80024ca:	2200      	movs	r2, #0
 80024cc:	2100      	movs	r1, #0
 80024ce:	2036      	movs	r0, #54	@ 0x36
 80024d0:	f001 fda5 	bl	800401e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80024d4:	2036      	movs	r0, #54	@ 0x36
 80024d6:	f001 fdbe 	bl	8004056 <HAL_NVIC_EnableIRQ>
}
 80024da:	e018      	b.n	800250e <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM7)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a10      	ldr	r2, [pc, #64]	@ (8002524 <HAL_TIM_Base_MspInit+0xa8>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d113      	bne.n	800250e <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80024e6:	4b0d      	ldr	r3, [pc, #52]	@ (800251c <HAL_TIM_Base_MspInit+0xa0>)
 80024e8:	69db      	ldr	r3, [r3, #28]
 80024ea:	4a0c      	ldr	r2, [pc, #48]	@ (800251c <HAL_TIM_Base_MspInit+0xa0>)
 80024ec:	f043 0320 	orr.w	r3, r3, #32
 80024f0:	61d3      	str	r3, [r2, #28]
 80024f2:	4b0a      	ldr	r3, [pc, #40]	@ (800251c <HAL_TIM_Base_MspInit+0xa0>)
 80024f4:	69db      	ldr	r3, [r3, #28]
 80024f6:	f003 0320 	and.w	r3, r3, #32
 80024fa:	60fb      	str	r3, [r7, #12]
 80024fc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80024fe:	2200      	movs	r2, #0
 8002500:	2100      	movs	r1, #0
 8002502:	2037      	movs	r0, #55	@ 0x37
 8002504:	f001 fd8b 	bl	800401e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002508:	2037      	movs	r0, #55	@ 0x37
 800250a:	f001 fda4 	bl	8004056 <HAL_NVIC_EnableIRQ>
}
 800250e:	bf00      	nop
 8002510:	3718      	adds	r7, #24
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	40012c00 	.word	0x40012c00
 800251c:	40021000 	.word	0x40021000
 8002520:	40001000 	.word	0x40001000
 8002524:	40001400 	.word	0x40001400

08002528 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b088      	sub	sp, #32
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002530:	f107 030c 	add.w	r3, r7, #12
 8002534:	2200      	movs	r2, #0
 8002536:	601a      	str	r2, [r3, #0]
 8002538:	605a      	str	r2, [r3, #4]
 800253a:	609a      	str	r2, [r3, #8]
 800253c:	60da      	str	r2, [r3, #12]
 800253e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a11      	ldr	r2, [pc, #68]	@ (800258c <HAL_TIM_MspPostInit+0x64>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d11b      	bne.n	8002582 <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800254a:	4b11      	ldr	r3, [pc, #68]	@ (8002590 <HAL_TIM_MspPostInit+0x68>)
 800254c:	695b      	ldr	r3, [r3, #20]
 800254e:	4a10      	ldr	r2, [pc, #64]	@ (8002590 <HAL_TIM_MspPostInit+0x68>)
 8002550:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002554:	6153      	str	r3, [r2, #20]
 8002556:	4b0e      	ldr	r3, [pc, #56]	@ (8002590 <HAL_TIM_MspPostInit+0x68>)
 8002558:	695b      	ldr	r3, [r3, #20]
 800255a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800255e:	60bb      	str	r3, [r7, #8]
 8002560:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PC2     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002562:	2304      	movs	r3, #4
 8002564:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002566:	2302      	movs	r3, #2
 8002568:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800256a:	2300      	movs	r3, #0
 800256c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800256e:	2300      	movs	r3, #0
 8002570:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002572:	2302      	movs	r3, #2
 8002574:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002576:	f107 030c 	add.w	r3, r7, #12
 800257a:	4619      	mov	r1, r3
 800257c:	4805      	ldr	r0, [pc, #20]	@ (8002594 <HAL_TIM_MspPostInit+0x6c>)
 800257e:	f001 fd85 	bl	800408c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002582:	bf00      	nop
 8002584:	3720      	adds	r7, #32
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	40012c00 	.word	0x40012c00
 8002590:	40021000 	.word	0x40021000
 8002594:	48000800 	.word	0x48000800

08002598 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800259c:	bf00      	nop
 800259e:	e7fd      	b.n	800259c <NMI_Handler+0x4>

080025a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025a4:	bf00      	nop
 80025a6:	e7fd      	b.n	80025a4 <HardFault_Handler+0x4>

080025a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025ac:	bf00      	nop
 80025ae:	e7fd      	b.n	80025ac <MemManage_Handler+0x4>

080025b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025b4:	bf00      	nop
 80025b6:	e7fd      	b.n	80025b4 <BusFault_Handler+0x4>

080025b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025bc:	bf00      	nop
 80025be:	e7fd      	b.n	80025bc <UsageFault_Handler+0x4>

080025c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025c4:	bf00      	nop
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr

080025ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025ce:	b480      	push	{r7}
 80025d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025d2:	bf00      	nop
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr

080025dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025e0:	bf00      	nop
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr

080025ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025ea:	b580      	push	{r7, lr}
 80025ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025ee:	f000 fc23 	bl	8002e38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025f2:	bf00      	nop
 80025f4:	bd80      	pop	{r7, pc}

080025f6 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80025f6:	b580      	push	{r7, lr}
 80025f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW3_Pin);
 80025fa:	2001      	movs	r0, #1
 80025fc:	f001 ff00 	bl	8004400 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002600:	bf00      	nop
 8002602:	bd80      	pop	{r7, pc}

08002604 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW1_Pin);
 8002608:	2002      	movs	r0, #2
 800260a:	f001 fef9 	bl	8004400 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800260e:	bf00      	nop
 8002610:	bd80      	pop	{r7, pc}

08002612 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002612:	b580      	push	{r7, lr}
 8002614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW2_Pin);
 8002616:	2010      	movs	r0, #16
 8002618:	f001 fef2 	bl	8004400 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800261c:	bf00      	nop
 800261e:	bd80      	pop	{r7, pc}

08002620 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002624:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002628:	f001 feea 	bl	8004400 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800262c:	bf00      	nop
 800262e:	bd80      	pop	{r7, pc}

08002630 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1 underrun interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002634:	4802      	ldr	r0, [pc, #8]	@ (8002640 <TIM6_DAC_IRQHandler+0x10>)
 8002636:	f004 fb49 	bl	8006ccc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800263a:	bf00      	nop
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	20000164 	.word	0x20000164

08002644 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002648:	4802      	ldr	r0, [pc, #8]	@ (8002654 <TIM7_IRQHandler+0x10>)
 800264a:	f004 fb3f 	bl	8006ccc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800264e:	bf00      	nop
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	200001b0 	.word	0x200001b0

08002658 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b086      	sub	sp, #24
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002660:	4a14      	ldr	r2, [pc, #80]	@ (80026b4 <_sbrk+0x5c>)
 8002662:	4b15      	ldr	r3, [pc, #84]	@ (80026b8 <_sbrk+0x60>)
 8002664:	1ad3      	subs	r3, r2, r3
 8002666:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800266c:	4b13      	ldr	r3, [pc, #76]	@ (80026bc <_sbrk+0x64>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d102      	bne.n	800267a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002674:	4b11      	ldr	r3, [pc, #68]	@ (80026bc <_sbrk+0x64>)
 8002676:	4a12      	ldr	r2, [pc, #72]	@ (80026c0 <_sbrk+0x68>)
 8002678:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800267a:	4b10      	ldr	r3, [pc, #64]	@ (80026bc <_sbrk+0x64>)
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	4413      	add	r3, r2
 8002682:	693a      	ldr	r2, [r7, #16]
 8002684:	429a      	cmp	r2, r3
 8002686:	d207      	bcs.n	8002698 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002688:	f005 fc28 	bl	8007edc <__errno>
 800268c:	4603      	mov	r3, r0
 800268e:	220c      	movs	r2, #12
 8002690:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002692:	f04f 33ff 	mov.w	r3, #4294967295
 8002696:	e009      	b.n	80026ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002698:	4b08      	ldr	r3, [pc, #32]	@ (80026bc <_sbrk+0x64>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800269e:	4b07      	ldr	r3, [pc, #28]	@ (80026bc <_sbrk+0x64>)
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4413      	add	r3, r2
 80026a6:	4a05      	ldr	r2, [pc, #20]	@ (80026bc <_sbrk+0x64>)
 80026a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026aa:	68fb      	ldr	r3, [r7, #12]
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3718      	adds	r7, #24
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	20010000 	.word	0x20010000
 80026b8:	00000400 	.word	0x00000400
 80026bc:	200002ac 	.word	0x200002ac
 80026c0:	20000408 	.word	0x20000408

080026c4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026c8:	4b06      	ldr	r3, [pc, #24]	@ (80026e4 <SystemInit+0x20>)
 80026ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026ce:	4a05      	ldr	r2, [pc, #20]	@ (80026e4 <SystemInit+0x20>)
 80026d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026d8:	bf00      	nop
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	e000ed00 	.word	0xe000ed00

080026e8 <timePage>:
extern RTC_AlarmTypeDef sAlarm;

bool is_24_hour_format = true;
extern bool timeFormatChanged;

void timePage() {
 80026e8:	b5b0      	push	{r4, r5, r7, lr}
 80026ea:	b08c      	sub	sp, #48	@ 0x30
 80026ec:	af00      	add	r7, sp, #0
	LCD_SendCmd(LCD_CLEAR_DISPLAY);
 80026ee:	2001      	movs	r0, #1
 80026f0:	f7fe fa70 	bl	8000bd4 <LCD_SendCmd>
	char buff[16];

	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80026f4:	2200      	movs	r2, #0
 80026f6:	491e      	ldr	r1, [pc, #120]	@ (8002770 <timePage+0x88>)
 80026f8:	481e      	ldr	r0, [pc, #120]	@ (8002774 <timePage+0x8c>)
 80026fa:	f003 fbb8 	bl	8005e6e <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80026fe:	2200      	movs	r2, #0
 8002700:	491d      	ldr	r1, [pc, #116]	@ (8002778 <timePage+0x90>)
 8002702:	481c      	ldr	r0, [pc, #112]	@ (8002774 <timePage+0x8c>)
 8002704:	f003 fc95 	bl	8006032 <HAL_RTC_GetDate>

	char *weekDayMap[7] = {"MON", "TUE", "WED", "THU", "FRI", "SAT", "SUN"};
 8002708:	4b1c      	ldr	r3, [pc, #112]	@ (800277c <timePage+0x94>)
 800270a:	463c      	mov	r4, r7
 800270c:	461d      	mov	r5, r3
 800270e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002710:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002712:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002716:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	char *weekday = weekDayMap[sDate.WeekDay - 1];
 800271a:	4b17      	ldr	r3, [pc, #92]	@ (8002778 <timePage+0x90>)
 800271c:	781b      	ldrb	r3, [r3, #0]
 800271e:	3b01      	subs	r3, #1
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	3330      	adds	r3, #48	@ 0x30
 8002724:	443b      	add	r3, r7
 8002726:	f853 3c30 	ldr.w	r3, [r3, #-48]
 800272a:	62fb      	str	r3, [r7, #44]	@ 0x2c

	sprintf(buff, "%s ", weekday);
 800272c:	f107 031c 	add.w	r3, r7, #28
 8002730:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002732:	4913      	ldr	r1, [pc, #76]	@ (8002780 <timePage+0x98>)
 8002734:	4618      	mov	r0, r3
 8002736:	f005 fba7 	bl	8007e88 <siprintf>

	LCD_SendStr(buff);
 800273a:	f107 031c 	add.w	r3, r7, #28
 800273e:	4618      	mov	r0, r3
 8002740:	f7fe fa84 	bl	8000c4c <LCD_SendStr>

	LCD_SendCmd(LCD_SECOND_LINE);
 8002744:	20c0      	movs	r0, #192	@ 0xc0
 8002746:	f7fe fa45 	bl	8000bd4 <LCD_SendCmd>

	LCD_SendStr("ALARM");
 800274a:	480e      	ldr	r0, [pc, #56]	@ (8002784 <timePage+0x9c>)
 800274c:	f7fe fa7e 	bl	8000c4c <LCD_SendStr>


	if (is_24_hour_format) {
 8002750:	4b0d      	ldr	r3, [pc, #52]	@ (8002788 <timePage+0xa0>)
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d003      	beq.n	8002760 <timePage+0x78>
	    LCD_SendStr("   24H_TIME");
 8002758:	480c      	ldr	r0, [pc, #48]	@ (800278c <timePage+0xa4>)
 800275a:	f7fe fa77 	bl	8000c4c <LCD_SendStr>
	} else {
	    LCD_SendStr("   12H_TIME");
	}

}
 800275e:	e002      	b.n	8002766 <timePage+0x7e>
	    LCD_SendStr("   12H_TIME");
 8002760:	480b      	ldr	r0, [pc, #44]	@ (8002790 <timePage+0xa8>)
 8002762:	f7fe fa73 	bl	8000c4c <LCD_SendStr>
}
 8002766:	bf00      	nop
 8002768:	3730      	adds	r7, #48	@ 0x30
 800276a:	46bd      	mov	sp, r7
 800276c:	bdb0      	pop	{r4, r5, r7, pc}
 800276e:	bf00      	nop
 8002770:	20000090 	.word	0x20000090
 8002774:	200000f8 	.word	0x200000f8
 8002778:	200000a4 	.word	0x200000a4
 800277c:	08008904 	.word	0x08008904
 8002780:	080088c4 	.word	0x080088c4
 8002784:	080088c8 	.word	0x080088c8
 8002788:	20000018 	.word	0x20000018
 800278c:	080088d0 	.word	0x080088d0
 8002790:	080088dc 	.word	0x080088dc

08002794 <updateTime>:

void updateTime(uint8_t row, uint8_t col) {
 8002794:	b580      	push	{r7, lr}
 8002796:	b088      	sub	sp, #32
 8002798:	af00      	add	r7, sp, #0
 800279a:	4603      	mov	r3, r0
 800279c:	460a      	mov	r2, r1
 800279e:	71fb      	strb	r3, [r7, #7]
 80027a0:	4613      	mov	r3, r2
 80027a2:	71bb      	strb	r3, [r7, #6]
	char buff[8];
	char dateBuff[8];

	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80027a4:	2200      	movs	r2, #0
 80027a6:	492a      	ldr	r1, [pc, #168]	@ (8002850 <updateTime+0xbc>)
 80027a8:	482a      	ldr	r0, [pc, #168]	@ (8002854 <updateTime+0xc0>)
 80027aa:	f003 fb60 	bl	8005e6e <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80027ae:	2200      	movs	r2, #0
 80027b0:	4929      	ldr	r1, [pc, #164]	@ (8002858 <updateTime+0xc4>)
 80027b2:	4828      	ldr	r0, [pc, #160]	@ (8002854 <updateTime+0xc0>)
 80027b4:	f003 fc3d 	bl	8006032 <HAL_RTC_GetDate>

	uint8_t hours = sTime.Hours;
 80027b8:	4b25      	ldr	r3, [pc, #148]	@ (8002850 <updateTime+0xbc>)
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	77bb      	strb	r3, [r7, #30]
	uint8_t minutes = sTime.Minutes;
 80027be:	4b24      	ldr	r3, [pc, #144]	@ (8002850 <updateTime+0xbc>)
 80027c0:	785b      	ldrb	r3, [r3, #1]
 80027c2:	777b      	strb	r3, [r7, #29]
	uint8_t day = sDate.Date;
 80027c4:	4b24      	ldr	r3, [pc, #144]	@ (8002858 <updateTime+0xc4>)
 80027c6:	789b      	ldrb	r3, [r3, #2]
 80027c8:	773b      	strb	r3, [r7, #28]
	uint8_t month = sDate.Month;
 80027ca:	4b23      	ldr	r3, [pc, #140]	@ (8002858 <updateTime+0xc4>)
 80027cc:	785b      	ldrb	r3, [r3, #1]
 80027ce:	76fb      	strb	r3, [r7, #27]

	uint8_t displayHour = hours;
 80027d0:	7fbb      	ldrb	r3, [r7, #30]
 80027d2:	77fb      	strb	r3, [r7, #31]
	 if (!is_24_hour_format) {
 80027d4:	4b21      	ldr	r3, [pc, #132]	@ (800285c <updateTime+0xc8>)
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	f083 0301 	eor.w	r3, r3, #1
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d00b      	beq.n	80027fa <updateTime+0x66>
	        if (hours == 0) {
 80027e2:	7fbb      	ldrb	r3, [r7, #30]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d102      	bne.n	80027ee <updateTime+0x5a>
	        	displayHour = 12;
 80027e8:	230c      	movs	r3, #12
 80027ea:	77fb      	strb	r3, [r7, #31]
 80027ec:	e005      	b.n	80027fa <updateTime+0x66>
	        }
	        else if (hours > 12) {
 80027ee:	7fbb      	ldrb	r3, [r7, #30]
 80027f0:	2b0c      	cmp	r3, #12
 80027f2:	d902      	bls.n	80027fa <updateTime+0x66>
	        	displayHour = hours - 12;
 80027f4:	7fbb      	ldrb	r3, [r7, #30]
 80027f6:	3b0c      	subs	r3, #12
 80027f8:	77fb      	strb	r3, [r7, #31]
	        }
	    }
	// Move cursor to desired position (row 0 or 1)
	uint8_t baseCmd = (row == 0) ? 0x80 : 0xC0; // LCD_LINE1 or LCD_LINE2
 80027fa:	79fb      	ldrb	r3, [r7, #7]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d101      	bne.n	8002804 <updateTime+0x70>
 8002800:	2380      	movs	r3, #128	@ 0x80
 8002802:	e000      	b.n	8002806 <updateTime+0x72>
 8002804:	23c0      	movs	r3, #192	@ 0xc0
 8002806:	76bb      	strb	r3, [r7, #26]
	LCD_SendCmd(baseCmd + col);
 8002808:	7eba      	ldrb	r2, [r7, #26]
 800280a:	79bb      	ldrb	r3, [r7, #6]
 800280c:	4413      	add	r3, r2
 800280e:	b2db      	uxtb	r3, r3
 8002810:	4618      	mov	r0, r3
 8002812:	f7fe f9df 	bl	8000bd4 <LCD_SendCmd>

	sprintf(buff, "%02d:%02d ", displayHour, minutes);
 8002816:	7ffa      	ldrb	r2, [r7, #31]
 8002818:	7f7b      	ldrb	r3, [r7, #29]
 800281a:	f107 0010 	add.w	r0, r7, #16
 800281e:	4910      	ldr	r1, [pc, #64]	@ (8002860 <updateTime+0xcc>)
 8002820:	f005 fb32 	bl	8007e88 <siprintf>
	LCD_SendStr(buff);
 8002824:	f107 0310 	add.w	r3, r7, #16
 8002828:	4618      	mov	r0, r3
 800282a:	f7fe fa0f 	bl	8000c4c <LCD_SendStr>

	sprintf(dateBuff, " %02d/%02d", day, month);
 800282e:	7f3a      	ldrb	r2, [r7, #28]
 8002830:	7efb      	ldrb	r3, [r7, #27]
 8002832:	f107 0008 	add.w	r0, r7, #8
 8002836:	490b      	ldr	r1, [pc, #44]	@ (8002864 <updateTime+0xd0>)
 8002838:	f005 fb26 	bl	8007e88 <siprintf>
	LCD_SendStr(dateBuff);
 800283c:	f107 0308 	add.w	r3, r7, #8
 8002840:	4618      	mov	r0, r3
 8002842:	f7fe fa03 	bl	8000c4c <LCD_SendStr>
}
 8002846:	bf00      	nop
 8002848:	3720      	adds	r7, #32
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	20000090 	.word	0x20000090
 8002854:	200000f8 	.word	0x200000f8
 8002858:	200000a4 	.word	0x200000a4
 800285c:	20000018 	.word	0x20000018
 8002860:	08008920 	.word	0x08008920
 8002864:	0800892c 	.word	0x0800892c

08002868 <switchTimeFormat>:

void switchTimeFormat() {
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
    is_24_hour_format = !is_24_hour_format;
 800286c:	4b0b      	ldr	r3, [pc, #44]	@ (800289c <switchTimeFormat+0x34>)
 800286e:	781b      	ldrb	r3, [r3, #0]
 8002870:	2b00      	cmp	r3, #0
 8002872:	bf14      	ite	ne
 8002874:	2301      	movne	r3, #1
 8002876:	2300      	moveq	r3, #0
 8002878:	b2db      	uxtb	r3, r3
 800287a:	f083 0301 	eor.w	r3, r3, #1
 800287e:	b2db      	uxtb	r3, r3
 8002880:	f003 0301 	and.w	r3, r3, #1
 8002884:	b2da      	uxtb	r2, r3
 8002886:	4b05      	ldr	r3, [pc, #20]	@ (800289c <switchTimeFormat+0x34>)
 8002888:	701a      	strb	r2, [r3, #0]
    timeFormatChanged = true;
 800288a:	4b05      	ldr	r3, [pc, #20]	@ (80028a0 <switchTimeFormat+0x38>)
 800288c:	2201      	movs	r2, #1
 800288e:	701a      	strb	r2, [r3, #0]
}
 8002890:	bf00      	nop
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	20000018 	.word	0x20000018
 80028a0:	20000234 	.word	0x20000234

080028a4 <alarmPage>:

void alarmPage() {
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b08a      	sub	sp, #40	@ 0x28
 80028a8:	af02      	add	r7, sp, #8
	char buff[20];
	LCD_SendCmd(LCD_CLEAR_DISPLAY);
 80028aa:	2001      	movs	r0, #1
 80028ac:	f7fe f992 	bl	8000bd4 <LCD_SendCmd>
//	coast_asm_delay(2);

	LCD_SendCmd(0x80);
 80028b0:	2080      	movs	r0, #128	@ 0x80
 80028b2:	f7fe f98f 	bl	8000bd4 <LCD_SendCmd>
	LCD_SendStr("Set Alarm for:");
 80028b6:	4822      	ldr	r0, [pc, #136]	@ (8002940 <alarmPage+0x9c>)
 80028b8:	f7fe f9c8 	bl	8000c4c <LCD_SendStr>

	LCD_SendCmd(LCD_SECOND_LINE);
 80028bc:	20c0      	movs	r0, #192	@ 0xc0
 80028be:	f7fe f989 	bl	8000bd4 <LCD_SendCmd>
	uint8_t h = sAlarm.AlarmTime.Hours;
 80028c2:	4b20      	ldr	r3, [pc, #128]	@ (8002944 <alarmPage+0xa0>)
 80028c4:	781b      	ldrb	r3, [r3, #0]
 80028c6:	77bb      	strb	r3, [r7, #30]
	uint8_t m = sAlarm.AlarmTime.Minutes;
 80028c8:	4b1e      	ldr	r3, [pc, #120]	@ (8002944 <alarmPage+0xa0>)
 80028ca:	785b      	ldrb	r3, [r3, #1]
 80028cc:	777b      	strb	r3, [r7, #29]

	if (is_24_hour_format) {
 80028ce:	4b1e      	ldr	r3, [pc, #120]	@ (8002948 <alarmPage+0xa4>)
 80028d0:	781b      	ldrb	r3, [r3, #0]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d009      	beq.n	80028ea <alarmPage+0x46>
		snprintf(buff, sizeof(buff), "%02d:%02d", h, m);
 80028d6:	7fba      	ldrb	r2, [r7, #30]
 80028d8:	7f7b      	ldrb	r3, [r7, #29]
 80028da:	1d38      	adds	r0, r7, #4
 80028dc:	9300      	str	r3, [sp, #0]
 80028de:	4613      	mov	r3, r2
 80028e0:	4a1a      	ldr	r2, [pc, #104]	@ (800294c <alarmPage+0xa8>)
 80028e2:	2114      	movs	r1, #20
 80028e4:	f005 fa9a 	bl	8007e1c <sniprintf>
 80028e8:	e021      	b.n	800292e <alarmPage+0x8a>
	} else {
		const char *ampm = (h >= 12) ? "P.M" : "A.M";
 80028ea:	7fbb      	ldrb	r3, [r7, #30]
 80028ec:	2b0b      	cmp	r3, #11
 80028ee:	d901      	bls.n	80028f4 <alarmPage+0x50>
 80028f0:	4b17      	ldr	r3, [pc, #92]	@ (8002950 <alarmPage+0xac>)
 80028f2:	e000      	b.n	80028f6 <alarmPage+0x52>
 80028f4:	4b17      	ldr	r3, [pc, #92]	@ (8002954 <alarmPage+0xb0>)
 80028f6:	61bb      	str	r3, [r7, #24]
		uint8_t dh = h % 12;
 80028f8:	7fba      	ldrb	r2, [r7, #30]
 80028fa:	4b17      	ldr	r3, [pc, #92]	@ (8002958 <alarmPage+0xb4>)
 80028fc:	fba3 1302 	umull	r1, r3, r3, r2
 8002900:	08d9      	lsrs	r1, r3, #3
 8002902:	460b      	mov	r3, r1
 8002904:	005b      	lsls	r3, r3, #1
 8002906:	440b      	add	r3, r1
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	1ad3      	subs	r3, r2, r3
 800290c:	77fb      	strb	r3, [r7, #31]
		if (dh == 0) dh = 12;
 800290e:	7ffb      	ldrb	r3, [r7, #31]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d101      	bne.n	8002918 <alarmPage+0x74>
 8002914:	230c      	movs	r3, #12
 8002916:	77fb      	strb	r3, [r7, #31]
		snprintf(buff, sizeof(buff), "%02d:%02d %s", dh, m, ampm);
 8002918:	7ff9      	ldrb	r1, [r7, #31]
 800291a:	7f7b      	ldrb	r3, [r7, #29]
 800291c:	1d38      	adds	r0, r7, #4
 800291e:	69ba      	ldr	r2, [r7, #24]
 8002920:	9201      	str	r2, [sp, #4]
 8002922:	9300      	str	r3, [sp, #0]
 8002924:	460b      	mov	r3, r1
 8002926:	4a0d      	ldr	r2, [pc, #52]	@ (800295c <alarmPage+0xb8>)
 8002928:	2114      	movs	r1, #20
 800292a:	f005 fa77 	bl	8007e1c <sniprintf>
	}
	LCD_SendStr(buff);
 800292e:	1d3b      	adds	r3, r7, #4
 8002930:	4618      	mov	r0, r3
 8002932:	f7fe f98b 	bl	8000c4c <LCD_SendStr>
}
 8002936:	bf00      	nop
 8002938:	3720      	adds	r7, #32
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	08008938 	.word	0x08008938
 8002944:	20000274 	.word	0x20000274
 8002948:	20000018 	.word	0x20000018
 800294c:	08008948 	.word	0x08008948
 8002950:	08008954 	.word	0x08008954
 8002954:	08008958 	.word	0x08008958
 8002958:	aaaaaaab 	.word	0xaaaaaaab
 800295c:	0800895c 	.word	0x0800895c

08002960 <updateAlarm>:

void updateAlarm(uint8_t row, uint8_t col) {
 8002960:	b580      	push	{r7, lr}
 8002962:	b08a      	sub	sp, #40	@ 0x28
 8002964:	af02      	add	r7, sp, #8
 8002966:	4603      	mov	r3, r0
 8002968:	460a      	mov	r2, r1
 800296a:	71fb      	strb	r3, [r7, #7]
 800296c:	4613      	mov	r3, r2
 800296e:	71bb      	strb	r3, [r7, #6]

	char buff[16];
	uint8_t h = sAlarm.AlarmTime.Hours;
 8002970:	4b27      	ldr	r3, [pc, #156]	@ (8002a10 <updateAlarm+0xb0>)
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	77bb      	strb	r3, [r7, #30]
	uint8_t m = sAlarm.AlarmTime.Minutes;
 8002976:	4b26      	ldr	r3, [pc, #152]	@ (8002a10 <updateAlarm+0xb0>)
 8002978:	785b      	ldrb	r3, [r3, #1]
 800297a:	777b      	strb	r3, [r7, #29]

	uint8_t baseCmd = (row == 0) ? 0x80 : 0xC0;
 800297c:	79fb      	ldrb	r3, [r7, #7]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <updateAlarm+0x26>
 8002982:	2380      	movs	r3, #128	@ 0x80
 8002984:	e000      	b.n	8002988 <updateAlarm+0x28>
 8002986:	23c0      	movs	r3, #192	@ 0xc0
 8002988:	773b      	strb	r3, [r7, #28]
	LCD_SendCmd(baseCmd + col);
 800298a:	7f3a      	ldrb	r2, [r7, #28]
 800298c:	79bb      	ldrb	r3, [r7, #6]
 800298e:	4413      	add	r3, r2
 8002990:	b2db      	uxtb	r3, r3
 8002992:	4618      	mov	r0, r3
 8002994:	f7fe f91e 	bl	8000bd4 <LCD_SendCmd>

	if (is_24_hour_format) {
 8002998:	4b1e      	ldr	r3, [pc, #120]	@ (8002a14 <updateAlarm+0xb4>)
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d00a      	beq.n	80029b6 <updateAlarm+0x56>
		snprintf(buff, sizeof(buff), "%02d:%02d", h, m);
 80029a0:	7fba      	ldrb	r2, [r7, #30]
 80029a2:	7f7b      	ldrb	r3, [r7, #29]
 80029a4:	f107 0008 	add.w	r0, r7, #8
 80029a8:	9300      	str	r3, [sp, #0]
 80029aa:	4613      	mov	r3, r2
 80029ac:	4a1a      	ldr	r2, [pc, #104]	@ (8002a18 <updateAlarm+0xb8>)
 80029ae:	2110      	movs	r1, #16
 80029b0:	f005 fa34 	bl	8007e1c <sniprintf>
 80029b4:	e022      	b.n	80029fc <updateAlarm+0x9c>
	} else {
		const char *ampm = (h >= 12) ? "P.M" : "A.M";
 80029b6:	7fbb      	ldrb	r3, [r7, #30]
 80029b8:	2b0b      	cmp	r3, #11
 80029ba:	d901      	bls.n	80029c0 <updateAlarm+0x60>
 80029bc:	4b17      	ldr	r3, [pc, #92]	@ (8002a1c <updateAlarm+0xbc>)
 80029be:	e000      	b.n	80029c2 <updateAlarm+0x62>
 80029c0:	4b17      	ldr	r3, [pc, #92]	@ (8002a20 <updateAlarm+0xc0>)
 80029c2:	61bb      	str	r3, [r7, #24]
		uint8_t dh = h % 12; if (dh == 0) dh = 12;
 80029c4:	7fba      	ldrb	r2, [r7, #30]
 80029c6:	4b17      	ldr	r3, [pc, #92]	@ (8002a24 <updateAlarm+0xc4>)
 80029c8:	fba3 1302 	umull	r1, r3, r3, r2
 80029cc:	08d9      	lsrs	r1, r3, #3
 80029ce:	460b      	mov	r3, r1
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	440b      	add	r3, r1
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	77fb      	strb	r3, [r7, #31]
 80029da:	7ffb      	ldrb	r3, [r7, #31]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d101      	bne.n	80029e4 <updateAlarm+0x84>
 80029e0:	230c      	movs	r3, #12
 80029e2:	77fb      	strb	r3, [r7, #31]
		snprintf(buff, sizeof(buff), "%02d:%02d %s", dh, m, ampm);
 80029e4:	7ff9      	ldrb	r1, [r7, #31]
 80029e6:	7f7b      	ldrb	r3, [r7, #29]
 80029e8:	f107 0008 	add.w	r0, r7, #8
 80029ec:	69ba      	ldr	r2, [r7, #24]
 80029ee:	9201      	str	r2, [sp, #4]
 80029f0:	9300      	str	r3, [sp, #0]
 80029f2:	460b      	mov	r3, r1
 80029f4:	4a0c      	ldr	r2, [pc, #48]	@ (8002a28 <updateAlarm+0xc8>)
 80029f6:	2110      	movs	r1, #16
 80029f8:	f005 fa10 	bl	8007e1c <sniprintf>
	}
	LCD_SendStr(buff);
 80029fc:	f107 0308 	add.w	r3, r7, #8
 8002a00:	4618      	mov	r0, r3
 8002a02:	f7fe f923 	bl	8000c4c <LCD_SendStr>
}
 8002a06:	bf00      	nop
 8002a08:	3720      	adds	r7, #32
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	20000274 	.word	0x20000274
 8002a14:	20000018 	.word	0x20000018
 8002a18:	08008948 	.word	0x08008948
 8002a1c:	08008954 	.word	0x08008954
 8002a20:	08008958 	.word	0x08008958
 8002a24:	aaaaaaab 	.word	0xaaaaaaab
 8002a28:	0800895c 	.word	0x0800895c

08002a2c <switchAMPM>:

void switchAMPM(){
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0

	if (is_24_hour_format) return;
 8002a32:	4b0e      	ldr	r3, [pc, #56]	@ (8002a6c <switchAMPM+0x40>)
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d111      	bne.n	8002a5e <switchAMPM+0x32>
	uint8_t h = sAlarm.AlarmTime.Hours; // 0..23
 8002a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8002a70 <switchAMPM+0x44>)
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	71fb      	strb	r3, [r7, #7]
	    if (h >= 12) {
 8002a40:	79fb      	ldrb	r3, [r7, #7]
 8002a42:	2b0b      	cmp	r3, #11
 8002a44:	d905      	bls.n	8002a52 <switchAMPM+0x26>
	        sAlarm.AlarmTime.Hours = h - 12; // PM -> AM
 8002a46:	79fb      	ldrb	r3, [r7, #7]
 8002a48:	3b0c      	subs	r3, #12
 8002a4a:	b2da      	uxtb	r2, r3
 8002a4c:	4b08      	ldr	r3, [pc, #32]	@ (8002a70 <switchAMPM+0x44>)
 8002a4e:	701a      	strb	r2, [r3, #0]
 8002a50:	e006      	b.n	8002a60 <switchAMPM+0x34>
	    } else {
	        sAlarm.AlarmTime.Hours = h + 12; // AM -> PM
 8002a52:	79fb      	ldrb	r3, [r7, #7]
 8002a54:	330c      	adds	r3, #12
 8002a56:	b2da      	uxtb	r2, r3
 8002a58:	4b05      	ldr	r3, [pc, #20]	@ (8002a70 <switchAMPM+0x44>)
 8002a5a:	701a      	strb	r2, [r3, #0]
 8002a5c:	e000      	b.n	8002a60 <switchAMPM+0x34>
	if (is_24_hour_format) return;
 8002a5e:	bf00      	nop
	    }

}
 8002a60:	370c      	adds	r7, #12
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop
 8002a6c:	20000018 	.word	0x20000018
 8002a70:	20000274 	.word	0x20000274

08002a74 <changeAlarmHour>:

void changeAlarmHour() {
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
	uint8_t h = sAlarm.AlarmTime.Hours;
 8002a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002ab0 <changeAlarmHour+0x3c>)
 8002a7c:	781b      	ldrb	r3, [r3, #0]
 8002a7e:	71fb      	strb	r3, [r7, #7]
	h = (h + 1) % 24;
 8002a80:	79fb      	ldrb	r3, [r7, #7]
 8002a82:	1c5a      	adds	r2, r3, #1
 8002a84:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab4 <changeAlarmHour+0x40>)
 8002a86:	fb83 1302 	smull	r1, r3, r3, r2
 8002a8a:	1099      	asrs	r1, r3, #2
 8002a8c:	17d3      	asrs	r3, r2, #31
 8002a8e:	1ac9      	subs	r1, r1, r3
 8002a90:	460b      	mov	r3, r1
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	440b      	add	r3, r1
 8002a96:	00db      	lsls	r3, r3, #3
 8002a98:	1ad1      	subs	r1, r2, r3
 8002a9a:	460b      	mov	r3, r1
 8002a9c:	71fb      	strb	r3, [r7, #7]
	sAlarm.AlarmTime.Hours = h;
 8002a9e:	4a04      	ldr	r2, [pc, #16]	@ (8002ab0 <changeAlarmHour+0x3c>)
 8002aa0:	79fb      	ldrb	r3, [r7, #7]
 8002aa2:	7013      	strb	r3, [r2, #0]

}
 8002aa4:	bf00      	nop
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr
 8002ab0:	20000274 	.word	0x20000274
 8002ab4:	2aaaaaab 	.word	0x2aaaaaab

08002ab8 <changeAlarmMin>:

void changeAlarmMin() {
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
	uint8_t m = sAlarm.AlarmTime.Minutes;
 8002abe:	4b0e      	ldr	r3, [pc, #56]	@ (8002af8 <changeAlarmMin+0x40>)
 8002ac0:	785b      	ldrb	r3, [r3, #1]
 8002ac2:	71fb      	strb	r3, [r7, #7]
	m = (m + 5) % 60;
 8002ac4:	79fb      	ldrb	r3, [r7, #7]
 8002ac6:	1d5a      	adds	r2, r3, #5
 8002ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8002afc <changeAlarmMin+0x44>)
 8002aca:	fb83 1302 	smull	r1, r3, r3, r2
 8002ace:	4413      	add	r3, r2
 8002ad0:	1159      	asrs	r1, r3, #5
 8002ad2:	17d3      	asrs	r3, r2, #31
 8002ad4:	1ac9      	subs	r1, r1, r3
 8002ad6:	460b      	mov	r3, r1
 8002ad8:	011b      	lsls	r3, r3, #4
 8002ada:	1a5b      	subs	r3, r3, r1
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	1ad1      	subs	r1, r2, r3
 8002ae0:	460b      	mov	r3, r1
 8002ae2:	71fb      	strb	r3, [r7, #7]
	sAlarm.AlarmTime.Minutes = m;
 8002ae4:	4a04      	ldr	r2, [pc, #16]	@ (8002af8 <changeAlarmMin+0x40>)
 8002ae6:	79fb      	ldrb	r3, [r7, #7]
 8002ae8:	7053      	strb	r3, [r2, #1]

}
 8002aea:	bf00      	nop
 8002aec:	370c      	adds	r7, #12
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	20000274 	.word	0x20000274
 8002afc:	88888889 	.word	0x88888889

08002b00 <alarmConfirm>:

void alarmConfirm(void) {
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b086      	sub	sp, #24
 8002b04:	af02      	add	r7, sp, #8

	HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN);
 8002b06:	2200      	movs	r2, #0
 8002b08:	4911      	ldr	r1, [pc, #68]	@ (8002b50 <alarmConfirm+0x50>)
 8002b0a:	4812      	ldr	r0, [pc, #72]	@ (8002b54 <alarmConfirm+0x54>)
 8002b0c:	f003 fc0a 	bl	8006324 <HAL_RTC_SetAlarm_IT>

	LCD_SendCmd(LCD_CLEAR_DISPLAY);   // clear display for confirmation
 8002b10:	2001      	movs	r0, #1
 8002b12:	f7fe f85f 	bl	8000bd4 <LCD_SendCmd>
	coast_asm_delay(2);
 8002b16:	2002      	movs	r0, #2
 8002b18:	f7fd fb62 	bl	80001e0 <coast_asm_delay>

	LCD_SendStr("ALARM SET FOR:");    // top line
 8002b1c:	480e      	ldr	r0, [pc, #56]	@ (8002b58 <alarmConfirm+0x58>)
 8002b1e:	f7fe f895 	bl	8000c4c <LCD_SendStr>
	LCD_SendCmd(LCD_SECOND_LINE);
 8002b22:	20c0      	movs	r0, #192	@ 0xc0
 8002b24:	f7fe f856 	bl	8000bd4 <LCD_SendCmd>
	char buffer[16];
	snprintf(buffer, sizeof(buffer), "%02d:%02d", sAlarm.AlarmTime.Hours, sAlarm.AlarmTime.Minutes);
 8002b28:	4b09      	ldr	r3, [pc, #36]	@ (8002b50 <alarmConfirm+0x50>)
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	4b08      	ldr	r3, [pc, #32]	@ (8002b50 <alarmConfirm+0x50>)
 8002b30:	785b      	ldrb	r3, [r3, #1]
 8002b32:	4638      	mov	r0, r7
 8002b34:	9300      	str	r3, [sp, #0]
 8002b36:	4613      	mov	r3, r2
 8002b38:	4a08      	ldr	r2, [pc, #32]	@ (8002b5c <alarmConfirm+0x5c>)
 8002b3a:	2110      	movs	r1, #16
 8002b3c:	f005 f96e 	bl	8007e1c <sniprintf>
	LCD_SendStr(buffer);
 8002b40:	463b      	mov	r3, r7
 8002b42:	4618      	mov	r0, r3
 8002b44:	f7fe f882 	bl	8000c4c <LCD_SendStr>

}
 8002b48:	bf00      	nop
 8002b4a:	3710      	adds	r7, #16
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	20000274 	.word	0x20000274
 8002b54:	200000f8 	.word	0x200000f8
 8002b58:	0800896c 	.word	0x0800896c
 8002b5c:	08008948 	.word	0x08008948

08002b60 <write_phase>:

/* Step speed: every 1 ms */
#define STEP_PERIOD_MS 2

/* 2-coil full-step sequence (matches your earlier working pattern) */
static inline void write_phase(uint8_t p) {
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b082      	sub	sp, #8
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	4603      	mov	r3, r0
 8002b68:	71fb      	strb	r3, [r7, #7]
    switch (p & 3) {	// (p&3) for keeping value b/w 0-3
 8002b6a:	79fb      	ldrb	r3, [r7, #7]
 8002b6c:	f003 0303 	and.w	r3, r3, #3
 8002b70:	2b03      	cmp	r3, #3
 8002b72:	d867      	bhi.n	8002c44 <write_phase+0xe4>
 8002b74:	a201      	add	r2, pc, #4	@ (adr r2, 8002b7c <write_phase+0x1c>)
 8002b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b7a:	bf00      	nop
 8002b7c:	08002b8d 	.word	0x08002b8d
 8002b80:	08002bbb 	.word	0x08002bbb
 8002b84:	08002be9 	.word	0x08002be9
 8002b88:	08002c17 	.word	0x08002c17
        case 0: // B+C
            HAL_GPIO_WritePin(COILA_GPIO_Port, COILA_Pin, GPIO_PIN_RESET);
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	2120      	movs	r1, #32
 8002b90:	482e      	ldr	r0, [pc, #184]	@ (8002c4c <write_phase+0xec>)
 8002b92:	f001 fc1d 	bl	80043d0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(COILB_GPIO_Port, COILB_Pin, GPIO_PIN_SET);
 8002b96:	2201      	movs	r2, #1
 8002b98:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002b9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ba0:	f001 fc16 	bl	80043d0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(COILC_GPIO_Port, COILC_Pin, GPIO_PIN_SET);
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	2180      	movs	r1, #128	@ 0x80
 8002ba8:	4828      	ldr	r0, [pc, #160]	@ (8002c4c <write_phase+0xec>)
 8002baa:	f001 fc11 	bl	80043d0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(COILD_GPIO_Port, COILD_Pin, GPIO_PIN_RESET);
 8002bae:	2200      	movs	r2, #0
 8002bb0:	2104      	movs	r1, #4
 8002bb2:	4827      	ldr	r0, [pc, #156]	@ (8002c50 <write_phase+0xf0>)
 8002bb4:	f001 fc0c 	bl	80043d0 <HAL_GPIO_WritePin>
            break;
 8002bb8:	e044      	b.n	8002c44 <write_phase+0xe4>
        case 1: // A+B
            HAL_GPIO_WritePin(COILA_GPIO_Port, COILA_Pin, GPIO_PIN_SET);
 8002bba:	2201      	movs	r2, #1
 8002bbc:	2120      	movs	r1, #32
 8002bbe:	4823      	ldr	r0, [pc, #140]	@ (8002c4c <write_phase+0xec>)
 8002bc0:	f001 fc06 	bl	80043d0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(COILB_GPIO_Port, COILB_Pin, GPIO_PIN_SET);
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002bca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bce:	f001 fbff 	bl	80043d0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(COILC_GPIO_Port, COILC_Pin, GPIO_PIN_RESET);
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	2180      	movs	r1, #128	@ 0x80
 8002bd6:	481d      	ldr	r0, [pc, #116]	@ (8002c4c <write_phase+0xec>)
 8002bd8:	f001 fbfa 	bl	80043d0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(COILD_GPIO_Port, COILD_Pin, GPIO_PIN_RESET);
 8002bdc:	2200      	movs	r2, #0
 8002bde:	2104      	movs	r1, #4
 8002be0:	481b      	ldr	r0, [pc, #108]	@ (8002c50 <write_phase+0xf0>)
 8002be2:	f001 fbf5 	bl	80043d0 <HAL_GPIO_WritePin>
            break;
 8002be6:	e02d      	b.n	8002c44 <write_phase+0xe4>
        case 2: // A+D
            HAL_GPIO_WritePin(COILA_GPIO_Port, COILA_Pin, GPIO_PIN_SET);
 8002be8:	2201      	movs	r2, #1
 8002bea:	2120      	movs	r1, #32
 8002bec:	4817      	ldr	r0, [pc, #92]	@ (8002c4c <write_phase+0xec>)
 8002bee:	f001 fbef 	bl	80043d0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(COILB_GPIO_Port, COILB_Pin, GPIO_PIN_RESET);
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002bf8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bfc:	f001 fbe8 	bl	80043d0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(COILC_GPIO_Port, COILC_Pin, GPIO_PIN_RESET);
 8002c00:	2200      	movs	r2, #0
 8002c02:	2180      	movs	r1, #128	@ 0x80
 8002c04:	4811      	ldr	r0, [pc, #68]	@ (8002c4c <write_phase+0xec>)
 8002c06:	f001 fbe3 	bl	80043d0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(COILD_GPIO_Port, COILD_Pin, GPIO_PIN_SET);
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	2104      	movs	r1, #4
 8002c0e:	4810      	ldr	r0, [pc, #64]	@ (8002c50 <write_phase+0xf0>)
 8002c10:	f001 fbde 	bl	80043d0 <HAL_GPIO_WritePin>
            break;
 8002c14:	e016      	b.n	8002c44 <write_phase+0xe4>
        case 3: // C+D
            HAL_GPIO_WritePin(COILA_GPIO_Port, COILA_Pin, GPIO_PIN_RESET);
 8002c16:	2200      	movs	r2, #0
 8002c18:	2120      	movs	r1, #32
 8002c1a:	480c      	ldr	r0, [pc, #48]	@ (8002c4c <write_phase+0xec>)
 8002c1c:	f001 fbd8 	bl	80043d0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(COILB_GPIO_Port, COILB_Pin, GPIO_PIN_RESET);
 8002c20:	2200      	movs	r2, #0
 8002c22:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002c26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c2a:	f001 fbd1 	bl	80043d0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(COILC_GPIO_Port, COILC_Pin, GPIO_PIN_SET);
 8002c2e:	2201      	movs	r2, #1
 8002c30:	2180      	movs	r1, #128	@ 0x80
 8002c32:	4806      	ldr	r0, [pc, #24]	@ (8002c4c <write_phase+0xec>)
 8002c34:	f001 fbcc 	bl	80043d0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(COILD_GPIO_Port, COILD_Pin, GPIO_PIN_SET);
 8002c38:	2201      	movs	r2, #1
 8002c3a:	2104      	movs	r1, #4
 8002c3c:	4804      	ldr	r0, [pc, #16]	@ (8002c50 <write_phase+0xf0>)
 8002c3e:	f001 fbc7 	bl	80043d0 <HAL_GPIO_WritePin>
            break;
 8002c42:	bf00      	nop
    }
}
 8002c44:	bf00      	nop
 8002c46:	3708      	adds	r7, #8
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	48000800 	.word	0x48000800
 8002c50:	48000400 	.word	0x48000400

08002c54 <vibration_call>:


/* for asynchronous functioanlity via TIM7 tick */
void vibration_call(uint16_t steps) {
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	80fb      	strh	r3, [r7, #6]
    if (steps == 0) return;
 8002c5e:	88fb      	ldrh	r3, [r7, #6]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d00c      	beq.n	8002c7e <vibration_call+0x2a>
    steps_left = steps;
 8002c64:	4a08      	ldr	r2, [pc, #32]	@ (8002c88 <vibration_call+0x34>)
 8002c66:	88fb      	ldrh	r3, [r7, #6]
 8002c68:	8013      	strh	r3, [r2, #0]
    write_phase(phase);
 8002c6a:	4b08      	ldr	r3, [pc, #32]	@ (8002c8c <vibration_call+0x38>)
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7ff ff75 	bl	8002b60 <write_phase>
    ms_since_last_step = 0;
 8002c76:	4b06      	ldr	r3, [pc, #24]	@ (8002c90 <vibration_call+0x3c>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	801a      	strh	r2, [r3, #0]
 8002c7c:	e000      	b.n	8002c80 <vibration_call+0x2c>
    if (steps == 0) return;
 8002c7e:	bf00      	nop
}
 8002c80:	3708      	adds	r7, #8
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	200002b0 	.word	0x200002b0
 8002c8c:	200002b2 	.word	0x200002b2
 8002c90:	200002b4 	.word	0x200002b4

08002c94 <vibration_stop>:

/* stoping vibration */
void vibration_stop() {
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
    steps_left = 0;
 8002c98:	4b0d      	ldr	r3, [pc, #52]	@ (8002cd0 <vibration_stop+0x3c>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	801a      	strh	r2, [r3, #0]
    HAL_GPIO_WritePin(COILA_GPIO_Port, COILA_Pin, GPIO_PIN_RESET);
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	2120      	movs	r1, #32
 8002ca2:	480c      	ldr	r0, [pc, #48]	@ (8002cd4 <vibration_stop+0x40>)
 8002ca4:	f001 fb94 	bl	80043d0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COILB_GPIO_Port, COILB_Pin, GPIO_PIN_RESET);
 8002ca8:	2200      	movs	r2, #0
 8002caa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002cae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002cb2:	f001 fb8d 	bl	80043d0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COILC_GPIO_Port, COILC_Pin, GPIO_PIN_RESET);
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	2180      	movs	r1, #128	@ 0x80
 8002cba:	4806      	ldr	r0, [pc, #24]	@ (8002cd4 <vibration_stop+0x40>)
 8002cbc:	f001 fb88 	bl	80043d0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COILD_GPIO_Port, COILD_Pin, GPIO_PIN_RESET);
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	2104      	movs	r1, #4
 8002cc4:	4804      	ldr	r0, [pc, #16]	@ (8002cd8 <vibration_stop+0x44>)
 8002cc6:	f001 fb83 	bl	80043d0 <HAL_GPIO_WritePin>
}
 8002cca:	bf00      	nop
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	200002b0 	.word	0x200002b0
 8002cd4:	48000800 	.word	0x48000800
 8002cd8:	48000400 	.word	0x48000400

08002cdc <vibration_tick_1ms>:

/* TIM7 ISR - vibration ticker per 1 ms */
void vibration_tick_1ms() {
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	af00      	add	r7, sp, #0
    if (steps_left == 0) return;
 8002ce0:	4b1a      	ldr	r3, [pc, #104]	@ (8002d4c <vibration_tick_1ms+0x70>)
 8002ce2:	881b      	ldrh	r3, [r3, #0]
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d02b      	beq.n	8002d42 <vibration_tick_1ms+0x66>

    ms_since_last_step++;
 8002cea:	4b19      	ldr	r3, [pc, #100]	@ (8002d50 <vibration_tick_1ms+0x74>)
 8002cec:	881b      	ldrh	r3, [r3, #0]
 8002cee:	b29b      	uxth	r3, r3
 8002cf0:	3301      	adds	r3, #1
 8002cf2:	b29a      	uxth	r2, r3
 8002cf4:	4b16      	ldr	r3, [pc, #88]	@ (8002d50 <vibration_tick_1ms+0x74>)
 8002cf6:	801a      	strh	r2, [r3, #0]
    if (ms_since_last_step < STEP_PERIOD_MS) return;
 8002cf8:	4b15      	ldr	r3, [pc, #84]	@ (8002d50 <vibration_tick_1ms+0x74>)
 8002cfa:	881b      	ldrh	r3, [r3, #0]
 8002cfc:	b29b      	uxth	r3, r3
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d921      	bls.n	8002d46 <vibration_tick_1ms+0x6a>
    ms_since_last_step = 0;
 8002d02:	4b13      	ldr	r3, [pc, #76]	@ (8002d50 <vibration_tick_1ms+0x74>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	801a      	strh	r2, [r3, #0]

    // advance one step;
    phase = (phase + 1) & 3;
 8002d08:	4b12      	ldr	r3, [pc, #72]	@ (8002d54 <vibration_tick_1ms+0x78>)
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	3301      	adds	r3, #1
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	f003 0303 	and.w	r3, r3, #3
 8002d16:	b2da      	uxtb	r2, r3
 8002d18:	4b0e      	ldr	r3, [pc, #56]	@ (8002d54 <vibration_tick_1ms+0x78>)
 8002d1a:	701a      	strb	r2, [r3, #0]
    write_phase(phase);
 8002d1c:	4b0d      	ldr	r3, [pc, #52]	@ (8002d54 <vibration_tick_1ms+0x78>)
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	4618      	mov	r0, r3
 8002d24:	f7ff ff1c 	bl	8002b60 <write_phase>

    if (--steps_left == 0) {
 8002d28:	4b08      	ldr	r3, [pc, #32]	@ (8002d4c <vibration_tick_1ms+0x70>)
 8002d2a:	881b      	ldrh	r3, [r3, #0]
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	b29b      	uxth	r3, r3
 8002d32:	4a06      	ldr	r2, [pc, #24]	@ (8002d4c <vibration_tick_1ms+0x70>)
 8002d34:	4619      	mov	r1, r3
 8002d36:	8011      	strh	r1, [r2, #0]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d105      	bne.n	8002d48 <vibration_tick_1ms+0x6c>
    	vibration_stop();
 8002d3c:	f7ff ffaa 	bl	8002c94 <vibration_stop>
 8002d40:	e002      	b.n	8002d48 <vibration_tick_1ms+0x6c>
    if (steps_left == 0) return;
 8002d42:	bf00      	nop
 8002d44:	e000      	b.n	8002d48 <vibration_tick_1ms+0x6c>
    if (ms_since_last_step < STEP_PERIOD_MS) return;
 8002d46:	bf00      	nop
    }
}
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	200002b0 	.word	0x200002b0
 8002d50:	200002b4 	.word	0x200002b4
 8002d54:	200002b2 	.word	0x200002b2

08002d58 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002d58:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002d90 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002d5c:	f7ff fcb2 	bl	80026c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d60:	480c      	ldr	r0, [pc, #48]	@ (8002d94 <LoopForever+0x6>)
  ldr r1, =_edata
 8002d62:	490d      	ldr	r1, [pc, #52]	@ (8002d98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002d64:	4a0d      	ldr	r2, [pc, #52]	@ (8002d9c <LoopForever+0xe>)
  movs r3, #0
 8002d66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d68:	e002      	b.n	8002d70 <LoopCopyDataInit>

08002d6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d6e:	3304      	adds	r3, #4

08002d70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d74:	d3f9      	bcc.n	8002d6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d76:	4a0a      	ldr	r2, [pc, #40]	@ (8002da0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002d78:	4c0a      	ldr	r4, [pc, #40]	@ (8002da4 <LoopForever+0x16>)
  movs r3, #0
 8002d7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d7c:	e001      	b.n	8002d82 <LoopFillZerobss>

08002d7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d80:	3204      	adds	r2, #4

08002d82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d84:	d3fb      	bcc.n	8002d7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d86:	f005 f8af 	bl	8007ee8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002d8a:	f7fe fc39 	bl	8001600 <main>

08002d8e <LoopForever>:

LoopForever:
    b LoopForever
 8002d8e:	e7fe      	b.n	8002d8e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002d90:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002d94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d98:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002d9c:	080089f0 	.word	0x080089f0
  ldr r2, =_sbss
 8002da0:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002da4:	20000404 	.word	0x20000404

08002da8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002da8:	e7fe      	b.n	8002da8 <ADC1_2_IRQHandler>
	...

08002dac <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002db0:	4b08      	ldr	r3, [pc, #32]	@ (8002dd4 <HAL_Init+0x28>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a07      	ldr	r2, [pc, #28]	@ (8002dd4 <HAL_Init+0x28>)
 8002db6:	f043 0310 	orr.w	r3, r3, #16
 8002dba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002dbc:	2003      	movs	r0, #3
 8002dbe:	f001 f923 	bl	8004008 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dc2:	2000      	movs	r0, #0
 8002dc4:	f000 f808 	bl	8002dd8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002dc8:	f7ff face 	bl	8002368 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002dcc:	2300      	movs	r3, #0
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	40022000 	.word	0x40022000

08002dd8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b082      	sub	sp, #8
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002de0:	4b12      	ldr	r3, [pc, #72]	@ (8002e2c <HAL_InitTick+0x54>)
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	4b12      	ldr	r3, [pc, #72]	@ (8002e30 <HAL_InitTick+0x58>)
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	4619      	mov	r1, r3
 8002dea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002dee:	fbb3 f3f1 	udiv	r3, r3, r1
 8002df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002df6:	4618      	mov	r0, r3
 8002df8:	f001 f93b 	bl	8004072 <HAL_SYSTICK_Config>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d001      	beq.n	8002e06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e00e      	b.n	8002e24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2b0f      	cmp	r3, #15
 8002e0a:	d80a      	bhi.n	8002e22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	6879      	ldr	r1, [r7, #4]
 8002e10:	f04f 30ff 	mov.w	r0, #4294967295
 8002e14:	f001 f903 	bl	800401e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e18:	4a06      	ldr	r2, [pc, #24]	@ (8002e34 <HAL_InitTick+0x5c>)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	e000      	b.n	8002e24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3708      	adds	r7, #8
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	20000014 	.word	0x20000014
 8002e30:	20000020 	.word	0x20000020
 8002e34:	2000001c 	.word	0x2000001c

08002e38 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e3c:	4b06      	ldr	r3, [pc, #24]	@ (8002e58 <HAL_IncTick+0x20>)
 8002e3e:	781b      	ldrb	r3, [r3, #0]
 8002e40:	461a      	mov	r2, r3
 8002e42:	4b06      	ldr	r3, [pc, #24]	@ (8002e5c <HAL_IncTick+0x24>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4413      	add	r3, r2
 8002e48:	4a04      	ldr	r2, [pc, #16]	@ (8002e5c <HAL_IncTick+0x24>)
 8002e4a:	6013      	str	r3, [r2, #0]
}
 8002e4c:	bf00      	nop
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop
 8002e58:	20000020 	.word	0x20000020
 8002e5c:	200002b8 	.word	0x200002b8

08002e60 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0
  return uwTick;  
 8002e64:	4b03      	ldr	r3, [pc, #12]	@ (8002e74 <HAL_GetTick+0x14>)
 8002e66:	681b      	ldr	r3, [r3, #0]
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop
 8002e74:	200002b8 	.word	0x200002b8

08002e78 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b084      	sub	sp, #16
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e80:	f7ff ffee 	bl	8002e60 <HAL_GetTick>
 8002e84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e90:	d005      	beq.n	8002e9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e92:	4b0a      	ldr	r3, [pc, #40]	@ (8002ebc <HAL_Delay+0x44>)
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	461a      	mov	r2, r3
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002e9e:	bf00      	nop
 8002ea0:	f7ff ffde 	bl	8002e60 <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	68fa      	ldr	r2, [r7, #12]
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d8f7      	bhi.n	8002ea0 <HAL_Delay+0x28>
  {
  }
}
 8002eb0:	bf00      	nop
 8002eb2:	bf00      	nop
 8002eb4:	3710      	adds	r7, #16
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	20000020 	.word	0x20000020

08002ec0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b09a      	sub	sp, #104	@ 0x68
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d101      	bne.n	8002ee0 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e1e3      	b.n	80032a8 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	691b      	ldr	r3, [r3, #16]
 8002ee4:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eea:	f003 0310 	and.w	r3, r3, #16
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d176      	bne.n	8002fe0 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d152      	bne.n	8002fa0 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2200      	movs	r2, #0
 8002efe:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2200      	movs	r2, #0
 8002f04:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f7ff fa4b 	bl	80023b0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d13b      	bne.n	8002fa0 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f000 ff37 	bl	8003d9c <ADC_Disable>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f38:	f003 0310 	and.w	r3, r3, #16
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d12f      	bne.n	8002fa0 <HAL_ADC_Init+0xe0>
 8002f40:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d12b      	bne.n	8002fa0 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f4c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002f50:	f023 0302 	bic.w	r3, r3, #2
 8002f54:	f043 0202 	orr.w	r2, r3, #2
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	689a      	ldr	r2, [r3, #8]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002f6a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	689a      	ldr	r2, [r3, #8]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002f7a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002f7c:	4b92      	ldr	r3, [pc, #584]	@ (80031c8 <HAL_ADC_Init+0x308>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a92      	ldr	r2, [pc, #584]	@ (80031cc <HAL_ADC_Init+0x30c>)
 8002f82:	fba2 2303 	umull	r2, r3, r2, r3
 8002f86:	0c9a      	lsrs	r2, r3, #18
 8002f88:	4613      	mov	r3, r2
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	4413      	add	r3, r2
 8002f8e:	005b      	lsls	r3, r3, #1
 8002f90:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002f92:	e002      	b.n	8002f9a <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	3b01      	subs	r3, #1
 8002f98:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d1f9      	bne.n	8002f94 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d007      	beq.n	8002fbe <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002fb8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002fbc:	d110      	bne.n	8002fe0 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc2:	f023 0312 	bic.w	r3, r3, #18
 8002fc6:	f043 0210 	orr.w	r2, r3, #16
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fd2:	f043 0201 	orr.w	r2, r3, #1
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe4:	f003 0310 	and.w	r3, r3, #16
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	f040 8150 	bne.w	800328e <HAL_ADC_Init+0x3ce>
 8002fee:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	f040 814b 	bne.w	800328e <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8003002:	2b00      	cmp	r3, #0
 8003004:	f040 8143 	bne.w	800328e <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800300c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003010:	f043 0202 	orr.w	r2, r3, #2
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003020:	d004      	beq.n	800302c <HAL_ADC_Init+0x16c>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a6a      	ldr	r2, [pc, #424]	@ (80031d0 <HAL_ADC_Init+0x310>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d101      	bne.n	8003030 <HAL_ADC_Init+0x170>
 800302c:	4b69      	ldr	r3, [pc, #420]	@ (80031d4 <HAL_ADC_Init+0x314>)
 800302e:	e000      	b.n	8003032 <HAL_ADC_Init+0x172>
 8003030:	4b69      	ldr	r3, [pc, #420]	@ (80031d8 <HAL_ADC_Init+0x318>)
 8003032:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800303c:	d102      	bne.n	8003044 <HAL_ADC_Init+0x184>
 800303e:	4b64      	ldr	r3, [pc, #400]	@ (80031d0 <HAL_ADC_Init+0x310>)
 8003040:	60fb      	str	r3, [r7, #12]
 8003042:	e01a      	b.n	800307a <HAL_ADC_Init+0x1ba>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a61      	ldr	r2, [pc, #388]	@ (80031d0 <HAL_ADC_Init+0x310>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d103      	bne.n	8003056 <HAL_ADC_Init+0x196>
 800304e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003052:	60fb      	str	r3, [r7, #12]
 8003054:	e011      	b.n	800307a <HAL_ADC_Init+0x1ba>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a60      	ldr	r2, [pc, #384]	@ (80031dc <HAL_ADC_Init+0x31c>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d102      	bne.n	8003066 <HAL_ADC_Init+0x1a6>
 8003060:	4b5f      	ldr	r3, [pc, #380]	@ (80031e0 <HAL_ADC_Init+0x320>)
 8003062:	60fb      	str	r3, [r7, #12]
 8003064:	e009      	b.n	800307a <HAL_ADC_Init+0x1ba>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a5d      	ldr	r2, [pc, #372]	@ (80031e0 <HAL_ADC_Init+0x320>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d102      	bne.n	8003076 <HAL_ADC_Init+0x1b6>
 8003070:	4b5a      	ldr	r3, [pc, #360]	@ (80031dc <HAL_ADC_Init+0x31c>)
 8003072:	60fb      	str	r3, [r7, #12]
 8003074:	e001      	b.n	800307a <HAL_ADC_Init+0x1ba>
 8003076:	2300      	movs	r3, #0
 8003078:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	f003 0303 	and.w	r3, r3, #3
 8003084:	2b01      	cmp	r3, #1
 8003086:	d108      	bne.n	800309a <HAL_ADC_Init+0x1da>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0301 	and.w	r3, r3, #1
 8003092:	2b01      	cmp	r3, #1
 8003094:	d101      	bne.n	800309a <HAL_ADC_Init+0x1da>
 8003096:	2301      	movs	r3, #1
 8003098:	e000      	b.n	800309c <HAL_ADC_Init+0x1dc>
 800309a:	2300      	movs	r3, #0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d11c      	bne.n	80030da <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80030a0:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d010      	beq.n	80030c8 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f003 0303 	and.w	r3, r3, #3
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d107      	bne.n	80030c2 <HAL_ADC_Init+0x202>
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0301 	and.w	r3, r3, #1
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d101      	bne.n	80030c2 <HAL_ADC_Init+0x202>
 80030be:	2301      	movs	r3, #1
 80030c0:	e000      	b.n	80030c4 <HAL_ADC_Init+0x204>
 80030c2:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d108      	bne.n	80030da <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80030c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	431a      	orrs	r2, r3
 80030d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80030d8:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	7e5b      	ldrb	r3, [r3, #25]
 80030de:	035b      	lsls	r3, r3, #13
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80030e4:	2a01      	cmp	r2, #1
 80030e6:	d002      	beq.n	80030ee <HAL_ADC_Init+0x22e>
 80030e8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80030ec:	e000      	b.n	80030f0 <HAL_ADC_Init+0x230>
 80030ee:	2200      	movs	r2, #0
 80030f0:	431a      	orrs	r2, r3
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	431a      	orrs	r2, r3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003100:	4313      	orrs	r3, r2
 8003102:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f893 3020 	ldrb.w	r3, [r3, #32]
 800310a:	2b01      	cmp	r3, #1
 800310c:	d11b      	bne.n	8003146 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	7e5b      	ldrb	r3, [r3, #25]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d109      	bne.n	800312a <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800311a:	3b01      	subs	r3, #1
 800311c:	045a      	lsls	r2, r3, #17
 800311e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003120:	4313      	orrs	r3, r2
 8003122:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003126:	663b      	str	r3, [r7, #96]	@ 0x60
 8003128:	e00d      	b.n	8003146 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003132:	f043 0220 	orr.w	r2, r3, #32
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800313e:	f043 0201 	orr.w	r2, r3, #1
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800314a:	2b01      	cmp	r3, #1
 800314c:	d054      	beq.n	80031f8 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a22      	ldr	r2, [pc, #136]	@ (80031dc <HAL_ADC_Init+0x31c>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d004      	beq.n	8003162 <HAL_ADC_Init+0x2a2>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a20      	ldr	r2, [pc, #128]	@ (80031e0 <HAL_ADC_Init+0x320>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d140      	bne.n	80031e4 <HAL_ADC_Init+0x324>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003166:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 800316a:	d02a      	beq.n	80031c2 <HAL_ADC_Init+0x302>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003170:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003174:	d022      	beq.n	80031bc <HAL_ADC_Init+0x2fc>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800317a:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 800317e:	d01a      	beq.n	80031b6 <HAL_ADC_Init+0x2f6>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003184:	f5b3 5f8a 	cmp.w	r3, #4416	@ 0x1140
 8003188:	d012      	beq.n	80031b0 <HAL_ADC_Init+0x2f0>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800318e:	f5b3 5f84 	cmp.w	r3, #4224	@ 0x1080
 8003192:	d00a      	beq.n	80031aa <HAL_ADC_Init+0x2ea>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003198:	f5b3 5f86 	cmp.w	r3, #4288	@ 0x10c0
 800319c:	d002      	beq.n	80031a4 <HAL_ADC_Init+0x2e4>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031a2:	e023      	b.n	80031ec <HAL_ADC_Init+0x32c>
 80031a4:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80031a8:	e020      	b.n	80031ec <HAL_ADC_Init+0x32c>
 80031aa:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80031ae:	e01d      	b.n	80031ec <HAL_ADC_Init+0x32c>
 80031b0:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80031b4:	e01a      	b.n	80031ec <HAL_ADC_Init+0x32c>
 80031b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80031ba:	e017      	b.n	80031ec <HAL_ADC_Init+0x32c>
 80031bc:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 80031c0:	e014      	b.n	80031ec <HAL_ADC_Init+0x32c>
 80031c2:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 80031c6:	e011      	b.n	80031ec <HAL_ADC_Init+0x32c>
 80031c8:	20000014 	.word	0x20000014
 80031cc:	431bde83 	.word	0x431bde83
 80031d0:	50000100 	.word	0x50000100
 80031d4:	50000300 	.word	0x50000300
 80031d8:	50000700 	.word	0x50000700
 80031dc:	50000400 	.word	0x50000400
 80031e0:	50000500 	.word	0x50000500
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80031ec:	687a      	ldr	r2, [r7, #4]
 80031ee:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80031f0:	4313      	orrs	r3, r2
 80031f2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80031f4:	4313      	orrs	r3, r2
 80031f6:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f003 030c 	and.w	r3, r3, #12
 8003202:	2b00      	cmp	r3, #0
 8003204:	d114      	bne.n	8003230 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	6812      	ldr	r2, [r2, #0]
 8003210:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003214:	f023 0302 	bic.w	r3, r3, #2
 8003218:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	7e1b      	ldrb	r3, [r3, #24]
 800321e:	039a      	lsls	r2, r3, #14
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	4313      	orrs	r3, r2
 800322a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800322c:	4313      	orrs	r3, r2
 800322e:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	68da      	ldr	r2, [r3, #12]
 8003236:	4b1e      	ldr	r3, [pc, #120]	@ (80032b0 <HAL_ADC_Init+0x3f0>)
 8003238:	4013      	ands	r3, r2
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	6812      	ldr	r2, [r2, #0]
 800323e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8003240:	430b      	orrs	r3, r1
 8003242:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	691b      	ldr	r3, [r3, #16]
 8003248:	2b01      	cmp	r3, #1
 800324a:	d10c      	bne.n	8003266 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003252:	f023 010f 	bic.w	r1, r3, #15
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	69db      	ldr	r3, [r3, #28]
 800325a:	1e5a      	subs	r2, r3, #1
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	430a      	orrs	r2, r1
 8003262:	631a      	str	r2, [r3, #48]	@ 0x30
 8003264:	e007      	b.n	8003276 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f022 020f 	bic.w	r2, r2, #15
 8003274:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2200      	movs	r2, #0
 800327a:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003280:	f023 0303 	bic.w	r3, r3, #3
 8003284:	f043 0201 	orr.w	r2, r3, #1
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	641a      	str	r2, [r3, #64]	@ 0x40
 800328c:	e00a      	b.n	80032a4 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003292:	f023 0312 	bic.w	r3, r3, #18
 8003296:	f043 0210 	orr.w	r2, r3, #16
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800329e:	2301      	movs	r3, #1
 80032a0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80032a4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3768      	adds	r7, #104	@ 0x68
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	fff0c007 	.word	0xfff0c007

080032b4 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b084      	sub	sp, #16
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032bc:	2300      	movs	r3, #0
 80032be:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	f003 0304 	and.w	r3, r3, #4
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	f040 80f9 	bne.w	80034c2 <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	d101      	bne.n	80032de <HAL_ADC_Start+0x2a>
 80032da:	2302      	movs	r3, #2
 80032dc:	e0f4      	b.n	80034c8 <HAL_ADC_Start+0x214>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2201      	movs	r2, #1
 80032e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80032e6:	6878      	ldr	r0, [r7, #4]
 80032e8:	f000 fcf4 	bl	8003cd4 <ADC_Enable>
 80032ec:	4603      	mov	r3, r0
 80032ee:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80032f0:	7bfb      	ldrb	r3, [r7, #15]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	f040 80e0 	bne.w	80034b8 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003300:	f023 0301 	bic.w	r3, r3, #1
 8003304:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003314:	d004      	beq.n	8003320 <HAL_ADC_Start+0x6c>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a6d      	ldr	r2, [pc, #436]	@ (80034d0 <HAL_ADC_Start+0x21c>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d106      	bne.n	800332e <HAL_ADC_Start+0x7a>
 8003320:	4b6c      	ldr	r3, [pc, #432]	@ (80034d4 <HAL_ADC_Start+0x220>)
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	f003 031f 	and.w	r3, r3, #31
 8003328:	2b00      	cmp	r3, #0
 800332a:	d010      	beq.n	800334e <HAL_ADC_Start+0x9a>
 800332c:	e005      	b.n	800333a <HAL_ADC_Start+0x86>
 800332e:	4b6a      	ldr	r3, [pc, #424]	@ (80034d8 <HAL_ADC_Start+0x224>)
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	f003 031f 	and.w	r3, r3, #31
 8003336:	2b00      	cmp	r3, #0
 8003338:	d009      	beq.n	800334e <HAL_ADC_Start+0x9a>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003342:	d004      	beq.n	800334e <HAL_ADC_Start+0x9a>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a64      	ldr	r2, [pc, #400]	@ (80034dc <HAL_ADC_Start+0x228>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d115      	bne.n	800337a <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003352:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003364:	2b00      	cmp	r3, #0
 8003366:	d036      	beq.n	80033d6 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800336c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003370:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	641a      	str	r2, [r3, #64]	@ 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8003378:	e02d      	b.n	80033d6 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800337e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800338e:	d004      	beq.n	800339a <HAL_ADC_Start+0xe6>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a4e      	ldr	r2, [pc, #312]	@ (80034d0 <HAL_ADC_Start+0x21c>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d10a      	bne.n	80033b0 <HAL_ADC_Start+0xfc>
 800339a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	bf14      	ite	ne
 80033a8:	2301      	movne	r3, #1
 80033aa:	2300      	moveq	r3, #0
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	e008      	b.n	80033c2 <HAL_ADC_Start+0x10e>
 80033b0:	4b4a      	ldr	r3, [pc, #296]	@ (80034dc <HAL_ADC_Start+0x228>)
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	bf14      	ite	ne
 80033bc:	2301      	movne	r3, #1
 80033be:	2300      	moveq	r3, #0
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d007      	beq.n	80033d6 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ca:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80033ce:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80033de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033e2:	d106      	bne.n	80033f2 <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033e8:	f023 0206 	bic.w	r2, r3, #6
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	645a      	str	r2, [r3, #68]	@ 0x44
 80033f0:	e002      	b.n	80033f8 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	221c      	movs	r2, #28
 8003406:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003410:	d004      	beq.n	800341c <HAL_ADC_Start+0x168>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a2e      	ldr	r2, [pc, #184]	@ (80034d0 <HAL_ADC_Start+0x21c>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d106      	bne.n	800342a <HAL_ADC_Start+0x176>
 800341c:	4b2d      	ldr	r3, [pc, #180]	@ (80034d4 <HAL_ADC_Start+0x220>)
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	f003 031f 	and.w	r3, r3, #31
 8003424:	2b00      	cmp	r3, #0
 8003426:	d03e      	beq.n	80034a6 <HAL_ADC_Start+0x1f2>
 8003428:	e005      	b.n	8003436 <HAL_ADC_Start+0x182>
 800342a:	4b2b      	ldr	r3, [pc, #172]	@ (80034d8 <HAL_ADC_Start+0x224>)
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	f003 031f 	and.w	r3, r3, #31
 8003432:	2b00      	cmp	r3, #0
 8003434:	d037      	beq.n	80034a6 <HAL_ADC_Start+0x1f2>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800343e:	d004      	beq.n	800344a <HAL_ADC_Start+0x196>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a22      	ldr	r2, [pc, #136]	@ (80034d0 <HAL_ADC_Start+0x21c>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d106      	bne.n	8003458 <HAL_ADC_Start+0x1a4>
 800344a:	4b22      	ldr	r3, [pc, #136]	@ (80034d4 <HAL_ADC_Start+0x220>)
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	f003 031f 	and.w	r3, r3, #31
 8003452:	2b05      	cmp	r3, #5
 8003454:	d027      	beq.n	80034a6 <HAL_ADC_Start+0x1f2>
 8003456:	e005      	b.n	8003464 <HAL_ADC_Start+0x1b0>
 8003458:	4b1f      	ldr	r3, [pc, #124]	@ (80034d8 <HAL_ADC_Start+0x224>)
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	f003 031f 	and.w	r3, r3, #31
 8003460:	2b05      	cmp	r3, #5
 8003462:	d020      	beq.n	80034a6 <HAL_ADC_Start+0x1f2>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800346c:	d004      	beq.n	8003478 <HAL_ADC_Start+0x1c4>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a17      	ldr	r2, [pc, #92]	@ (80034d0 <HAL_ADC_Start+0x21c>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d106      	bne.n	8003486 <HAL_ADC_Start+0x1d2>
 8003478:	4b16      	ldr	r3, [pc, #88]	@ (80034d4 <HAL_ADC_Start+0x220>)
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	f003 031f 	and.w	r3, r3, #31
 8003480:	2b09      	cmp	r3, #9
 8003482:	d010      	beq.n	80034a6 <HAL_ADC_Start+0x1f2>
 8003484:	e005      	b.n	8003492 <HAL_ADC_Start+0x1de>
 8003486:	4b14      	ldr	r3, [pc, #80]	@ (80034d8 <HAL_ADC_Start+0x224>)
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	f003 031f 	and.w	r3, r3, #31
 800348e:	2b09      	cmp	r3, #9
 8003490:	d009      	beq.n	80034a6 <HAL_ADC_Start+0x1f2>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800349a:	d004      	beq.n	80034a6 <HAL_ADC_Start+0x1f2>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a0e      	ldr	r2, [pc, #56]	@ (80034dc <HAL_ADC_Start+0x228>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d10f      	bne.n	80034c6 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	689a      	ldr	r2, [r3, #8]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f042 0204 	orr.w	r2, r2, #4
 80034b4:	609a      	str	r2, [r3, #8]
 80034b6:	e006      	b.n	80034c6 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2200      	movs	r2, #0
 80034bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80034c0:	e001      	b.n	80034c6 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80034c2:	2302      	movs	r3, #2
 80034c4:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80034c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3710      	adds	r7, #16
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	50000100 	.word	0x50000100
 80034d4:	50000300 	.word	0x50000300
 80034d8:	50000700 	.word	0x50000700
 80034dc:	50000400 	.word	0x50000400

080034e0 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b086      	sub	sp, #24
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 80034ea:	2300      	movs	r3, #0
 80034ec:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	695b      	ldr	r3, [r3, #20]
 80034f2:	2b08      	cmp	r3, #8
 80034f4:	d102      	bne.n	80034fc <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80034f6:	2308      	movs	r3, #8
 80034f8:	617b      	str	r3, [r7, #20]
 80034fa:	e03a      	b.n	8003572 <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003504:	d004      	beq.n	8003510 <HAL_ADC_PollForConversion+0x30>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a72      	ldr	r2, [pc, #456]	@ (80036d4 <HAL_ADC_PollForConversion+0x1f4>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d101      	bne.n	8003514 <HAL_ADC_PollForConversion+0x34>
 8003510:	4b71      	ldr	r3, [pc, #452]	@ (80036d8 <HAL_ADC_PollForConversion+0x1f8>)
 8003512:	e000      	b.n	8003516 <HAL_ADC_PollForConversion+0x36>
 8003514:	4b71      	ldr	r3, [pc, #452]	@ (80036dc <HAL_ADC_PollForConversion+0x1fc>)
 8003516:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	f003 031f 	and.w	r3, r3, #31
 8003520:	2b00      	cmp	r3, #0
 8003522:	d112      	bne.n	800354a <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	68db      	ldr	r3, [r3, #12]
 800352a:	f003 0301 	and.w	r3, r3, #1
 800352e:	2b01      	cmp	r3, #1
 8003530:	d11d      	bne.n	800356e <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003536:	f043 0220 	orr.w	r2, r3, #32
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2200      	movs	r2, #0
 8003542:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e0bf      	b.n	80036ca <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d00b      	beq.n	800356e <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800355a:	f043 0220 	orr.w	r2, r3, #32
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2200      	movs	r2, #0
 8003566:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	e0ad      	b.n	80036ca <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800356e:	230c      	movs	r3, #12
 8003570:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800357a:	d004      	beq.n	8003586 <HAL_ADC_PollForConversion+0xa6>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a54      	ldr	r2, [pc, #336]	@ (80036d4 <HAL_ADC_PollForConversion+0x1f4>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d106      	bne.n	8003594 <HAL_ADC_PollForConversion+0xb4>
 8003586:	4b54      	ldr	r3, [pc, #336]	@ (80036d8 <HAL_ADC_PollForConversion+0x1f8>)
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	f003 031f 	and.w	r3, r3, #31
 800358e:	2b00      	cmp	r3, #0
 8003590:	d010      	beq.n	80035b4 <HAL_ADC_PollForConversion+0xd4>
 8003592:	e005      	b.n	80035a0 <HAL_ADC_PollForConversion+0xc0>
 8003594:	4b51      	ldr	r3, [pc, #324]	@ (80036dc <HAL_ADC_PollForConversion+0x1fc>)
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	f003 031f 	and.w	r3, r3, #31
 800359c:	2b00      	cmp	r3, #0
 800359e:	d009      	beq.n	80035b4 <HAL_ADC_PollForConversion+0xd4>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035a8:	d004      	beq.n	80035b4 <HAL_ADC_PollForConversion+0xd4>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a4c      	ldr	r2, [pc, #304]	@ (80036e0 <HAL_ADC_PollForConversion+0x200>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d104      	bne.n	80035be <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	68db      	ldr	r3, [r3, #12]
 80035ba:	613b      	str	r3, [r7, #16]
 80035bc:	e00f      	b.n	80035de <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035c6:	d004      	beq.n	80035d2 <HAL_ADC_PollForConversion+0xf2>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a41      	ldr	r2, [pc, #260]	@ (80036d4 <HAL_ADC_PollForConversion+0x1f4>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d102      	bne.n	80035d8 <HAL_ADC_PollForConversion+0xf8>
 80035d2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80035d6:	e000      	b.n	80035da <HAL_ADC_PollForConversion+0xfa>
 80035d8:	4b41      	ldr	r3, [pc, #260]	@ (80036e0 <HAL_ADC_PollForConversion+0x200>)
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 80035de:	f7ff fc3f 	bl	8002e60 <HAL_GetTick>
 80035e2:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80035e4:	e021      	b.n	800362a <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ec:	d01d      	beq.n	800362a <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d007      	beq.n	8003604 <HAL_ADC_PollForConversion+0x124>
 80035f4:	f7ff fc34 	bl	8002e60 <HAL_GetTick>
 80035f8:	4602      	mov	r2, r0
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	683a      	ldr	r2, [r7, #0]
 8003600:	429a      	cmp	r2, r3
 8003602:	d212      	bcs.n	800362a <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	4013      	ands	r3, r2
 800360e:	2b00      	cmp	r3, #0
 8003610:	d10b      	bne.n	800362a <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003616:	f043 0204 	orr.w	r2, r3, #4
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8003626:	2303      	movs	r3, #3
 8003628:	e04f      	b.n	80036ca <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	4013      	ands	r3, r2
 8003634:	2b00      	cmp	r3, #0
 8003636:	d0d6      	beq.n	80035e6 <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800363c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	68db      	ldr	r3, [r3, #12]
 800364a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800364e:	2b00      	cmp	r3, #0
 8003650:	d131      	bne.n	80036b6 <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8003658:	2b00      	cmp	r3, #0
 800365a:	d12c      	bne.n	80036b6 <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 0308 	and.w	r3, r3, #8
 8003666:	2b08      	cmp	r3, #8
 8003668:	d125      	bne.n	80036b6 <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	f003 0304 	and.w	r3, r3, #4
 8003674:	2b00      	cmp	r3, #0
 8003676:	d112      	bne.n	800369e <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800367c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	641a      	str	r2, [r3, #64]	@ 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003688:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800368c:	2b00      	cmp	r3, #0
 800368e:	d112      	bne.n	80036b6 <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003694:	f043 0201 	orr.w	r2, r3, #1
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	641a      	str	r2, [r3, #64]	@ 0x40
 800369c:	e00b      	b.n	80036b6 <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a2:	f043 0220 	orr.w	r2, r3, #32
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036ae:	f043 0201 	orr.w	r2, r3, #1
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d103      	bne.n	80036c8 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	697a      	ldr	r2, [r7, #20]
 80036c6:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 80036c8:	2300      	movs	r3, #0
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3718      	adds	r7, #24
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	50000100 	.word	0x50000100
 80036d8:	50000300 	.word	0x50000300
 80036dc:	50000700 	.word	0x50000700
 80036e0:	50000400 	.word	0x50000400

080036e4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	370c      	adds	r7, #12
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr
	...

08003700 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003700:	b480      	push	{r7}
 8003702:	b09b      	sub	sp, #108	@ 0x6c
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
 8003708:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800370a:	2300      	movs	r3, #0
 800370c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8003710:	2300      	movs	r3, #0
 8003712:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800371a:	2b01      	cmp	r3, #1
 800371c:	d101      	bne.n	8003722 <HAL_ADC_ConfigChannel+0x22>
 800371e:	2302      	movs	r3, #2
 8003720:	e2c8      	b.n	8003cb4 <HAL_ADC_ConfigChannel+0x5b4>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2201      	movs	r2, #1
 8003726:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	f003 0304 	and.w	r3, r3, #4
 8003734:	2b00      	cmp	r3, #0
 8003736:	f040 82ac 	bne.w	8003c92 <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	2b04      	cmp	r3, #4
 8003740:	d81c      	bhi.n	800377c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	685a      	ldr	r2, [r3, #4]
 800374c:	4613      	mov	r3, r2
 800374e:	005b      	lsls	r3, r3, #1
 8003750:	4413      	add	r3, r2
 8003752:	005b      	lsls	r3, r3, #1
 8003754:	461a      	mov	r2, r3
 8003756:	231f      	movs	r3, #31
 8003758:	4093      	lsls	r3, r2
 800375a:	43db      	mvns	r3, r3
 800375c:	4019      	ands	r1, r3
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	6818      	ldr	r0, [r3, #0]
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	685a      	ldr	r2, [r3, #4]
 8003766:	4613      	mov	r3, r2
 8003768:	005b      	lsls	r3, r3, #1
 800376a:	4413      	add	r3, r2
 800376c:	005b      	lsls	r3, r3, #1
 800376e:	fa00 f203 	lsl.w	r2, r0, r3
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	430a      	orrs	r2, r1
 8003778:	631a      	str	r2, [r3, #48]	@ 0x30
 800377a:	e063      	b.n	8003844 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	2b09      	cmp	r3, #9
 8003782:	d81e      	bhi.n	80037c2 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	685a      	ldr	r2, [r3, #4]
 800378e:	4613      	mov	r3, r2
 8003790:	005b      	lsls	r3, r3, #1
 8003792:	4413      	add	r3, r2
 8003794:	005b      	lsls	r3, r3, #1
 8003796:	3b1e      	subs	r3, #30
 8003798:	221f      	movs	r2, #31
 800379a:	fa02 f303 	lsl.w	r3, r2, r3
 800379e:	43db      	mvns	r3, r3
 80037a0:	4019      	ands	r1, r3
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	6818      	ldr	r0, [r3, #0]
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	685a      	ldr	r2, [r3, #4]
 80037aa:	4613      	mov	r3, r2
 80037ac:	005b      	lsls	r3, r3, #1
 80037ae:	4413      	add	r3, r2
 80037b0:	005b      	lsls	r3, r3, #1
 80037b2:	3b1e      	subs	r3, #30
 80037b4:	fa00 f203 	lsl.w	r2, r0, r3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	430a      	orrs	r2, r1
 80037be:	635a      	str	r2, [r3, #52]	@ 0x34
 80037c0:	e040      	b.n	8003844 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	2b0e      	cmp	r3, #14
 80037c8:	d81e      	bhi.n	8003808 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	685a      	ldr	r2, [r3, #4]
 80037d4:	4613      	mov	r3, r2
 80037d6:	005b      	lsls	r3, r3, #1
 80037d8:	4413      	add	r3, r2
 80037da:	005b      	lsls	r3, r3, #1
 80037dc:	3b3c      	subs	r3, #60	@ 0x3c
 80037de:	221f      	movs	r2, #31
 80037e0:	fa02 f303 	lsl.w	r3, r2, r3
 80037e4:	43db      	mvns	r3, r3
 80037e6:	4019      	ands	r1, r3
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	6818      	ldr	r0, [r3, #0]
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	685a      	ldr	r2, [r3, #4]
 80037f0:	4613      	mov	r3, r2
 80037f2:	005b      	lsls	r3, r3, #1
 80037f4:	4413      	add	r3, r2
 80037f6:	005b      	lsls	r3, r3, #1
 80037f8:	3b3c      	subs	r3, #60	@ 0x3c
 80037fa:	fa00 f203 	lsl.w	r2, r0, r3
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	430a      	orrs	r2, r1
 8003804:	639a      	str	r2, [r3, #56]	@ 0x38
 8003806:	e01d      	b.n	8003844 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	685a      	ldr	r2, [r3, #4]
 8003812:	4613      	mov	r3, r2
 8003814:	005b      	lsls	r3, r3, #1
 8003816:	4413      	add	r3, r2
 8003818:	005b      	lsls	r3, r3, #1
 800381a:	3b5a      	subs	r3, #90	@ 0x5a
 800381c:	221f      	movs	r2, #31
 800381e:	fa02 f303 	lsl.w	r3, r2, r3
 8003822:	43db      	mvns	r3, r3
 8003824:	4019      	ands	r1, r3
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	6818      	ldr	r0, [r3, #0]
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	685a      	ldr	r2, [r3, #4]
 800382e:	4613      	mov	r3, r2
 8003830:	005b      	lsls	r3, r3, #1
 8003832:	4413      	add	r3, r2
 8003834:	005b      	lsls	r3, r3, #1
 8003836:	3b5a      	subs	r3, #90	@ 0x5a
 8003838:	fa00 f203 	lsl.w	r2, r0, r3
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	430a      	orrs	r2, r1
 8003842:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	f003 030c 	and.w	r3, r3, #12
 800384e:	2b00      	cmp	r3, #0
 8003850:	f040 80e5 	bne.w	8003a1e <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	2b09      	cmp	r3, #9
 800385a:	d91c      	bls.n	8003896 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	6999      	ldr	r1, [r3, #24]
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	4613      	mov	r3, r2
 8003868:	005b      	lsls	r3, r3, #1
 800386a:	4413      	add	r3, r2
 800386c:	3b1e      	subs	r3, #30
 800386e:	2207      	movs	r2, #7
 8003870:	fa02 f303 	lsl.w	r3, r2, r3
 8003874:	43db      	mvns	r3, r3
 8003876:	4019      	ands	r1, r3
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	6898      	ldr	r0, [r3, #8]
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	4613      	mov	r3, r2
 8003882:	005b      	lsls	r3, r3, #1
 8003884:	4413      	add	r3, r2
 8003886:	3b1e      	subs	r3, #30
 8003888:	fa00 f203 	lsl.w	r2, r0, r3
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	430a      	orrs	r2, r1
 8003892:	619a      	str	r2, [r3, #24]
 8003894:	e019      	b.n	80038ca <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	6959      	ldr	r1, [r3, #20]
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	4613      	mov	r3, r2
 80038a2:	005b      	lsls	r3, r3, #1
 80038a4:	4413      	add	r3, r2
 80038a6:	2207      	movs	r2, #7
 80038a8:	fa02 f303 	lsl.w	r3, r2, r3
 80038ac:	43db      	mvns	r3, r3
 80038ae:	4019      	ands	r1, r3
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	6898      	ldr	r0, [r3, #8]
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	4613      	mov	r3, r2
 80038ba:	005b      	lsls	r3, r3, #1
 80038bc:	4413      	add	r3, r2
 80038be:	fa00 f203 	lsl.w	r2, r0, r3
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	430a      	orrs	r2, r1
 80038c8:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	695a      	ldr	r2, [r3, #20]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	68db      	ldr	r3, [r3, #12]
 80038d4:	08db      	lsrs	r3, r3, #3
 80038d6:	f003 0303 	and.w	r3, r3, #3
 80038da:	005b      	lsls	r3, r3, #1
 80038dc:	fa02 f303 	lsl.w	r3, r2, r3
 80038e0:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	691b      	ldr	r3, [r3, #16]
 80038e6:	3b01      	subs	r3, #1
 80038e8:	2b03      	cmp	r3, #3
 80038ea:	d84f      	bhi.n	800398c <HAL_ADC_ConfigChannel+0x28c>
 80038ec:	a201      	add	r2, pc, #4	@ (adr r2, 80038f4 <HAL_ADC_ConfigChannel+0x1f4>)
 80038ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038f2:	bf00      	nop
 80038f4:	08003905 	.word	0x08003905
 80038f8:	08003927 	.word	0x08003927
 80038fc:	08003949 	.word	0x08003949
 8003900:	0800396b 	.word	0x0800396b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800390a:	4b99      	ldr	r3, [pc, #612]	@ (8003b70 <HAL_ADC_ConfigChannel+0x470>)
 800390c:	4013      	ands	r3, r2
 800390e:	683a      	ldr	r2, [r7, #0]
 8003910:	6812      	ldr	r2, [r2, #0]
 8003912:	0691      	lsls	r1, r2, #26
 8003914:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003916:	430a      	orrs	r2, r1
 8003918:	431a      	orrs	r2, r3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003922:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003924:	e07b      	b.n	8003a1e <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800392c:	4b90      	ldr	r3, [pc, #576]	@ (8003b70 <HAL_ADC_ConfigChannel+0x470>)
 800392e:	4013      	ands	r3, r2
 8003930:	683a      	ldr	r2, [r7, #0]
 8003932:	6812      	ldr	r2, [r2, #0]
 8003934:	0691      	lsls	r1, r2, #26
 8003936:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003938:	430a      	orrs	r2, r1
 800393a:	431a      	orrs	r2, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003944:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003946:	e06a      	b.n	8003a1e <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800394e:	4b88      	ldr	r3, [pc, #544]	@ (8003b70 <HAL_ADC_ConfigChannel+0x470>)
 8003950:	4013      	ands	r3, r2
 8003952:	683a      	ldr	r2, [r7, #0]
 8003954:	6812      	ldr	r2, [r2, #0]
 8003956:	0691      	lsls	r1, r2, #26
 8003958:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800395a:	430a      	orrs	r2, r1
 800395c:	431a      	orrs	r2, r3
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003966:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003968:	e059      	b.n	8003a1e <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003970:	4b7f      	ldr	r3, [pc, #508]	@ (8003b70 <HAL_ADC_ConfigChannel+0x470>)
 8003972:	4013      	ands	r3, r2
 8003974:	683a      	ldr	r2, [r7, #0]
 8003976:	6812      	ldr	r2, [r2, #0]
 8003978:	0691      	lsls	r1, r2, #26
 800397a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800397c:	430a      	orrs	r2, r1
 800397e:	431a      	orrs	r2, r3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003988:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800398a:	e048      	b.n	8003a1e <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003992:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	069b      	lsls	r3, r3, #26
 800399c:	429a      	cmp	r2, r3
 800399e:	d107      	bne.n	80039b0 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80039ae:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80039b6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	069b      	lsls	r3, r3, #26
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d107      	bne.n	80039d4 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80039d2:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80039da:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	069b      	lsls	r3, r3, #26
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d107      	bne.n	80039f8 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80039f6:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039fe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	069b      	lsls	r3, r3, #26
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d107      	bne.n	8003a1c <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003a1a:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8003a1c:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	f003 0303 	and.w	r3, r3, #3
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d108      	bne.n	8003a3e <HAL_ADC_ConfigChannel+0x33e>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0301 	and.w	r3, r3, #1
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d101      	bne.n	8003a3e <HAL_ADC_ConfigChannel+0x33e>
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e000      	b.n	8003a40 <HAL_ADC_ConfigChannel+0x340>
 8003a3e:	2300      	movs	r3, #0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	f040 8131 	bne.w	8003ca8 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	68db      	ldr	r3, [r3, #12]
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d00f      	beq.n	8003a6e <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a60:	43da      	mvns	r2, r3
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	400a      	ands	r2, r1
 8003a68:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8003a6c:	e049      	b.n	8003b02 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	409a      	lsls	r2, r3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	430a      	orrs	r2, r1
 8003a84:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2b09      	cmp	r3, #9
 8003a8e:	d91c      	bls.n	8003aca <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	6999      	ldr	r1, [r3, #24]
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	4613      	mov	r3, r2
 8003a9c:	005b      	lsls	r3, r3, #1
 8003a9e:	4413      	add	r3, r2
 8003aa0:	3b1b      	subs	r3, #27
 8003aa2:	2207      	movs	r2, #7
 8003aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa8:	43db      	mvns	r3, r3
 8003aaa:	4019      	ands	r1, r3
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	6898      	ldr	r0, [r3, #8]
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	005b      	lsls	r3, r3, #1
 8003ab8:	4413      	add	r3, r2
 8003aba:	3b1b      	subs	r3, #27
 8003abc:	fa00 f203 	lsl.w	r2, r0, r3
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	430a      	orrs	r2, r1
 8003ac6:	619a      	str	r2, [r3, #24]
 8003ac8:	e01b      	b.n	8003b02 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	6959      	ldr	r1, [r3, #20]
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	1c5a      	adds	r2, r3, #1
 8003ad6:	4613      	mov	r3, r2
 8003ad8:	005b      	lsls	r3, r3, #1
 8003ada:	4413      	add	r3, r2
 8003adc:	2207      	movs	r2, #7
 8003ade:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae2:	43db      	mvns	r3, r3
 8003ae4:	4019      	ands	r1, r3
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	6898      	ldr	r0, [r3, #8]
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	1c5a      	adds	r2, r3, #1
 8003af0:	4613      	mov	r3, r2
 8003af2:	005b      	lsls	r3, r3, #1
 8003af4:	4413      	add	r3, r2
 8003af6:	fa00 f203 	lsl.w	r2, r0, r3
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	430a      	orrs	r2, r1
 8003b00:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b0a:	d004      	beq.n	8003b16 <HAL_ADC_ConfigChannel+0x416>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a18      	ldr	r2, [pc, #96]	@ (8003b74 <HAL_ADC_ConfigChannel+0x474>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d101      	bne.n	8003b1a <HAL_ADC_ConfigChannel+0x41a>
 8003b16:	4b18      	ldr	r3, [pc, #96]	@ (8003b78 <HAL_ADC_ConfigChannel+0x478>)
 8003b18:	e000      	b.n	8003b1c <HAL_ADC_ConfigChannel+0x41c>
 8003b1a:	4b18      	ldr	r3, [pc, #96]	@ (8003b7c <HAL_ADC_ConfigChannel+0x47c>)
 8003b1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2b10      	cmp	r3, #16
 8003b24:	d105      	bne.n	8003b32 <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003b26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d015      	beq.n	8003b5e <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003b36:	2b11      	cmp	r3, #17
 8003b38:	d105      	bne.n	8003b46 <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003b3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d00b      	beq.n	8003b5e <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003b4a:	2b12      	cmp	r3, #18
 8003b4c:	f040 80ac 	bne.w	8003ca8 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003b50:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	f040 80a5 	bne.w	8003ca8 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b66:	d10b      	bne.n	8003b80 <HAL_ADC_ConfigChannel+0x480>
 8003b68:	4b02      	ldr	r3, [pc, #8]	@ (8003b74 <HAL_ADC_ConfigChannel+0x474>)
 8003b6a:	60fb      	str	r3, [r7, #12]
 8003b6c:	e023      	b.n	8003bb6 <HAL_ADC_ConfigChannel+0x4b6>
 8003b6e:	bf00      	nop
 8003b70:	83fff000 	.word	0x83fff000
 8003b74:	50000100 	.word	0x50000100
 8003b78:	50000300 	.word	0x50000300
 8003b7c:	50000700 	.word	0x50000700
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a4e      	ldr	r2, [pc, #312]	@ (8003cc0 <HAL_ADC_ConfigChannel+0x5c0>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d103      	bne.n	8003b92 <HAL_ADC_ConfigChannel+0x492>
 8003b8a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003b8e:	60fb      	str	r3, [r7, #12]
 8003b90:	e011      	b.n	8003bb6 <HAL_ADC_ConfigChannel+0x4b6>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a4b      	ldr	r2, [pc, #300]	@ (8003cc4 <HAL_ADC_ConfigChannel+0x5c4>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d102      	bne.n	8003ba2 <HAL_ADC_ConfigChannel+0x4a2>
 8003b9c:	4b4a      	ldr	r3, [pc, #296]	@ (8003cc8 <HAL_ADC_ConfigChannel+0x5c8>)
 8003b9e:	60fb      	str	r3, [r7, #12]
 8003ba0:	e009      	b.n	8003bb6 <HAL_ADC_ConfigChannel+0x4b6>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a48      	ldr	r2, [pc, #288]	@ (8003cc8 <HAL_ADC_ConfigChannel+0x5c8>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d102      	bne.n	8003bb2 <HAL_ADC_ConfigChannel+0x4b2>
 8003bac:	4b45      	ldr	r3, [pc, #276]	@ (8003cc4 <HAL_ADC_ConfigChannel+0x5c4>)
 8003bae:	60fb      	str	r3, [r7, #12]
 8003bb0:	e001      	b.n	8003bb6 <HAL_ADC_ConfigChannel+0x4b6>
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	f003 0303 	and.w	r3, r3, #3
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d108      	bne.n	8003bd6 <HAL_ADC_ConfigChannel+0x4d6>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 0301 	and.w	r3, r3, #1
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d101      	bne.n	8003bd6 <HAL_ADC_ConfigChannel+0x4d6>
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e000      	b.n	8003bd8 <HAL_ADC_ConfigChannel+0x4d8>
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d150      	bne.n	8003c7e <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003bdc:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d010      	beq.n	8003c04 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	f003 0303 	and.w	r3, r3, #3
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d107      	bne.n	8003bfe <HAL_ADC_ConfigChannel+0x4fe>
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 0301 	and.w	r3, r3, #1
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d101      	bne.n	8003bfe <HAL_ADC_ConfigChannel+0x4fe>
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e000      	b.n	8003c00 <HAL_ADC_ConfigChannel+0x500>
 8003bfe:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d13c      	bne.n	8003c7e <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	2b10      	cmp	r3, #16
 8003c0a:	d11d      	bne.n	8003c48 <HAL_ADC_ConfigChannel+0x548>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c14:	d118      	bne.n	8003c48 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8003c16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003c1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c20:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003c22:	4b2a      	ldr	r3, [pc, #168]	@ (8003ccc <HAL_ADC_ConfigChannel+0x5cc>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a2a      	ldr	r2, [pc, #168]	@ (8003cd0 <HAL_ADC_ConfigChannel+0x5d0>)
 8003c28:	fba2 2303 	umull	r2, r3, r2, r3
 8003c2c:	0c9a      	lsrs	r2, r3, #18
 8003c2e:	4613      	mov	r3, r2
 8003c30:	009b      	lsls	r3, r3, #2
 8003c32:	4413      	add	r3, r2
 8003c34:	005b      	lsls	r3, r3, #1
 8003c36:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003c38:	e002      	b.n	8003c40 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	3b01      	subs	r3, #1
 8003c3e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d1f9      	bne.n	8003c3a <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003c46:	e02e      	b.n	8003ca6 <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	2b11      	cmp	r3, #17
 8003c4e:	d10b      	bne.n	8003c68 <HAL_ADC_ConfigChannel+0x568>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c58:	d106      	bne.n	8003c68 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003c5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8003c62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c64:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003c66:	e01e      	b.n	8003ca6 <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	2b12      	cmp	r3, #18
 8003c6e:	d11a      	bne.n	8003ca6 <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003c70:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003c78:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c7a:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003c7c:	e013      	b.n	8003ca6 <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c82:	f043 0220 	orr.w	r2, r3, #32
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8003c90:	e00a      	b.n	8003ca8 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c96:	f043 0220 	orr.w	r2, r3, #32
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8003ca4:	e000      	b.n	8003ca8 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003ca6:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003cb0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	376c      	adds	r7, #108	@ 0x6c
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr
 8003cc0:	50000100 	.word	0x50000100
 8003cc4:	50000400 	.word	0x50000400
 8003cc8:	50000500 	.word	0x50000500
 8003ccc:	20000014 	.word	0x20000014
 8003cd0:	431bde83 	.word	0x431bde83

08003cd4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	f003 0303 	and.w	r3, r3, #3
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d108      	bne.n	8003d00 <ADC_Enable+0x2c>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0301 	and.w	r3, r3, #1
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d101      	bne.n	8003d00 <ADC_Enable+0x2c>
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e000      	b.n	8003d02 <ADC_Enable+0x2e>
 8003d00:	2300      	movs	r3, #0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d143      	bne.n	8003d8e <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	689a      	ldr	r2, [r3, #8]
 8003d0c:	4b22      	ldr	r3, [pc, #136]	@ (8003d98 <ADC_Enable+0xc4>)
 8003d0e:	4013      	ands	r3, r2
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d00d      	beq.n	8003d30 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d18:	f043 0210 	orr.w	r2, r3, #16
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d24:	f043 0201 	orr.w	r2, r3, #1
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e02f      	b.n	8003d90 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	689a      	ldr	r2, [r3, #8]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f042 0201 	orr.w	r2, r2, #1
 8003d3e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003d40:	f7ff f88e 	bl	8002e60 <HAL_GetTick>
 8003d44:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003d46:	e01b      	b.n	8003d80 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003d48:	f7ff f88a 	bl	8002e60 <HAL_GetTick>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d914      	bls.n	8003d80 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 0301 	and.w	r3, r3, #1
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d00d      	beq.n	8003d80 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d68:	f043 0210 	orr.w	r2, r3, #16
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d74:	f043 0201 	orr.w	r2, r3, #1
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e007      	b.n	8003d90 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 0301 	and.w	r3, r3, #1
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d1dc      	bne.n	8003d48 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003d8e:	2300      	movs	r3, #0
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3710      	adds	r7, #16
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}
 8003d98:	8000003f 	.word	0x8000003f

08003d9c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b084      	sub	sp, #16
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003da4:	2300      	movs	r3, #0
 8003da6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	f003 0303 	and.w	r3, r3, #3
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d108      	bne.n	8003dc8 <ADC_Disable+0x2c>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 0301 	and.w	r3, r3, #1
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d101      	bne.n	8003dc8 <ADC_Disable+0x2c>
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e000      	b.n	8003dca <ADC_Disable+0x2e>
 8003dc8:	2300      	movs	r3, #0
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d047      	beq.n	8003e5e <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	f003 030d 	and.w	r3, r3, #13
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d10f      	bne.n	8003dfc <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	689a      	ldr	r2, [r3, #8]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f042 0202 	orr.w	r2, r2, #2
 8003dea:	609a      	str	r2, [r3, #8]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2203      	movs	r2, #3
 8003df2:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003df4:	f7ff f834 	bl	8002e60 <HAL_GetTick>
 8003df8:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003dfa:	e029      	b.n	8003e50 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e00:	f043 0210 	orr.w	r2, r3, #16
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e0c:	f043 0201 	orr.w	r2, r3, #1
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e023      	b.n	8003e60 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003e18:	f7ff f822 	bl	8002e60 <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	2b02      	cmp	r3, #2
 8003e24:	d914      	bls.n	8003e50 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	f003 0301 	and.w	r3, r3, #1
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d10d      	bne.n	8003e50 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e38:	f043 0210 	orr.w	r2, r3, #16
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e44:	f043 0201 	orr.w	r2, r3, #1
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	e007      	b.n	8003e60 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	f003 0301 	and.w	r3, r3, #1
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d0dc      	beq.n	8003e18 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003e5e:	2300      	movs	r3, #0
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	3710      	adds	r7, #16
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}

08003e68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b085      	sub	sp, #20
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	f003 0307 	and.w	r3, r3, #7
 8003e76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e78:	4b0c      	ldr	r3, [pc, #48]	@ (8003eac <__NVIC_SetPriorityGrouping+0x44>)
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e7e:	68ba      	ldr	r2, [r7, #8]
 8003e80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e84:	4013      	ands	r3, r2
 8003e86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e90:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003e94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e9a:	4a04      	ldr	r2, [pc, #16]	@ (8003eac <__NVIC_SetPriorityGrouping+0x44>)
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	60d3      	str	r3, [r2, #12]
}
 8003ea0:	bf00      	nop
 8003ea2:	3714      	adds	r7, #20
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eaa:	4770      	bx	lr
 8003eac:	e000ed00 	.word	0xe000ed00

08003eb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003eb4:	4b04      	ldr	r3, [pc, #16]	@ (8003ec8 <__NVIC_GetPriorityGrouping+0x18>)
 8003eb6:	68db      	ldr	r3, [r3, #12]
 8003eb8:	0a1b      	lsrs	r3, r3, #8
 8003eba:	f003 0307 	and.w	r3, r3, #7
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr
 8003ec8:	e000ed00 	.word	0xe000ed00

08003ecc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b083      	sub	sp, #12
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	db0b      	blt.n	8003ef6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ede:	79fb      	ldrb	r3, [r7, #7]
 8003ee0:	f003 021f 	and.w	r2, r3, #31
 8003ee4:	4907      	ldr	r1, [pc, #28]	@ (8003f04 <__NVIC_EnableIRQ+0x38>)
 8003ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eea:	095b      	lsrs	r3, r3, #5
 8003eec:	2001      	movs	r0, #1
 8003eee:	fa00 f202 	lsl.w	r2, r0, r2
 8003ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003ef6:	bf00      	nop
 8003ef8:	370c      	adds	r7, #12
 8003efa:	46bd      	mov	sp, r7
 8003efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f00:	4770      	bx	lr
 8003f02:	bf00      	nop
 8003f04:	e000e100 	.word	0xe000e100

08003f08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	4603      	mov	r3, r0
 8003f10:	6039      	str	r1, [r7, #0]
 8003f12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	db0a      	blt.n	8003f32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	b2da      	uxtb	r2, r3
 8003f20:	490c      	ldr	r1, [pc, #48]	@ (8003f54 <__NVIC_SetPriority+0x4c>)
 8003f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f26:	0112      	lsls	r2, r2, #4
 8003f28:	b2d2      	uxtb	r2, r2
 8003f2a:	440b      	add	r3, r1
 8003f2c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f30:	e00a      	b.n	8003f48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	b2da      	uxtb	r2, r3
 8003f36:	4908      	ldr	r1, [pc, #32]	@ (8003f58 <__NVIC_SetPriority+0x50>)
 8003f38:	79fb      	ldrb	r3, [r7, #7]
 8003f3a:	f003 030f 	and.w	r3, r3, #15
 8003f3e:	3b04      	subs	r3, #4
 8003f40:	0112      	lsls	r2, r2, #4
 8003f42:	b2d2      	uxtb	r2, r2
 8003f44:	440b      	add	r3, r1
 8003f46:	761a      	strb	r2, [r3, #24]
}
 8003f48:	bf00      	nop
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr
 8003f54:	e000e100 	.word	0xe000e100
 8003f58:	e000ed00 	.word	0xe000ed00

08003f5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b089      	sub	sp, #36	@ 0x24
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	60f8      	str	r0, [r7, #12]
 8003f64:	60b9      	str	r1, [r7, #8]
 8003f66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	f003 0307 	and.w	r3, r3, #7
 8003f6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f70:	69fb      	ldr	r3, [r7, #28]
 8003f72:	f1c3 0307 	rsb	r3, r3, #7
 8003f76:	2b04      	cmp	r3, #4
 8003f78:	bf28      	it	cs
 8003f7a:	2304      	movcs	r3, #4
 8003f7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f7e:	69fb      	ldr	r3, [r7, #28]
 8003f80:	3304      	adds	r3, #4
 8003f82:	2b06      	cmp	r3, #6
 8003f84:	d902      	bls.n	8003f8c <NVIC_EncodePriority+0x30>
 8003f86:	69fb      	ldr	r3, [r7, #28]
 8003f88:	3b03      	subs	r3, #3
 8003f8a:	e000      	b.n	8003f8e <NVIC_EncodePriority+0x32>
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f90:	f04f 32ff 	mov.w	r2, #4294967295
 8003f94:	69bb      	ldr	r3, [r7, #24]
 8003f96:	fa02 f303 	lsl.w	r3, r2, r3
 8003f9a:	43da      	mvns	r2, r3
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	401a      	ands	r2, r3
 8003fa0:	697b      	ldr	r3, [r7, #20]
 8003fa2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003fa4:	f04f 31ff 	mov.w	r1, #4294967295
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	fa01 f303 	lsl.w	r3, r1, r3
 8003fae:	43d9      	mvns	r1, r3
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fb4:	4313      	orrs	r3, r2
         );
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3724      	adds	r7, #36	@ 0x24
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr
	...

08003fc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b082      	sub	sp, #8
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	3b01      	subs	r3, #1
 8003fd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003fd4:	d301      	bcc.n	8003fda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e00f      	b.n	8003ffa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003fda:	4a0a      	ldr	r2, [pc, #40]	@ (8004004 <SysTick_Config+0x40>)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	3b01      	subs	r3, #1
 8003fe0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003fe2:	210f      	movs	r1, #15
 8003fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8003fe8:	f7ff ff8e 	bl	8003f08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003fec:	4b05      	ldr	r3, [pc, #20]	@ (8004004 <SysTick_Config+0x40>)
 8003fee:	2200      	movs	r2, #0
 8003ff0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ff2:	4b04      	ldr	r3, [pc, #16]	@ (8004004 <SysTick_Config+0x40>)
 8003ff4:	2207      	movs	r2, #7
 8003ff6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ff8:	2300      	movs	r3, #0
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3708      	adds	r7, #8
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	e000e010 	.word	0xe000e010

08004008 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b082      	sub	sp, #8
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	f7ff ff29 	bl	8003e68 <__NVIC_SetPriorityGrouping>
}
 8004016:	bf00      	nop
 8004018:	3708      	adds	r7, #8
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}

0800401e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800401e:	b580      	push	{r7, lr}
 8004020:	b086      	sub	sp, #24
 8004022:	af00      	add	r7, sp, #0
 8004024:	4603      	mov	r3, r0
 8004026:	60b9      	str	r1, [r7, #8]
 8004028:	607a      	str	r2, [r7, #4]
 800402a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800402c:	2300      	movs	r3, #0
 800402e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004030:	f7ff ff3e 	bl	8003eb0 <__NVIC_GetPriorityGrouping>
 8004034:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004036:	687a      	ldr	r2, [r7, #4]
 8004038:	68b9      	ldr	r1, [r7, #8]
 800403a:	6978      	ldr	r0, [r7, #20]
 800403c:	f7ff ff8e 	bl	8003f5c <NVIC_EncodePriority>
 8004040:	4602      	mov	r2, r0
 8004042:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004046:	4611      	mov	r1, r2
 8004048:	4618      	mov	r0, r3
 800404a:	f7ff ff5d 	bl	8003f08 <__NVIC_SetPriority>
}
 800404e:	bf00      	nop
 8004050:	3718      	adds	r7, #24
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}

08004056 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	b082      	sub	sp, #8
 800405a:	af00      	add	r7, sp, #0
 800405c:	4603      	mov	r3, r0
 800405e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004060:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004064:	4618      	mov	r0, r3
 8004066:	f7ff ff31 	bl	8003ecc <__NVIC_EnableIRQ>
}
 800406a:	bf00      	nop
 800406c:	3708      	adds	r7, #8
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}

08004072 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004072:	b580      	push	{r7, lr}
 8004074:	b082      	sub	sp, #8
 8004076:	af00      	add	r7, sp, #0
 8004078:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f7ff ffa2 	bl	8003fc4 <SysTick_Config>
 8004080:	4603      	mov	r3, r0
}
 8004082:	4618      	mov	r0, r3
 8004084:	3708      	adds	r7, #8
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
	...

0800408c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800408c:	b480      	push	{r7}
 800408e:	b087      	sub	sp, #28
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
 8004094:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004096:	2300      	movs	r3, #0
 8004098:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800409a:	e160      	b.n	800435e <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	2101      	movs	r1, #1
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	fa01 f303 	lsl.w	r3, r1, r3
 80040a8:	4013      	ands	r3, r2
 80040aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	f000 8152 	beq.w	8004358 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	f003 0303 	and.w	r3, r3, #3
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d005      	beq.n	80040cc <HAL_GPIO_Init+0x40>
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	f003 0303 	and.w	r3, r3, #3
 80040c8:	2b02      	cmp	r3, #2
 80040ca:	d130      	bne.n	800412e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	005b      	lsls	r3, r3, #1
 80040d6:	2203      	movs	r2, #3
 80040d8:	fa02 f303 	lsl.w	r3, r2, r3
 80040dc:	43db      	mvns	r3, r3
 80040de:	693a      	ldr	r2, [r7, #16]
 80040e0:	4013      	ands	r3, r2
 80040e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	68da      	ldr	r2, [r3, #12]
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	005b      	lsls	r3, r3, #1
 80040ec:	fa02 f303 	lsl.w	r3, r2, r3
 80040f0:	693a      	ldr	r2, [r7, #16]
 80040f2:	4313      	orrs	r3, r2
 80040f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	693a      	ldr	r2, [r7, #16]
 80040fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004102:	2201      	movs	r2, #1
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	fa02 f303 	lsl.w	r3, r2, r3
 800410a:	43db      	mvns	r3, r3
 800410c:	693a      	ldr	r2, [r7, #16]
 800410e:	4013      	ands	r3, r2
 8004110:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	091b      	lsrs	r3, r3, #4
 8004118:	f003 0201 	and.w	r2, r3, #1
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	fa02 f303 	lsl.w	r3, r2, r3
 8004122:	693a      	ldr	r2, [r7, #16]
 8004124:	4313      	orrs	r3, r2
 8004126:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	693a      	ldr	r2, [r7, #16]
 800412c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	f003 0303 	and.w	r3, r3, #3
 8004136:	2b03      	cmp	r3, #3
 8004138:	d017      	beq.n	800416a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	005b      	lsls	r3, r3, #1
 8004144:	2203      	movs	r2, #3
 8004146:	fa02 f303 	lsl.w	r3, r2, r3
 800414a:	43db      	mvns	r3, r3
 800414c:	693a      	ldr	r2, [r7, #16]
 800414e:	4013      	ands	r3, r2
 8004150:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	689a      	ldr	r2, [r3, #8]
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	005b      	lsls	r3, r3, #1
 800415a:	fa02 f303 	lsl.w	r3, r2, r3
 800415e:	693a      	ldr	r2, [r7, #16]
 8004160:	4313      	orrs	r3, r2
 8004162:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	693a      	ldr	r2, [r7, #16]
 8004168:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	f003 0303 	and.w	r3, r3, #3
 8004172:	2b02      	cmp	r3, #2
 8004174:	d123      	bne.n	80041be <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	08da      	lsrs	r2, r3, #3
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	3208      	adds	r2, #8
 800417e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004182:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	f003 0307 	and.w	r3, r3, #7
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	220f      	movs	r2, #15
 800418e:	fa02 f303 	lsl.w	r3, r2, r3
 8004192:	43db      	mvns	r3, r3
 8004194:	693a      	ldr	r2, [r7, #16]
 8004196:	4013      	ands	r3, r2
 8004198:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	691a      	ldr	r2, [r3, #16]
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	f003 0307 	and.w	r3, r3, #7
 80041a4:	009b      	lsls	r3, r3, #2
 80041a6:	fa02 f303 	lsl.w	r3, r2, r3
 80041aa:	693a      	ldr	r2, [r7, #16]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	08da      	lsrs	r2, r3, #3
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	3208      	adds	r2, #8
 80041b8:	6939      	ldr	r1, [r7, #16]
 80041ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	005b      	lsls	r3, r3, #1
 80041c8:	2203      	movs	r2, #3
 80041ca:	fa02 f303 	lsl.w	r3, r2, r3
 80041ce:	43db      	mvns	r3, r3
 80041d0:	693a      	ldr	r2, [r7, #16]
 80041d2:	4013      	ands	r3, r2
 80041d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	f003 0203 	and.w	r2, r3, #3
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	005b      	lsls	r3, r3, #1
 80041e2:	fa02 f303 	lsl.w	r3, r2, r3
 80041e6:	693a      	ldr	r2, [r7, #16]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	693a      	ldr	r2, [r7, #16]
 80041f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	f000 80ac 	beq.w	8004358 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004200:	4b5e      	ldr	r3, [pc, #376]	@ (800437c <HAL_GPIO_Init+0x2f0>)
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	4a5d      	ldr	r2, [pc, #372]	@ (800437c <HAL_GPIO_Init+0x2f0>)
 8004206:	f043 0301 	orr.w	r3, r3, #1
 800420a:	6193      	str	r3, [r2, #24]
 800420c:	4b5b      	ldr	r3, [pc, #364]	@ (800437c <HAL_GPIO_Init+0x2f0>)
 800420e:	699b      	ldr	r3, [r3, #24]
 8004210:	f003 0301 	and.w	r3, r3, #1
 8004214:	60bb      	str	r3, [r7, #8]
 8004216:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004218:	4a59      	ldr	r2, [pc, #356]	@ (8004380 <HAL_GPIO_Init+0x2f4>)
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	089b      	lsrs	r3, r3, #2
 800421e:	3302      	adds	r3, #2
 8004220:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004224:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	f003 0303 	and.w	r3, r3, #3
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	220f      	movs	r2, #15
 8004230:	fa02 f303 	lsl.w	r3, r2, r3
 8004234:	43db      	mvns	r3, r3
 8004236:	693a      	ldr	r2, [r7, #16]
 8004238:	4013      	ands	r3, r2
 800423a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004242:	d025      	beq.n	8004290 <HAL_GPIO_Init+0x204>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	4a4f      	ldr	r2, [pc, #316]	@ (8004384 <HAL_GPIO_Init+0x2f8>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d01f      	beq.n	800428c <HAL_GPIO_Init+0x200>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	4a4e      	ldr	r2, [pc, #312]	@ (8004388 <HAL_GPIO_Init+0x2fc>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d019      	beq.n	8004288 <HAL_GPIO_Init+0x1fc>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	4a4d      	ldr	r2, [pc, #308]	@ (800438c <HAL_GPIO_Init+0x300>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d013      	beq.n	8004284 <HAL_GPIO_Init+0x1f8>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	4a4c      	ldr	r2, [pc, #304]	@ (8004390 <HAL_GPIO_Init+0x304>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d00d      	beq.n	8004280 <HAL_GPIO_Init+0x1f4>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	4a4b      	ldr	r2, [pc, #300]	@ (8004394 <HAL_GPIO_Init+0x308>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d007      	beq.n	800427c <HAL_GPIO_Init+0x1f0>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	4a4a      	ldr	r2, [pc, #296]	@ (8004398 <HAL_GPIO_Init+0x30c>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d101      	bne.n	8004278 <HAL_GPIO_Init+0x1ec>
 8004274:	2306      	movs	r3, #6
 8004276:	e00c      	b.n	8004292 <HAL_GPIO_Init+0x206>
 8004278:	2307      	movs	r3, #7
 800427a:	e00a      	b.n	8004292 <HAL_GPIO_Init+0x206>
 800427c:	2305      	movs	r3, #5
 800427e:	e008      	b.n	8004292 <HAL_GPIO_Init+0x206>
 8004280:	2304      	movs	r3, #4
 8004282:	e006      	b.n	8004292 <HAL_GPIO_Init+0x206>
 8004284:	2303      	movs	r3, #3
 8004286:	e004      	b.n	8004292 <HAL_GPIO_Init+0x206>
 8004288:	2302      	movs	r3, #2
 800428a:	e002      	b.n	8004292 <HAL_GPIO_Init+0x206>
 800428c:	2301      	movs	r3, #1
 800428e:	e000      	b.n	8004292 <HAL_GPIO_Init+0x206>
 8004290:	2300      	movs	r3, #0
 8004292:	697a      	ldr	r2, [r7, #20]
 8004294:	f002 0203 	and.w	r2, r2, #3
 8004298:	0092      	lsls	r2, r2, #2
 800429a:	4093      	lsls	r3, r2
 800429c:	693a      	ldr	r2, [r7, #16]
 800429e:	4313      	orrs	r3, r2
 80042a0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80042a2:	4937      	ldr	r1, [pc, #220]	@ (8004380 <HAL_GPIO_Init+0x2f4>)
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	089b      	lsrs	r3, r3, #2
 80042a8:	3302      	adds	r3, #2
 80042aa:	693a      	ldr	r2, [r7, #16]
 80042ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80042b0:	4b3a      	ldr	r3, [pc, #232]	@ (800439c <HAL_GPIO_Init+0x310>)
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	43db      	mvns	r3, r3
 80042ba:	693a      	ldr	r2, [r7, #16]
 80042bc:	4013      	ands	r3, r2
 80042be:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d003      	beq.n	80042d4 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80042cc:	693a      	ldr	r2, [r7, #16]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80042d4:	4a31      	ldr	r2, [pc, #196]	@ (800439c <HAL_GPIO_Init+0x310>)
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80042da:	4b30      	ldr	r3, [pc, #192]	@ (800439c <HAL_GPIO_Init+0x310>)
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	43db      	mvns	r3, r3
 80042e4:	693a      	ldr	r2, [r7, #16]
 80042e6:	4013      	ands	r3, r2
 80042e8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d003      	beq.n	80042fe <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80042f6:	693a      	ldr	r2, [r7, #16]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	4313      	orrs	r3, r2
 80042fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80042fe:	4a27      	ldr	r2, [pc, #156]	@ (800439c <HAL_GPIO_Init+0x310>)
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004304:	4b25      	ldr	r3, [pc, #148]	@ (800439c <HAL_GPIO_Init+0x310>)
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	43db      	mvns	r3, r3
 800430e:	693a      	ldr	r2, [r7, #16]
 8004310:	4013      	ands	r3, r2
 8004312:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800431c:	2b00      	cmp	r3, #0
 800431e:	d003      	beq.n	8004328 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8004320:	693a      	ldr	r2, [r7, #16]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	4313      	orrs	r3, r2
 8004326:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004328:	4a1c      	ldr	r2, [pc, #112]	@ (800439c <HAL_GPIO_Init+0x310>)
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800432e:	4b1b      	ldr	r3, [pc, #108]	@ (800439c <HAL_GPIO_Init+0x310>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	43db      	mvns	r3, r3
 8004338:	693a      	ldr	r2, [r7, #16]
 800433a:	4013      	ands	r3, r2
 800433c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004346:	2b00      	cmp	r3, #0
 8004348:	d003      	beq.n	8004352 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800434a:	693a      	ldr	r2, [r7, #16]
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	4313      	orrs	r3, r2
 8004350:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004352:	4a12      	ldr	r2, [pc, #72]	@ (800439c <HAL_GPIO_Init+0x310>)
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	3301      	adds	r3, #1
 800435c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	fa22 f303 	lsr.w	r3, r2, r3
 8004368:	2b00      	cmp	r3, #0
 800436a:	f47f ae97 	bne.w	800409c <HAL_GPIO_Init+0x10>
  }
}
 800436e:	bf00      	nop
 8004370:	bf00      	nop
 8004372:	371c      	adds	r7, #28
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr
 800437c:	40021000 	.word	0x40021000
 8004380:	40010000 	.word	0x40010000
 8004384:	48000400 	.word	0x48000400
 8004388:	48000800 	.word	0x48000800
 800438c:	48000c00 	.word	0x48000c00
 8004390:	48001000 	.word	0x48001000
 8004394:	48001400 	.word	0x48001400
 8004398:	48001800 	.word	0x48001800
 800439c:	40010400 	.word	0x40010400

080043a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b085      	sub	sp, #20
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
 80043a8:	460b      	mov	r3, r1
 80043aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	691a      	ldr	r2, [r3, #16]
 80043b0:	887b      	ldrh	r3, [r7, #2]
 80043b2:	4013      	ands	r3, r2
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d002      	beq.n	80043be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80043b8:	2301      	movs	r3, #1
 80043ba:	73fb      	strb	r3, [r7, #15]
 80043bc:	e001      	b.n	80043c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80043be:	2300      	movs	r3, #0
 80043c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80043c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3714      	adds	r7, #20
 80043c8:	46bd      	mov	sp, r7
 80043ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ce:	4770      	bx	lr

080043d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	460b      	mov	r3, r1
 80043da:	807b      	strh	r3, [r7, #2]
 80043dc:	4613      	mov	r3, r2
 80043de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80043e0:	787b      	ldrb	r3, [r7, #1]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d003      	beq.n	80043ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80043e6:	887a      	ldrh	r2, [r7, #2]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80043ec:	e002      	b.n	80043f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80043ee:	887a      	ldrh	r2, [r7, #2]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80043f4:	bf00      	nop
 80043f6:	370c      	adds	r7, #12
 80043f8:	46bd      	mov	sp, r7
 80043fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fe:	4770      	bx	lr

08004400 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
 8004406:	4603      	mov	r3, r0
 8004408:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800440a:	4b08      	ldr	r3, [pc, #32]	@ (800442c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800440c:	695a      	ldr	r2, [r3, #20]
 800440e:	88fb      	ldrh	r3, [r7, #6]
 8004410:	4013      	ands	r3, r2
 8004412:	2b00      	cmp	r3, #0
 8004414:	d006      	beq.n	8004424 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004416:	4a05      	ldr	r2, [pc, #20]	@ (800442c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004418:	88fb      	ldrh	r3, [r7, #6]
 800441a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800441c:	88fb      	ldrh	r3, [r7, #6]
 800441e:	4618      	mov	r0, r3
 8004420:	f7fc fc36 	bl	8000c90 <HAL_GPIO_EXTI_Callback>
  }
}
 8004424:	bf00      	nop
 8004426:	3708      	adds	r7, #8
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}
 800442c:	40010400 	.word	0x40010400

08004430 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8004436:	af00      	add	r7, sp, #0
 8004438:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800443c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004440:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004442:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004446:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d102      	bne.n	8004456 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	f001 b80a 	b.w	800546a <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004456:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800445a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0301 	and.w	r3, r3, #1
 8004466:	2b00      	cmp	r3, #0
 8004468:	f000 8161 	beq.w	800472e <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800446c:	4bae      	ldr	r3, [pc, #696]	@ (8004728 <HAL_RCC_OscConfig+0x2f8>)
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	f003 030c 	and.w	r3, r3, #12
 8004474:	2b04      	cmp	r3, #4
 8004476:	d00c      	beq.n	8004492 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004478:	4bab      	ldr	r3, [pc, #684]	@ (8004728 <HAL_RCC_OscConfig+0x2f8>)
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	f003 030c 	and.w	r3, r3, #12
 8004480:	2b08      	cmp	r3, #8
 8004482:	d157      	bne.n	8004534 <HAL_RCC_OscConfig+0x104>
 8004484:	4ba8      	ldr	r3, [pc, #672]	@ (8004728 <HAL_RCC_OscConfig+0x2f8>)
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 800448c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004490:	d150      	bne.n	8004534 <HAL_RCC_OscConfig+0x104>
 8004492:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004496:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800449a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800449e:	fa93 f3a3 	rbit	r3, r3
 80044a2:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  return result;
 80044a6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044aa:	fab3 f383 	clz	r3, r3
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	2b3f      	cmp	r3, #63	@ 0x3f
 80044b2:	d802      	bhi.n	80044ba <HAL_RCC_OscConfig+0x8a>
 80044b4:	4b9c      	ldr	r3, [pc, #624]	@ (8004728 <HAL_RCC_OscConfig+0x2f8>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	e015      	b.n	80044e6 <HAL_RCC_OscConfig+0xb6>
 80044ba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80044be:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044c2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 80044c6:	fa93 f3a3 	rbit	r3, r3
 80044ca:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 80044ce:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80044d2:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80044d6:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 80044da:	fa93 f3a3 	rbit	r3, r3
 80044de:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80044e2:	4b91      	ldr	r3, [pc, #580]	@ (8004728 <HAL_RCC_OscConfig+0x2f8>)
 80044e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80044ea:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 80044ee:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 80044f2:	fa92 f2a2 	rbit	r2, r2
 80044f6:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 80044fa:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80044fe:	fab2 f282 	clz	r2, r2
 8004502:	b2d2      	uxtb	r2, r2
 8004504:	f042 0220 	orr.w	r2, r2, #32
 8004508:	b2d2      	uxtb	r2, r2
 800450a:	f002 021f 	and.w	r2, r2, #31
 800450e:	2101      	movs	r1, #1
 8004510:	fa01 f202 	lsl.w	r2, r1, r2
 8004514:	4013      	ands	r3, r2
 8004516:	2b00      	cmp	r3, #0
 8004518:	f000 8108 	beq.w	800472c <HAL_RCC_OscConfig+0x2fc>
 800451c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004520:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	2b00      	cmp	r3, #0
 800452a:	f040 80ff 	bne.w	800472c <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	f000 bf9b 	b.w	800546a <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004534:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004538:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004544:	d106      	bne.n	8004554 <HAL_RCC_OscConfig+0x124>
 8004546:	4b78      	ldr	r3, [pc, #480]	@ (8004728 <HAL_RCC_OscConfig+0x2f8>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a77      	ldr	r2, [pc, #476]	@ (8004728 <HAL_RCC_OscConfig+0x2f8>)
 800454c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004550:	6013      	str	r3, [r2, #0]
 8004552:	e036      	b.n	80045c2 <HAL_RCC_OscConfig+0x192>
 8004554:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004558:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d10c      	bne.n	800457e <HAL_RCC_OscConfig+0x14e>
 8004564:	4b70      	ldr	r3, [pc, #448]	@ (8004728 <HAL_RCC_OscConfig+0x2f8>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a6f      	ldr	r2, [pc, #444]	@ (8004728 <HAL_RCC_OscConfig+0x2f8>)
 800456a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800456e:	6013      	str	r3, [r2, #0]
 8004570:	4b6d      	ldr	r3, [pc, #436]	@ (8004728 <HAL_RCC_OscConfig+0x2f8>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a6c      	ldr	r2, [pc, #432]	@ (8004728 <HAL_RCC_OscConfig+0x2f8>)
 8004576:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800457a:	6013      	str	r3, [r2, #0]
 800457c:	e021      	b.n	80045c2 <HAL_RCC_OscConfig+0x192>
 800457e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004582:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800458e:	d10c      	bne.n	80045aa <HAL_RCC_OscConfig+0x17a>
 8004590:	4b65      	ldr	r3, [pc, #404]	@ (8004728 <HAL_RCC_OscConfig+0x2f8>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a64      	ldr	r2, [pc, #400]	@ (8004728 <HAL_RCC_OscConfig+0x2f8>)
 8004596:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800459a:	6013      	str	r3, [r2, #0]
 800459c:	4b62      	ldr	r3, [pc, #392]	@ (8004728 <HAL_RCC_OscConfig+0x2f8>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4a61      	ldr	r2, [pc, #388]	@ (8004728 <HAL_RCC_OscConfig+0x2f8>)
 80045a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045a6:	6013      	str	r3, [r2, #0]
 80045a8:	e00b      	b.n	80045c2 <HAL_RCC_OscConfig+0x192>
 80045aa:	4b5f      	ldr	r3, [pc, #380]	@ (8004728 <HAL_RCC_OscConfig+0x2f8>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a5e      	ldr	r2, [pc, #376]	@ (8004728 <HAL_RCC_OscConfig+0x2f8>)
 80045b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045b4:	6013      	str	r3, [r2, #0]
 80045b6:	4b5c      	ldr	r3, [pc, #368]	@ (8004728 <HAL_RCC_OscConfig+0x2f8>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a5b      	ldr	r2, [pc, #364]	@ (8004728 <HAL_RCC_OscConfig+0x2f8>)
 80045bc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80045c0:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80045c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80045c6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d054      	beq.n	800467c <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045d2:	f7fe fc45 	bl	8002e60 <HAL_GetTick>
 80045d6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045da:	e00a      	b.n	80045f2 <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045dc:	f7fe fc40 	bl	8002e60 <HAL_GetTick>
 80045e0:	4602      	mov	r2, r0
 80045e2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80045e6:	1ad3      	subs	r3, r2, r3
 80045e8:	2b64      	cmp	r3, #100	@ 0x64
 80045ea:	d902      	bls.n	80045f2 <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 80045ec:	2303      	movs	r3, #3
 80045ee:	f000 bf3c 	b.w	800546a <HAL_RCC_OscConfig+0x103a>
 80045f2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80045f6:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045fa:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80045fe:	fa93 f3a3 	rbit	r3, r3
 8004602:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8004606:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800460a:	fab3 f383 	clz	r3, r3
 800460e:	b2db      	uxtb	r3, r3
 8004610:	2b3f      	cmp	r3, #63	@ 0x3f
 8004612:	d802      	bhi.n	800461a <HAL_RCC_OscConfig+0x1ea>
 8004614:	4b44      	ldr	r3, [pc, #272]	@ (8004728 <HAL_RCC_OscConfig+0x2f8>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	e015      	b.n	8004646 <HAL_RCC_OscConfig+0x216>
 800461a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800461e:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004622:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8004626:	fa93 f3a3 	rbit	r3, r3
 800462a:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 800462e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004632:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8004636:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800463a:	fa93 f3a3 	rbit	r3, r3
 800463e:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8004642:	4b39      	ldr	r3, [pc, #228]	@ (8004728 <HAL_RCC_OscConfig+0x2f8>)
 8004644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004646:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800464a:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 800464e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8004652:	fa92 f2a2 	rbit	r2, r2
 8004656:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 800465a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 800465e:	fab2 f282 	clz	r2, r2
 8004662:	b2d2      	uxtb	r2, r2
 8004664:	f042 0220 	orr.w	r2, r2, #32
 8004668:	b2d2      	uxtb	r2, r2
 800466a:	f002 021f 	and.w	r2, r2, #31
 800466e:	2101      	movs	r1, #1
 8004670:	fa01 f202 	lsl.w	r2, r1, r2
 8004674:	4013      	ands	r3, r2
 8004676:	2b00      	cmp	r3, #0
 8004678:	d0b0      	beq.n	80045dc <HAL_RCC_OscConfig+0x1ac>
 800467a:	e058      	b.n	800472e <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800467c:	f7fe fbf0 	bl	8002e60 <HAL_GetTick>
 8004680:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004684:	e00a      	b.n	800469c <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004686:	f7fe fbeb 	bl	8002e60 <HAL_GetTick>
 800468a:	4602      	mov	r2, r0
 800468c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004690:	1ad3      	subs	r3, r2, r3
 8004692:	2b64      	cmp	r3, #100	@ 0x64
 8004694:	d902      	bls.n	800469c <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 8004696:	2303      	movs	r3, #3
 8004698:	f000 bee7 	b.w	800546a <HAL_RCC_OscConfig+0x103a>
 800469c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80046a0:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046a4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 80046a8:	fa93 f3a3 	rbit	r3, r3
 80046ac:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 80046b0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046b4:	fab3 f383 	clz	r3, r3
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	2b3f      	cmp	r3, #63	@ 0x3f
 80046bc:	d802      	bhi.n	80046c4 <HAL_RCC_OscConfig+0x294>
 80046be:	4b1a      	ldr	r3, [pc, #104]	@ (8004728 <HAL_RCC_OscConfig+0x2f8>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	e015      	b.n	80046f0 <HAL_RCC_OscConfig+0x2c0>
 80046c4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80046c8:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046cc:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80046d0:	fa93 f3a3 	rbit	r3, r3
 80046d4:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 80046d8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80046dc:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80046e0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80046e4:	fa93 f3a3 	rbit	r3, r3
 80046e8:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80046ec:	4b0e      	ldr	r3, [pc, #56]	@ (8004728 <HAL_RCC_OscConfig+0x2f8>)
 80046ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046f0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80046f4:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 80046f8:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 80046fc:	fa92 f2a2 	rbit	r2, r2
 8004700:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8004704:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8004708:	fab2 f282 	clz	r2, r2
 800470c:	b2d2      	uxtb	r2, r2
 800470e:	f042 0220 	orr.w	r2, r2, #32
 8004712:	b2d2      	uxtb	r2, r2
 8004714:	f002 021f 	and.w	r2, r2, #31
 8004718:	2101      	movs	r1, #1
 800471a:	fa01 f202 	lsl.w	r2, r1, r2
 800471e:	4013      	ands	r3, r2
 8004720:	2b00      	cmp	r3, #0
 8004722:	d1b0      	bne.n	8004686 <HAL_RCC_OscConfig+0x256>
 8004724:	e003      	b.n	800472e <HAL_RCC_OscConfig+0x2fe>
 8004726:	bf00      	nop
 8004728:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800472c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800472e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004732:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 0302 	and.w	r3, r3, #2
 800473e:	2b00      	cmp	r3, #0
 8004740:	f000 816d 	beq.w	8004a1e <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004744:	4bcd      	ldr	r3, [pc, #820]	@ (8004a7c <HAL_RCC_OscConfig+0x64c>)
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	f003 030c 	and.w	r3, r3, #12
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00c      	beq.n	800476a <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004750:	4bca      	ldr	r3, [pc, #808]	@ (8004a7c <HAL_RCC_OscConfig+0x64c>)
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	f003 030c 	and.w	r3, r3, #12
 8004758:	2b08      	cmp	r3, #8
 800475a:	d16e      	bne.n	800483a <HAL_RCC_OscConfig+0x40a>
 800475c:	4bc7      	ldr	r3, [pc, #796]	@ (8004a7c <HAL_RCC_OscConfig+0x64c>)
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8004764:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004768:	d167      	bne.n	800483a <HAL_RCC_OscConfig+0x40a>
 800476a:	2302      	movs	r3, #2
 800476c:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004770:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8004774:	fa93 f3a3 	rbit	r3, r3
 8004778:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 800477c:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004780:	fab3 f383 	clz	r3, r3
 8004784:	b2db      	uxtb	r3, r3
 8004786:	2b3f      	cmp	r3, #63	@ 0x3f
 8004788:	d802      	bhi.n	8004790 <HAL_RCC_OscConfig+0x360>
 800478a:	4bbc      	ldr	r3, [pc, #752]	@ (8004a7c <HAL_RCC_OscConfig+0x64c>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	e013      	b.n	80047b8 <HAL_RCC_OscConfig+0x388>
 8004790:	2302      	movs	r3, #2
 8004792:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004796:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800479a:	fa93 f3a3 	rbit	r3, r3
 800479e:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 80047a2:	2302      	movs	r3, #2
 80047a4:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80047a8:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80047ac:	fa93 f3a3 	rbit	r3, r3
 80047b0:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80047b4:	4bb1      	ldr	r3, [pc, #708]	@ (8004a7c <HAL_RCC_OscConfig+0x64c>)
 80047b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b8:	2202      	movs	r2, #2
 80047ba:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 80047be:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 80047c2:	fa92 f2a2 	rbit	r2, r2
 80047c6:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 80047ca:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80047ce:	fab2 f282 	clz	r2, r2
 80047d2:	b2d2      	uxtb	r2, r2
 80047d4:	f042 0220 	orr.w	r2, r2, #32
 80047d8:	b2d2      	uxtb	r2, r2
 80047da:	f002 021f 	and.w	r2, r2, #31
 80047de:	2101      	movs	r1, #1
 80047e0:	fa01 f202 	lsl.w	r2, r1, r2
 80047e4:	4013      	ands	r3, r2
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d00a      	beq.n	8004800 <HAL_RCC_OscConfig+0x3d0>
 80047ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047ee:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d002      	beq.n	8004800 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	f000 be35 	b.w	800546a <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004800:	4b9e      	ldr	r3, [pc, #632]	@ (8004a7c <HAL_RCC_OscConfig+0x64c>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004808:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800480c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	691b      	ldr	r3, [r3, #16]
 8004814:	21f8      	movs	r1, #248	@ 0xf8
 8004816:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800481a:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 800481e:	fa91 f1a1 	rbit	r1, r1
 8004822:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8004826:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 800482a:	fab1 f181 	clz	r1, r1
 800482e:	b2c9      	uxtb	r1, r1
 8004830:	408b      	lsls	r3, r1
 8004832:	4992      	ldr	r1, [pc, #584]	@ (8004a7c <HAL_RCC_OscConfig+0x64c>)
 8004834:	4313      	orrs	r3, r2
 8004836:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004838:	e0f1      	b.n	8004a1e <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800483a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800483e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	2b00      	cmp	r3, #0
 8004848:	f000 8083 	beq.w	8004952 <HAL_RCC_OscConfig+0x522>
 800484c:	2301      	movs	r3, #1
 800484e:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004852:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8004856:	fa93 f3a3 	rbit	r3, r3
 800485a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 800485e:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004862:	fab3 f383 	clz	r3, r3
 8004866:	b2db      	uxtb	r3, r3
 8004868:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800486c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004870:	009b      	lsls	r3, r3, #2
 8004872:	461a      	mov	r2, r3
 8004874:	2301      	movs	r3, #1
 8004876:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004878:	f7fe faf2 	bl	8002e60 <HAL_GetTick>
 800487c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004880:	e00a      	b.n	8004898 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004882:	f7fe faed 	bl	8002e60 <HAL_GetTick>
 8004886:	4602      	mov	r2, r0
 8004888:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	2b02      	cmp	r3, #2
 8004890:	d902      	bls.n	8004898 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 8004892:	2303      	movs	r3, #3
 8004894:	f000 bde9 	b.w	800546a <HAL_RCC_OscConfig+0x103a>
 8004898:	2302      	movs	r3, #2
 800489a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800489e:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80048a2:	fa93 f3a3 	rbit	r3, r3
 80048a6:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 80048aa:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048ae:	fab3 f383 	clz	r3, r3
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	2b3f      	cmp	r3, #63	@ 0x3f
 80048b6:	d802      	bhi.n	80048be <HAL_RCC_OscConfig+0x48e>
 80048b8:	4b70      	ldr	r3, [pc, #448]	@ (8004a7c <HAL_RCC_OscConfig+0x64c>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	e013      	b.n	80048e6 <HAL_RCC_OscConfig+0x4b6>
 80048be:	2302      	movs	r3, #2
 80048c0:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048c4:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80048c8:	fa93 f3a3 	rbit	r3, r3
 80048cc:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80048d0:	2302      	movs	r3, #2
 80048d2:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80048d6:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80048da:	fa93 f3a3 	rbit	r3, r3
 80048de:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80048e2:	4b66      	ldr	r3, [pc, #408]	@ (8004a7c <HAL_RCC_OscConfig+0x64c>)
 80048e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e6:	2202      	movs	r2, #2
 80048e8:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 80048ec:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80048f0:	fa92 f2a2 	rbit	r2, r2
 80048f4:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 80048f8:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80048fc:	fab2 f282 	clz	r2, r2
 8004900:	b2d2      	uxtb	r2, r2
 8004902:	f042 0220 	orr.w	r2, r2, #32
 8004906:	b2d2      	uxtb	r2, r2
 8004908:	f002 021f 	and.w	r2, r2, #31
 800490c:	2101      	movs	r1, #1
 800490e:	fa01 f202 	lsl.w	r2, r1, r2
 8004912:	4013      	ands	r3, r2
 8004914:	2b00      	cmp	r3, #0
 8004916:	d0b4      	beq.n	8004882 <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004918:	4b58      	ldr	r3, [pc, #352]	@ (8004a7c <HAL_RCC_OscConfig+0x64c>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004920:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004924:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	691b      	ldr	r3, [r3, #16]
 800492c:	21f8      	movs	r1, #248	@ 0xf8
 800492e:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004932:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8004936:	fa91 f1a1 	rbit	r1, r1
 800493a:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 800493e:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8004942:	fab1 f181 	clz	r1, r1
 8004946:	b2c9      	uxtb	r1, r1
 8004948:	408b      	lsls	r3, r1
 800494a:	494c      	ldr	r1, [pc, #304]	@ (8004a7c <HAL_RCC_OscConfig+0x64c>)
 800494c:	4313      	orrs	r3, r2
 800494e:	600b      	str	r3, [r1, #0]
 8004950:	e065      	b.n	8004a1e <HAL_RCC_OscConfig+0x5ee>
 8004952:	2301      	movs	r3, #1
 8004954:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004958:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800495c:	fa93 f3a3 	rbit	r3, r3
 8004960:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8004964:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004968:	fab3 f383 	clz	r3, r3
 800496c:	b2db      	uxtb	r3, r3
 800496e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004972:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004976:	009b      	lsls	r3, r3, #2
 8004978:	461a      	mov	r2, r3
 800497a:	2300      	movs	r3, #0
 800497c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800497e:	f7fe fa6f 	bl	8002e60 <HAL_GetTick>
 8004982:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004986:	e00a      	b.n	800499e <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004988:	f7fe fa6a 	bl	8002e60 <HAL_GetTick>
 800498c:	4602      	mov	r2, r0
 800498e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004992:	1ad3      	subs	r3, r2, r3
 8004994:	2b02      	cmp	r3, #2
 8004996:	d902      	bls.n	800499e <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 8004998:	2303      	movs	r3, #3
 800499a:	f000 bd66 	b.w	800546a <HAL_RCC_OscConfig+0x103a>
 800499e:	2302      	movs	r3, #2
 80049a0:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049a4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80049a8:	fa93 f3a3 	rbit	r3, r3
 80049ac:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 80049b0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049b4:	fab3 f383 	clz	r3, r3
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	2b3f      	cmp	r3, #63	@ 0x3f
 80049bc:	d802      	bhi.n	80049c4 <HAL_RCC_OscConfig+0x594>
 80049be:	4b2f      	ldr	r3, [pc, #188]	@ (8004a7c <HAL_RCC_OscConfig+0x64c>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	e013      	b.n	80049ec <HAL_RCC_OscConfig+0x5bc>
 80049c4:	2302      	movs	r3, #2
 80049c6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049ca:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80049ce:	fa93 f3a3 	rbit	r3, r3
 80049d2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80049d6:	2302      	movs	r3, #2
 80049d8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80049dc:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80049e0:	fa93 f3a3 	rbit	r3, r3
 80049e4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80049e8:	4b24      	ldr	r3, [pc, #144]	@ (8004a7c <HAL_RCC_OscConfig+0x64c>)
 80049ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ec:	2202      	movs	r2, #2
 80049ee:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80049f2:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80049f6:	fa92 f2a2 	rbit	r2, r2
 80049fa:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 80049fe:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8004a02:	fab2 f282 	clz	r2, r2
 8004a06:	b2d2      	uxtb	r2, r2
 8004a08:	f042 0220 	orr.w	r2, r2, #32
 8004a0c:	b2d2      	uxtb	r2, r2
 8004a0e:	f002 021f 	and.w	r2, r2, #31
 8004a12:	2101      	movs	r1, #1
 8004a14:	fa01 f202 	lsl.w	r2, r1, r2
 8004a18:	4013      	ands	r3, r2
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d1b4      	bne.n	8004988 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a1e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a22:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 0308 	and.w	r3, r3, #8
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	f000 8119 	beq.w	8004c66 <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a38:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	695b      	ldr	r3, [r3, #20]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	f000 8082 	beq.w	8004b4a <HAL_RCC_OscConfig+0x71a>
 8004a46:	2301      	movs	r3, #1
 8004a48:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a50:	fa93 f3a3 	rbit	r3, r3
 8004a54:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8004a58:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a5c:	fab3 f383 	clz	r3, r3
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	461a      	mov	r2, r3
 8004a64:	4b06      	ldr	r3, [pc, #24]	@ (8004a80 <HAL_RCC_OscConfig+0x650>)
 8004a66:	4413      	add	r3, r2
 8004a68:	009b      	lsls	r3, r3, #2
 8004a6a:	461a      	mov	r2, r3
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a70:	f7fe f9f6 	bl	8002e60 <HAL_GetTick>
 8004a74:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a78:	e00f      	b.n	8004a9a <HAL_RCC_OscConfig+0x66a>
 8004a7a:	bf00      	nop
 8004a7c:	40021000 	.word	0x40021000
 8004a80:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a84:	f7fe f9ec 	bl	8002e60 <HAL_GetTick>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004a8e:	1ad3      	subs	r3, r2, r3
 8004a90:	2b02      	cmp	r3, #2
 8004a92:	d902      	bls.n	8004a9a <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 8004a94:	2303      	movs	r3, #3
 8004a96:	f000 bce8 	b.w	800546a <HAL_RCC_OscConfig+0x103a>
 8004a9a:	2302      	movs	r3, #2
 8004a9c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aa0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004aa4:	fa93 f2a3 	rbit	r2, r3
 8004aa8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004aac:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8004ab0:	601a      	str	r2, [r3, #0]
 8004ab2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ab6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004aba:	2202      	movs	r2, #2
 8004abc:	601a      	str	r2, [r3, #0]
 8004abe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ac2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	fa93 f2a3 	rbit	r2, r3
 8004acc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ad0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004ad4:	601a      	str	r2, [r3, #0]
 8004ad6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ada:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004ade:	2202      	movs	r2, #2
 8004ae0:	601a      	str	r2, [r3, #0]
 8004ae2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ae6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	fa93 f2a3 	rbit	r2, r3
 8004af0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004af4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004af8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004afa:	4bb0      	ldr	r3, [pc, #704]	@ (8004dbc <HAL_RCC_OscConfig+0x98c>)
 8004afc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004afe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b02:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8004b06:	2102      	movs	r1, #2
 8004b08:	6019      	str	r1, [r3, #0]
 8004b0a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b0e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	fa93 f1a3 	rbit	r1, r3
 8004b18:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b1c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004b20:	6019      	str	r1, [r3, #0]
  return result;
 8004b22:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b26:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	fab3 f383 	clz	r3, r3
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	f003 031f 	and.w	r3, r3, #31
 8004b3c:	2101      	movs	r1, #1
 8004b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b42:	4013      	ands	r3, r2
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d09d      	beq.n	8004a84 <HAL_RCC_OscConfig+0x654>
 8004b48:	e08d      	b.n	8004c66 <HAL_RCC_OscConfig+0x836>
 8004b4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b4e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004b52:	2201      	movs	r2, #1
 8004b54:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b56:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b5a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	fa93 f2a3 	rbit	r2, r3
 8004b64:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b68:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8004b6c:	601a      	str	r2, [r3, #0]
  return result;
 8004b6e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b72:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8004b76:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b78:	fab3 f383 	clz	r3, r3
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	461a      	mov	r2, r3
 8004b80:	4b8f      	ldr	r3, [pc, #572]	@ (8004dc0 <HAL_RCC_OscConfig+0x990>)
 8004b82:	4413      	add	r3, r2
 8004b84:	009b      	lsls	r3, r3, #2
 8004b86:	461a      	mov	r2, r3
 8004b88:	2300      	movs	r3, #0
 8004b8a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b8c:	f7fe f968 	bl	8002e60 <HAL_GetTick>
 8004b90:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b94:	e00a      	b.n	8004bac <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b96:	f7fe f963 	bl	8002e60 <HAL_GetTick>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004ba0:	1ad3      	subs	r3, r2, r3
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d902      	bls.n	8004bac <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 8004ba6:	2303      	movs	r3, #3
 8004ba8:	f000 bc5f 	b.w	800546a <HAL_RCC_OscConfig+0x103a>
 8004bac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004bb0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004bb4:	2202      	movs	r2, #2
 8004bb6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bb8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004bbc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	fa93 f2a3 	rbit	r2, r3
 8004bc6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004bca:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004bce:	601a      	str	r2, [r3, #0]
 8004bd0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004bd4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004bd8:	2202      	movs	r2, #2
 8004bda:	601a      	str	r2, [r3, #0]
 8004bdc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004be0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	fa93 f2a3 	rbit	r2, r3
 8004bea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004bee:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004bf2:	601a      	str	r2, [r3, #0]
 8004bf4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004bf8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004bfc:	2202      	movs	r2, #2
 8004bfe:	601a      	str	r2, [r3, #0]
 8004c00:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c04:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	fa93 f2a3 	rbit	r2, r3
 8004c0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c12:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8004c16:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c18:	4b68      	ldr	r3, [pc, #416]	@ (8004dbc <HAL_RCC_OscConfig+0x98c>)
 8004c1a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004c1c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c20:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004c24:	2102      	movs	r1, #2
 8004c26:	6019      	str	r1, [r3, #0]
 8004c28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c2c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	fa93 f1a3 	rbit	r1, r3
 8004c36:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c3a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8004c3e:	6019      	str	r1, [r3, #0]
  return result;
 8004c40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c44:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	fab3 f383 	clz	r3, r3
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	f003 031f 	and.w	r3, r3, #31
 8004c5a:	2101      	movs	r1, #1
 8004c5c:	fa01 f303 	lsl.w	r3, r1, r3
 8004c60:	4013      	ands	r3, r2
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d197      	bne.n	8004b96 <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c66:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c6a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f003 0304 	and.w	r3, r3, #4
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	f000 819c 	beq.w	8004fb4 <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c82:	4b4e      	ldr	r3, [pc, #312]	@ (8004dbc <HAL_RCC_OscConfig+0x98c>)
 8004c84:	69db      	ldr	r3, [r3, #28]
 8004c86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d116      	bne.n	8004cbc <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c8e:	4b4b      	ldr	r3, [pc, #300]	@ (8004dbc <HAL_RCC_OscConfig+0x98c>)
 8004c90:	69db      	ldr	r3, [r3, #28]
 8004c92:	4a4a      	ldr	r2, [pc, #296]	@ (8004dbc <HAL_RCC_OscConfig+0x98c>)
 8004c94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c98:	61d3      	str	r3, [r2, #28]
 8004c9a:	4b48      	ldr	r3, [pc, #288]	@ (8004dbc <HAL_RCC_OscConfig+0x98c>)
 8004c9c:	69db      	ldr	r3, [r3, #28]
 8004c9e:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8004ca2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ca6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004caa:	601a      	str	r2, [r3, #0]
 8004cac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004cb0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004cb4:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cbc:	4b41      	ldr	r3, [pc, #260]	@ (8004dc4 <HAL_RCC_OscConfig+0x994>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d11a      	bne.n	8004cfe <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cc8:	4b3e      	ldr	r3, [pc, #248]	@ (8004dc4 <HAL_RCC_OscConfig+0x994>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a3d      	ldr	r2, [pc, #244]	@ (8004dc4 <HAL_RCC_OscConfig+0x994>)
 8004cce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cd2:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cd4:	f7fe f8c4 	bl	8002e60 <HAL_GetTick>
 8004cd8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cdc:	e009      	b.n	8004cf2 <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cde:	f7fe f8bf 	bl	8002e60 <HAL_GetTick>
 8004ce2:	4602      	mov	r2, r0
 8004ce4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004ce8:	1ad3      	subs	r3, r2, r3
 8004cea:	2b64      	cmp	r3, #100	@ 0x64
 8004cec:	d901      	bls.n	8004cf2 <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 8004cee:	2303      	movs	r3, #3
 8004cf0:	e3bb      	b.n	800546a <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cf2:	4b34      	ldr	r3, [pc, #208]	@ (8004dc4 <HAL_RCC_OscConfig+0x994>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d0ef      	beq.n	8004cde <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cfe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d02:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	2b01      	cmp	r3, #1
 8004d0c:	d106      	bne.n	8004d1c <HAL_RCC_OscConfig+0x8ec>
 8004d0e:	4b2b      	ldr	r3, [pc, #172]	@ (8004dbc <HAL_RCC_OscConfig+0x98c>)
 8004d10:	6a1b      	ldr	r3, [r3, #32]
 8004d12:	4a2a      	ldr	r2, [pc, #168]	@ (8004dbc <HAL_RCC_OscConfig+0x98c>)
 8004d14:	f043 0301 	orr.w	r3, r3, #1
 8004d18:	6213      	str	r3, [r2, #32]
 8004d1a:	e035      	b.n	8004d88 <HAL_RCC_OscConfig+0x958>
 8004d1c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d20:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d10c      	bne.n	8004d46 <HAL_RCC_OscConfig+0x916>
 8004d2c:	4b23      	ldr	r3, [pc, #140]	@ (8004dbc <HAL_RCC_OscConfig+0x98c>)
 8004d2e:	6a1b      	ldr	r3, [r3, #32]
 8004d30:	4a22      	ldr	r2, [pc, #136]	@ (8004dbc <HAL_RCC_OscConfig+0x98c>)
 8004d32:	f023 0301 	bic.w	r3, r3, #1
 8004d36:	6213      	str	r3, [r2, #32]
 8004d38:	4b20      	ldr	r3, [pc, #128]	@ (8004dbc <HAL_RCC_OscConfig+0x98c>)
 8004d3a:	6a1b      	ldr	r3, [r3, #32]
 8004d3c:	4a1f      	ldr	r2, [pc, #124]	@ (8004dbc <HAL_RCC_OscConfig+0x98c>)
 8004d3e:	f023 0304 	bic.w	r3, r3, #4
 8004d42:	6213      	str	r3, [r2, #32]
 8004d44:	e020      	b.n	8004d88 <HAL_RCC_OscConfig+0x958>
 8004d46:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d4a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	2b05      	cmp	r3, #5
 8004d54:	d10c      	bne.n	8004d70 <HAL_RCC_OscConfig+0x940>
 8004d56:	4b19      	ldr	r3, [pc, #100]	@ (8004dbc <HAL_RCC_OscConfig+0x98c>)
 8004d58:	6a1b      	ldr	r3, [r3, #32]
 8004d5a:	4a18      	ldr	r2, [pc, #96]	@ (8004dbc <HAL_RCC_OscConfig+0x98c>)
 8004d5c:	f043 0304 	orr.w	r3, r3, #4
 8004d60:	6213      	str	r3, [r2, #32]
 8004d62:	4b16      	ldr	r3, [pc, #88]	@ (8004dbc <HAL_RCC_OscConfig+0x98c>)
 8004d64:	6a1b      	ldr	r3, [r3, #32]
 8004d66:	4a15      	ldr	r2, [pc, #84]	@ (8004dbc <HAL_RCC_OscConfig+0x98c>)
 8004d68:	f043 0301 	orr.w	r3, r3, #1
 8004d6c:	6213      	str	r3, [r2, #32]
 8004d6e:	e00b      	b.n	8004d88 <HAL_RCC_OscConfig+0x958>
 8004d70:	4b12      	ldr	r3, [pc, #72]	@ (8004dbc <HAL_RCC_OscConfig+0x98c>)
 8004d72:	6a1b      	ldr	r3, [r3, #32]
 8004d74:	4a11      	ldr	r2, [pc, #68]	@ (8004dbc <HAL_RCC_OscConfig+0x98c>)
 8004d76:	f023 0301 	bic.w	r3, r3, #1
 8004d7a:	6213      	str	r3, [r2, #32]
 8004d7c:	4b0f      	ldr	r3, [pc, #60]	@ (8004dbc <HAL_RCC_OscConfig+0x98c>)
 8004d7e:	6a1b      	ldr	r3, [r3, #32]
 8004d80:	4a0e      	ldr	r2, [pc, #56]	@ (8004dbc <HAL_RCC_OscConfig+0x98c>)
 8004d82:	f023 0304 	bic.w	r3, r3, #4
 8004d86:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d88:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d8c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	f000 8085 	beq.w	8004ea4 <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d9a:	f7fe f861 	bl	8002e60 <HAL_GetTick>
 8004d9e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004da2:	e011      	b.n	8004dc8 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004da4:	f7fe f85c 	bl	8002e60 <HAL_GetTick>
 8004da8:	4602      	mov	r2, r0
 8004daa:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004dae:	1ad3      	subs	r3, r2, r3
 8004db0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d907      	bls.n	8004dc8 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8004db8:	2303      	movs	r3, #3
 8004dba:	e356      	b.n	800546a <HAL_RCC_OscConfig+0x103a>
 8004dbc:	40021000 	.word	0x40021000
 8004dc0:	10908120 	.word	0x10908120
 8004dc4:	40007000 	.word	0x40007000
 8004dc8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004dcc:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8004dd0:	2202      	movs	r2, #2
 8004dd2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dd4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004dd8:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	fa93 f2a3 	rbit	r2, r3
 8004de2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004de6:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8004dea:	601a      	str	r2, [r3, #0]
 8004dec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004df0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8004df4:	2202      	movs	r2, #2
 8004df6:	601a      	str	r2, [r3, #0]
 8004df8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004dfc:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	fa93 f2a3 	rbit	r2, r3
 8004e06:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e0a:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8004e0e:	601a      	str	r2, [r3, #0]
  return result;
 8004e10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e14:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8004e18:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e1a:	fab3 f383 	clz	r3, r3
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004e24:	b2db      	uxtb	r3, r3
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d102      	bne.n	8004e30 <HAL_RCC_OscConfig+0xa00>
 8004e2a:	4b98      	ldr	r3, [pc, #608]	@ (800508c <HAL_RCC_OscConfig+0xc5c>)
 8004e2c:	6a1b      	ldr	r3, [r3, #32]
 8004e2e:	e013      	b.n	8004e58 <HAL_RCC_OscConfig+0xa28>
 8004e30:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e34:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8004e38:	2202      	movs	r2, #2
 8004e3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e40:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	fa93 f2a3 	rbit	r2, r3
 8004e4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e4e:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8004e52:	601a      	str	r2, [r3, #0]
 8004e54:	4b8d      	ldr	r3, [pc, #564]	@ (800508c <HAL_RCC_OscConfig+0xc5c>)
 8004e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e58:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004e5c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8004e60:	2102      	movs	r1, #2
 8004e62:	6011      	str	r1, [r2, #0]
 8004e64:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004e68:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8004e6c:	6812      	ldr	r2, [r2, #0]
 8004e6e:	fa92 f1a2 	rbit	r1, r2
 8004e72:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004e76:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8004e7a:	6011      	str	r1, [r2, #0]
  return result;
 8004e7c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004e80:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8004e84:	6812      	ldr	r2, [r2, #0]
 8004e86:	fab2 f282 	clz	r2, r2
 8004e8a:	b2d2      	uxtb	r2, r2
 8004e8c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e90:	b2d2      	uxtb	r2, r2
 8004e92:	f002 021f 	and.w	r2, r2, #31
 8004e96:	2101      	movs	r1, #1
 8004e98:	fa01 f202 	lsl.w	r2, r1, r2
 8004e9c:	4013      	ands	r3, r2
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d080      	beq.n	8004da4 <HAL_RCC_OscConfig+0x974>
 8004ea2:	e07d      	b.n	8004fa0 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ea4:	f7fd ffdc 	bl	8002e60 <HAL_GetTick>
 8004ea8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004eac:	e00b      	b.n	8004ec6 <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004eae:	f7fd ffd7 	bl	8002e60 <HAL_GetTick>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d901      	bls.n	8004ec6 <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	e2d1      	b.n	800546a <HAL_RCC_OscConfig+0x103a>
 8004ec6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004eca:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8004ece:	2202      	movs	r2, #2
 8004ed0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ed2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ed6:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	fa93 f2a3 	rbit	r2, r3
 8004ee0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ee4:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8004ee8:	601a      	str	r2, [r3, #0]
 8004eea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004eee:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004ef2:	2202      	movs	r2, #2
 8004ef4:	601a      	str	r2, [r3, #0]
 8004ef6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004efa:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	fa93 f2a3 	rbit	r2, r3
 8004f04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f08:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004f0c:	601a      	str	r2, [r3, #0]
  return result;
 8004f0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f12:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004f16:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f18:	fab3 f383 	clz	r3, r3
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d102      	bne.n	8004f2e <HAL_RCC_OscConfig+0xafe>
 8004f28:	4b58      	ldr	r3, [pc, #352]	@ (800508c <HAL_RCC_OscConfig+0xc5c>)
 8004f2a:	6a1b      	ldr	r3, [r3, #32]
 8004f2c:	e013      	b.n	8004f56 <HAL_RCC_OscConfig+0xb26>
 8004f2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f32:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004f36:	2202      	movs	r2, #2
 8004f38:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f3a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f3e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	fa93 f2a3 	rbit	r2, r3
 8004f48:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f4c:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8004f50:	601a      	str	r2, [r3, #0]
 8004f52:	4b4e      	ldr	r3, [pc, #312]	@ (800508c <HAL_RCC_OscConfig+0xc5c>)
 8004f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f56:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004f5a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004f5e:	2102      	movs	r1, #2
 8004f60:	6011      	str	r1, [r2, #0]
 8004f62:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004f66:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004f6a:	6812      	ldr	r2, [r2, #0]
 8004f6c:	fa92 f1a2 	rbit	r1, r2
 8004f70:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004f74:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8004f78:	6011      	str	r1, [r2, #0]
  return result;
 8004f7a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004f7e:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8004f82:	6812      	ldr	r2, [r2, #0]
 8004f84:	fab2 f282 	clz	r2, r2
 8004f88:	b2d2      	uxtb	r2, r2
 8004f8a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004f8e:	b2d2      	uxtb	r2, r2
 8004f90:	f002 021f 	and.w	r2, r2, #31
 8004f94:	2101      	movs	r1, #1
 8004f96:	fa01 f202 	lsl.w	r2, r1, r2
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d186      	bne.n	8004eae <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004fa0:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	d105      	bne.n	8004fb4 <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fa8:	4b38      	ldr	r3, [pc, #224]	@ (800508c <HAL_RCC_OscConfig+0xc5c>)
 8004faa:	69db      	ldr	r3, [r3, #28]
 8004fac:	4a37      	ldr	r2, [pc, #220]	@ (800508c <HAL_RCC_OscConfig+0xc5c>)
 8004fae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fb2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004fb4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004fb8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	699b      	ldr	r3, [r3, #24]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	f000 8251 	beq.w	8005468 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004fc6:	4b31      	ldr	r3, [pc, #196]	@ (800508c <HAL_RCC_OscConfig+0xc5c>)
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	f003 030c 	and.w	r3, r3, #12
 8004fce:	2b08      	cmp	r3, #8
 8004fd0:	f000 820f 	beq.w	80053f2 <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004fd4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004fd8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	699b      	ldr	r3, [r3, #24]
 8004fe0:	2b02      	cmp	r3, #2
 8004fe2:	f040 8165 	bne.w	80052b0 <HAL_RCC_OscConfig+0xe80>
 8004fe6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004fea:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004fee:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004ff2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ff4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ff8:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	fa93 f2a3 	rbit	r2, r3
 8005002:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005006:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800500a:	601a      	str	r2, [r3, #0]
  return result;
 800500c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005010:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8005014:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005016:	fab3 f383 	clz	r3, r3
 800501a:	b2db      	uxtb	r3, r3
 800501c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005020:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005024:	009b      	lsls	r3, r3, #2
 8005026:	461a      	mov	r2, r3
 8005028:	2300      	movs	r3, #0
 800502a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800502c:	f7fd ff18 	bl	8002e60 <HAL_GetTick>
 8005030:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005034:	e009      	b.n	800504a <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005036:	f7fd ff13 	bl	8002e60 <HAL_GetTick>
 800503a:	4602      	mov	r2, r0
 800503c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	2b02      	cmp	r3, #2
 8005044:	d901      	bls.n	800504a <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8005046:	2303      	movs	r3, #3
 8005048:	e20f      	b.n	800546a <HAL_RCC_OscConfig+0x103a>
 800504a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800504e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8005052:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005056:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005058:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800505c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	fa93 f2a3 	rbit	r2, r3
 8005066:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800506a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800506e:	601a      	str	r2, [r3, #0]
  return result;
 8005070:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005074:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8005078:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800507a:	fab3 f383 	clz	r3, r3
 800507e:	b2db      	uxtb	r3, r3
 8005080:	2b3f      	cmp	r3, #63	@ 0x3f
 8005082:	d805      	bhi.n	8005090 <HAL_RCC_OscConfig+0xc60>
 8005084:	4b01      	ldr	r3, [pc, #4]	@ (800508c <HAL_RCC_OscConfig+0xc5c>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	e02a      	b.n	80050e0 <HAL_RCC_OscConfig+0xcb0>
 800508a:	bf00      	nop
 800508c:	40021000 	.word	0x40021000
 8005090:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005094:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8005098:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800509c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800509e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050a2:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	fa93 f2a3 	rbit	r2, r3
 80050ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050b0:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80050b4:	601a      	str	r2, [r3, #0]
 80050b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050ba:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80050be:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80050c2:	601a      	str	r2, [r3, #0]
 80050c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050c8:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	fa93 f2a3 	rbit	r2, r3
 80050d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050d6:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80050da:	601a      	str	r2, [r3, #0]
 80050dc:	4bca      	ldr	r3, [pc, #808]	@ (8005408 <HAL_RCC_OscConfig+0xfd8>)
 80050de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80050e4:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80050e8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80050ec:	6011      	str	r1, [r2, #0]
 80050ee:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80050f2:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80050f6:	6812      	ldr	r2, [r2, #0]
 80050f8:	fa92 f1a2 	rbit	r1, r2
 80050fc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005100:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8005104:	6011      	str	r1, [r2, #0]
  return result;
 8005106:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800510a:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 800510e:	6812      	ldr	r2, [r2, #0]
 8005110:	fab2 f282 	clz	r2, r2
 8005114:	b2d2      	uxtb	r2, r2
 8005116:	f042 0220 	orr.w	r2, r2, #32
 800511a:	b2d2      	uxtb	r2, r2
 800511c:	f002 021f 	and.w	r2, r2, #31
 8005120:	2101      	movs	r1, #1
 8005122:	fa01 f202 	lsl.w	r2, r1, r2
 8005126:	4013      	ands	r3, r2
 8005128:	2b00      	cmp	r3, #0
 800512a:	d184      	bne.n	8005036 <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800512c:	4bb6      	ldr	r3, [pc, #728]	@ (8005408 <HAL_RCC_OscConfig+0xfd8>)
 800512e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005130:	f023 020f 	bic.w	r2, r3, #15
 8005134:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005138:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005140:	49b1      	ldr	r1, [pc, #708]	@ (8005408 <HAL_RCC_OscConfig+0xfd8>)
 8005142:	4313      	orrs	r3, r2
 8005144:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8005146:	4bb0      	ldr	r3, [pc, #704]	@ (8005408 <HAL_RCC_OscConfig+0xfd8>)
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 800514e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005152:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	6a19      	ldr	r1, [r3, #32]
 800515a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800515e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	69db      	ldr	r3, [r3, #28]
 8005166:	430b      	orrs	r3, r1
 8005168:	49a7      	ldr	r1, [pc, #668]	@ (8005408 <HAL_RCC_OscConfig+0xfd8>)
 800516a:	4313      	orrs	r3, r2
 800516c:	604b      	str	r3, [r1, #4]
 800516e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005172:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005176:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800517a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800517c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005180:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	fa93 f2a3 	rbit	r2, r3
 800518a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800518e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8005192:	601a      	str	r2, [r3, #0]
  return result;
 8005194:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005198:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800519c:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800519e:	fab3 f383 	clz	r3, r3
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80051a8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80051ac:	009b      	lsls	r3, r3, #2
 80051ae:	461a      	mov	r2, r3
 80051b0:	2301      	movs	r3, #1
 80051b2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051b4:	f7fd fe54 	bl	8002e60 <HAL_GetTick>
 80051b8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80051bc:	e009      	b.n	80051d2 <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051be:	f7fd fe4f 	bl	8002e60 <HAL_GetTick>
 80051c2:	4602      	mov	r2, r0
 80051c4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80051c8:	1ad3      	subs	r3, r2, r3
 80051ca:	2b02      	cmp	r3, #2
 80051cc:	d901      	bls.n	80051d2 <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 80051ce:	2303      	movs	r3, #3
 80051d0:	e14b      	b.n	800546a <HAL_RCC_OscConfig+0x103a>
 80051d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80051d6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80051da:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80051de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80051e4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	fa93 f2a3 	rbit	r2, r3
 80051ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80051f2:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80051f6:	601a      	str	r2, [r3, #0]
  return result;
 80051f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80051fc:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8005200:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005202:	fab3 f383 	clz	r3, r3
 8005206:	b2db      	uxtb	r3, r3
 8005208:	2b3f      	cmp	r3, #63	@ 0x3f
 800520a:	d802      	bhi.n	8005212 <HAL_RCC_OscConfig+0xde2>
 800520c:	4b7e      	ldr	r3, [pc, #504]	@ (8005408 <HAL_RCC_OscConfig+0xfd8>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	e027      	b.n	8005262 <HAL_RCC_OscConfig+0xe32>
 8005212:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005216:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800521a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800521e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005220:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005224:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	fa93 f2a3 	rbit	r2, r3
 800522e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005232:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005236:	601a      	str	r2, [r3, #0]
 8005238:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800523c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005240:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005244:	601a      	str	r2, [r3, #0]
 8005246:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800524a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	fa93 f2a3 	rbit	r2, r3
 8005254:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005258:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 800525c:	601a      	str	r2, [r3, #0]
 800525e:	4b6a      	ldr	r3, [pc, #424]	@ (8005408 <HAL_RCC_OscConfig+0xfd8>)
 8005260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005262:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005266:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800526a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800526e:	6011      	str	r1, [r2, #0]
 8005270:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005274:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8005278:	6812      	ldr	r2, [r2, #0]
 800527a:	fa92 f1a2 	rbit	r1, r2
 800527e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005282:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8005286:	6011      	str	r1, [r2, #0]
  return result;
 8005288:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800528c:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8005290:	6812      	ldr	r2, [r2, #0]
 8005292:	fab2 f282 	clz	r2, r2
 8005296:	b2d2      	uxtb	r2, r2
 8005298:	f042 0220 	orr.w	r2, r2, #32
 800529c:	b2d2      	uxtb	r2, r2
 800529e:	f002 021f 	and.w	r2, r2, #31
 80052a2:	2101      	movs	r1, #1
 80052a4:	fa01 f202 	lsl.w	r2, r1, r2
 80052a8:	4013      	ands	r3, r2
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d087      	beq.n	80051be <HAL_RCC_OscConfig+0xd8e>
 80052ae:	e0db      	b.n	8005468 <HAL_RCC_OscConfig+0x1038>
 80052b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80052b4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80052b8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80052bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80052c2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	fa93 f2a3 	rbit	r2, r3
 80052cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80052d0:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80052d4:	601a      	str	r2, [r3, #0]
  return result;
 80052d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80052da:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80052de:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052e0:	fab3 f383 	clz	r3, r3
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80052ea:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80052ee:	009b      	lsls	r3, r3, #2
 80052f0:	461a      	mov	r2, r3
 80052f2:	2300      	movs	r3, #0
 80052f4:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052f6:	f7fd fdb3 	bl	8002e60 <HAL_GetTick>
 80052fa:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052fe:	e009      	b.n	8005314 <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005300:	f7fd fdae 	bl	8002e60 <HAL_GetTick>
 8005304:	4602      	mov	r2, r0
 8005306:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800530a:	1ad3      	subs	r3, r2, r3
 800530c:	2b02      	cmp	r3, #2
 800530e:	d901      	bls.n	8005314 <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8005310:	2303      	movs	r3, #3
 8005312:	e0aa      	b.n	800546a <HAL_RCC_OscConfig+0x103a>
 8005314:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005318:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800531c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005320:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005322:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005326:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	fa93 f2a3 	rbit	r2, r3
 8005330:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005334:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8005338:	601a      	str	r2, [r3, #0]
  return result;
 800533a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800533e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8005342:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005344:	fab3 f383 	clz	r3, r3
 8005348:	b2db      	uxtb	r3, r3
 800534a:	2b3f      	cmp	r3, #63	@ 0x3f
 800534c:	d802      	bhi.n	8005354 <HAL_RCC_OscConfig+0xf24>
 800534e:	4b2e      	ldr	r3, [pc, #184]	@ (8005408 <HAL_RCC_OscConfig+0xfd8>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	e027      	b.n	80053a4 <HAL_RCC_OscConfig+0xf74>
 8005354:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005358:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800535c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005360:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005362:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005366:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	fa93 f2a3 	rbit	r2, r3
 8005370:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005374:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8005378:	601a      	str	r2, [r3, #0]
 800537a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800537e:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8005382:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005386:	601a      	str	r2, [r3, #0]
 8005388:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800538c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	fa93 f2a3 	rbit	r2, r3
 8005396:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800539a:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 800539e:	601a      	str	r2, [r3, #0]
 80053a0:	4b19      	ldr	r3, [pc, #100]	@ (8005408 <HAL_RCC_OscConfig+0xfd8>)
 80053a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80053a8:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80053ac:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80053b0:	6011      	str	r1, [r2, #0]
 80053b2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80053b6:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80053ba:	6812      	ldr	r2, [r2, #0]
 80053bc:	fa92 f1a2 	rbit	r1, r2
 80053c0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80053c4:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 80053c8:	6011      	str	r1, [r2, #0]
  return result;
 80053ca:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80053ce:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 80053d2:	6812      	ldr	r2, [r2, #0]
 80053d4:	fab2 f282 	clz	r2, r2
 80053d8:	b2d2      	uxtb	r2, r2
 80053da:	f042 0220 	orr.w	r2, r2, #32
 80053de:	b2d2      	uxtb	r2, r2
 80053e0:	f002 021f 	and.w	r2, r2, #31
 80053e4:	2101      	movs	r1, #1
 80053e6:	fa01 f202 	lsl.w	r2, r1, r2
 80053ea:	4013      	ands	r3, r2
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d187      	bne.n	8005300 <HAL_RCC_OscConfig+0xed0>
 80053f0:	e03a      	b.n	8005468 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80053f6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	699b      	ldr	r3, [r3, #24]
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d104      	bne.n	800540c <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	e031      	b.n	800546a <HAL_RCC_OscConfig+0x103a>
 8005406:	bf00      	nop
 8005408:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800540c:	4b19      	ldr	r3, [pc, #100]	@ (8005474 <HAL_RCC_OscConfig+0x1044>)
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8005414:	4b17      	ldr	r3, [pc, #92]	@ (8005474 <HAL_RCC_OscConfig+0x1044>)
 8005416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005418:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800541c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005420:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8005424:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005428:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	69db      	ldr	r3, [r3, #28]
 8005430:	429a      	cmp	r2, r3
 8005432:	d117      	bne.n	8005464 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8005434:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005438:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800543c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005440:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005448:	429a      	cmp	r2, r3
 800544a:	d10b      	bne.n	8005464 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 800544c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005450:	f003 020f 	and.w	r2, r3, #15
 8005454:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005458:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8005460:	429a      	cmp	r2, r3
 8005462:	d001      	beq.n	8005468 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8005464:	2301      	movs	r3, #1
 8005466:	e000      	b.n	800546a <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8005468:	2300      	movs	r3, #0
}
 800546a:	4618      	mov	r0, r3
 800546c:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}
 8005474:	40021000 	.word	0x40021000

08005478 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b09e      	sub	sp, #120	@ 0x78
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005482:	2300      	movs	r3, #0
 8005484:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d101      	bne.n	8005490 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800548c:	2301      	movs	r3, #1
 800548e:	e154      	b.n	800573a <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005490:	4b89      	ldr	r3, [pc, #548]	@ (80056b8 <HAL_RCC_ClockConfig+0x240>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f003 0307 	and.w	r3, r3, #7
 8005498:	683a      	ldr	r2, [r7, #0]
 800549a:	429a      	cmp	r2, r3
 800549c:	d910      	bls.n	80054c0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800549e:	4b86      	ldr	r3, [pc, #536]	@ (80056b8 <HAL_RCC_ClockConfig+0x240>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f023 0207 	bic.w	r2, r3, #7
 80054a6:	4984      	ldr	r1, [pc, #528]	@ (80056b8 <HAL_RCC_ClockConfig+0x240>)
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	4313      	orrs	r3, r2
 80054ac:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80054ae:	4b82      	ldr	r3, [pc, #520]	@ (80056b8 <HAL_RCC_ClockConfig+0x240>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f003 0307 	and.w	r3, r3, #7
 80054b6:	683a      	ldr	r2, [r7, #0]
 80054b8:	429a      	cmp	r2, r3
 80054ba:	d001      	beq.n	80054c0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80054bc:	2301      	movs	r3, #1
 80054be:	e13c      	b.n	800573a <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f003 0302 	and.w	r3, r3, #2
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d008      	beq.n	80054de <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054cc:	4b7b      	ldr	r3, [pc, #492]	@ (80056bc <HAL_RCC_ClockConfig+0x244>)
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	4978      	ldr	r1, [pc, #480]	@ (80056bc <HAL_RCC_ClockConfig+0x244>)
 80054da:	4313      	orrs	r3, r2
 80054dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f003 0301 	and.w	r3, r3, #1
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	f000 80cd 	beq.w	8005686 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	d137      	bne.n	8005564 <HAL_RCC_ClockConfig+0xec>
 80054f4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80054f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054fc:	fa93 f3a3 	rbit	r3, r3
 8005500:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8005502:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005504:	fab3 f383 	clz	r3, r3
 8005508:	b2db      	uxtb	r3, r3
 800550a:	2b3f      	cmp	r3, #63	@ 0x3f
 800550c:	d802      	bhi.n	8005514 <HAL_RCC_ClockConfig+0x9c>
 800550e:	4b6b      	ldr	r3, [pc, #428]	@ (80056bc <HAL_RCC_ClockConfig+0x244>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	e00f      	b.n	8005534 <HAL_RCC_ClockConfig+0xbc>
 8005514:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005518:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800551a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800551c:	fa93 f3a3 	rbit	r3, r3
 8005520:	667b      	str	r3, [r7, #100]	@ 0x64
 8005522:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005526:	663b      	str	r3, [r7, #96]	@ 0x60
 8005528:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800552a:	fa93 f3a3 	rbit	r3, r3
 800552e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005530:	4b62      	ldr	r3, [pc, #392]	@ (80056bc <HAL_RCC_ClockConfig+0x244>)
 8005532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005534:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005538:	65ba      	str	r2, [r7, #88]	@ 0x58
 800553a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800553c:	fa92 f2a2 	rbit	r2, r2
 8005540:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8005542:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005544:	fab2 f282 	clz	r2, r2
 8005548:	b2d2      	uxtb	r2, r2
 800554a:	f042 0220 	orr.w	r2, r2, #32
 800554e:	b2d2      	uxtb	r2, r2
 8005550:	f002 021f 	and.w	r2, r2, #31
 8005554:	2101      	movs	r1, #1
 8005556:	fa01 f202 	lsl.w	r2, r1, r2
 800555a:	4013      	ands	r3, r2
 800555c:	2b00      	cmp	r3, #0
 800555e:	d171      	bne.n	8005644 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	e0ea      	b.n	800573a <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	2b02      	cmp	r3, #2
 800556a:	d137      	bne.n	80055dc <HAL_RCC_ClockConfig+0x164>
 800556c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005570:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005572:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005574:	fa93 f3a3 	rbit	r3, r3
 8005578:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800557a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800557c:	fab3 f383 	clz	r3, r3
 8005580:	b2db      	uxtb	r3, r3
 8005582:	2b3f      	cmp	r3, #63	@ 0x3f
 8005584:	d802      	bhi.n	800558c <HAL_RCC_ClockConfig+0x114>
 8005586:	4b4d      	ldr	r3, [pc, #308]	@ (80056bc <HAL_RCC_ClockConfig+0x244>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	e00f      	b.n	80055ac <HAL_RCC_ClockConfig+0x134>
 800558c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005590:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005592:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005594:	fa93 f3a3 	rbit	r3, r3
 8005598:	647b      	str	r3, [r7, #68]	@ 0x44
 800559a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800559e:	643b      	str	r3, [r7, #64]	@ 0x40
 80055a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055a2:	fa93 f3a3 	rbit	r3, r3
 80055a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055a8:	4b44      	ldr	r3, [pc, #272]	@ (80056bc <HAL_RCC_ClockConfig+0x244>)
 80055aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ac:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80055b0:	63ba      	str	r2, [r7, #56]	@ 0x38
 80055b2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80055b4:	fa92 f2a2 	rbit	r2, r2
 80055b8:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80055ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80055bc:	fab2 f282 	clz	r2, r2
 80055c0:	b2d2      	uxtb	r2, r2
 80055c2:	f042 0220 	orr.w	r2, r2, #32
 80055c6:	b2d2      	uxtb	r2, r2
 80055c8:	f002 021f 	and.w	r2, r2, #31
 80055cc:	2101      	movs	r1, #1
 80055ce:	fa01 f202 	lsl.w	r2, r1, r2
 80055d2:	4013      	ands	r3, r2
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d135      	bne.n	8005644 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80055d8:	2301      	movs	r3, #1
 80055da:	e0ae      	b.n	800573a <HAL_RCC_ClockConfig+0x2c2>
 80055dc:	2302      	movs	r3, #2
 80055de:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055e2:	fa93 f3a3 	rbit	r3, r3
 80055e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80055e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055ea:	fab3 f383 	clz	r3, r3
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	2b3f      	cmp	r3, #63	@ 0x3f
 80055f2:	d802      	bhi.n	80055fa <HAL_RCC_ClockConfig+0x182>
 80055f4:	4b31      	ldr	r3, [pc, #196]	@ (80056bc <HAL_RCC_ClockConfig+0x244>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	e00d      	b.n	8005616 <HAL_RCC_ClockConfig+0x19e>
 80055fa:	2302      	movs	r3, #2
 80055fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005600:	fa93 f3a3 	rbit	r3, r3
 8005604:	627b      	str	r3, [r7, #36]	@ 0x24
 8005606:	2302      	movs	r3, #2
 8005608:	623b      	str	r3, [r7, #32]
 800560a:	6a3b      	ldr	r3, [r7, #32]
 800560c:	fa93 f3a3 	rbit	r3, r3
 8005610:	61fb      	str	r3, [r7, #28]
 8005612:	4b2a      	ldr	r3, [pc, #168]	@ (80056bc <HAL_RCC_ClockConfig+0x244>)
 8005614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005616:	2202      	movs	r2, #2
 8005618:	61ba      	str	r2, [r7, #24]
 800561a:	69ba      	ldr	r2, [r7, #24]
 800561c:	fa92 f2a2 	rbit	r2, r2
 8005620:	617a      	str	r2, [r7, #20]
  return result;
 8005622:	697a      	ldr	r2, [r7, #20]
 8005624:	fab2 f282 	clz	r2, r2
 8005628:	b2d2      	uxtb	r2, r2
 800562a:	f042 0220 	orr.w	r2, r2, #32
 800562e:	b2d2      	uxtb	r2, r2
 8005630:	f002 021f 	and.w	r2, r2, #31
 8005634:	2101      	movs	r1, #1
 8005636:	fa01 f202 	lsl.w	r2, r1, r2
 800563a:	4013      	ands	r3, r2
 800563c:	2b00      	cmp	r3, #0
 800563e:	d101      	bne.n	8005644 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8005640:	2301      	movs	r3, #1
 8005642:	e07a      	b.n	800573a <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005644:	4b1d      	ldr	r3, [pc, #116]	@ (80056bc <HAL_RCC_ClockConfig+0x244>)
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	f023 0203 	bic.w	r2, r3, #3
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	491a      	ldr	r1, [pc, #104]	@ (80056bc <HAL_RCC_ClockConfig+0x244>)
 8005652:	4313      	orrs	r3, r2
 8005654:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005656:	f7fd fc03 	bl	8002e60 <HAL_GetTick>
 800565a:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800565c:	e00a      	b.n	8005674 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800565e:	f7fd fbff 	bl	8002e60 <HAL_GetTick>
 8005662:	4602      	mov	r2, r0
 8005664:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005666:	1ad3      	subs	r3, r2, r3
 8005668:	f241 3288 	movw	r2, #5000	@ 0x1388
 800566c:	4293      	cmp	r3, r2
 800566e:	d901      	bls.n	8005674 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8005670:	2303      	movs	r3, #3
 8005672:	e062      	b.n	800573a <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005674:	4b11      	ldr	r3, [pc, #68]	@ (80056bc <HAL_RCC_ClockConfig+0x244>)
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	f003 020c 	and.w	r2, r3, #12
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	009b      	lsls	r3, r3, #2
 8005682:	429a      	cmp	r2, r3
 8005684:	d1eb      	bne.n	800565e <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005686:	4b0c      	ldr	r3, [pc, #48]	@ (80056b8 <HAL_RCC_ClockConfig+0x240>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f003 0307 	and.w	r3, r3, #7
 800568e:	683a      	ldr	r2, [r7, #0]
 8005690:	429a      	cmp	r2, r3
 8005692:	d215      	bcs.n	80056c0 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005694:	4b08      	ldr	r3, [pc, #32]	@ (80056b8 <HAL_RCC_ClockConfig+0x240>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f023 0207 	bic.w	r2, r3, #7
 800569c:	4906      	ldr	r1, [pc, #24]	@ (80056b8 <HAL_RCC_ClockConfig+0x240>)
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	4313      	orrs	r3, r2
 80056a2:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056a4:	4b04      	ldr	r3, [pc, #16]	@ (80056b8 <HAL_RCC_ClockConfig+0x240>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f003 0307 	and.w	r3, r3, #7
 80056ac:	683a      	ldr	r2, [r7, #0]
 80056ae:	429a      	cmp	r2, r3
 80056b0:	d006      	beq.n	80056c0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e041      	b.n	800573a <HAL_RCC_ClockConfig+0x2c2>
 80056b6:	bf00      	nop
 80056b8:	40022000 	.word	0x40022000
 80056bc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f003 0304 	and.w	r3, r3, #4
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d008      	beq.n	80056de <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80056cc:	4b1d      	ldr	r3, [pc, #116]	@ (8005744 <HAL_RCC_ClockConfig+0x2cc>)
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	68db      	ldr	r3, [r3, #12]
 80056d8:	491a      	ldr	r1, [pc, #104]	@ (8005744 <HAL_RCC_ClockConfig+0x2cc>)
 80056da:	4313      	orrs	r3, r2
 80056dc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f003 0308 	and.w	r3, r3, #8
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d009      	beq.n	80056fe <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80056ea:	4b16      	ldr	r3, [pc, #88]	@ (8005744 <HAL_RCC_ClockConfig+0x2cc>)
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	691b      	ldr	r3, [r3, #16]
 80056f6:	00db      	lsls	r3, r3, #3
 80056f8:	4912      	ldr	r1, [pc, #72]	@ (8005744 <HAL_RCC_ClockConfig+0x2cc>)
 80056fa:	4313      	orrs	r3, r2
 80056fc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80056fe:	f000 f829 	bl	8005754 <HAL_RCC_GetSysClockFreq>
 8005702:	4601      	mov	r1, r0
 8005704:	4b0f      	ldr	r3, [pc, #60]	@ (8005744 <HAL_RCC_ClockConfig+0x2cc>)
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800570c:	22f0      	movs	r2, #240	@ 0xf0
 800570e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005710:	693a      	ldr	r2, [r7, #16]
 8005712:	fa92 f2a2 	rbit	r2, r2
 8005716:	60fa      	str	r2, [r7, #12]
  return result;
 8005718:	68fa      	ldr	r2, [r7, #12]
 800571a:	fab2 f282 	clz	r2, r2
 800571e:	b2d2      	uxtb	r2, r2
 8005720:	40d3      	lsrs	r3, r2
 8005722:	4a09      	ldr	r2, [pc, #36]	@ (8005748 <HAL_RCC_ClockConfig+0x2d0>)
 8005724:	5cd3      	ldrb	r3, [r2, r3]
 8005726:	fa21 f303 	lsr.w	r3, r1, r3
 800572a:	4a08      	ldr	r2, [pc, #32]	@ (800574c <HAL_RCC_ClockConfig+0x2d4>)
 800572c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800572e:	4b08      	ldr	r3, [pc, #32]	@ (8005750 <HAL_RCC_ClockConfig+0x2d8>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4618      	mov	r0, r3
 8005734:	f7fd fb50 	bl	8002dd8 <HAL_InitTick>
  
  return HAL_OK;
 8005738:	2300      	movs	r3, #0
}
 800573a:	4618      	mov	r0, r3
 800573c:	3778      	adds	r7, #120	@ 0x78
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}
 8005742:	bf00      	nop
 8005744:	40021000 	.word	0x40021000
 8005748:	0800897c 	.word	0x0800897c
 800574c:	20000014 	.word	0x20000014
 8005750:	2000001c 	.word	0x2000001c

08005754 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005754:	b480      	push	{r7}
 8005756:	b087      	sub	sp, #28
 8005758:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800575a:	2300      	movs	r3, #0
 800575c:	60fb      	str	r3, [r7, #12]
 800575e:	2300      	movs	r3, #0
 8005760:	60bb      	str	r3, [r7, #8]
 8005762:	2300      	movs	r3, #0
 8005764:	617b      	str	r3, [r7, #20]
 8005766:	2300      	movs	r3, #0
 8005768:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800576a:	2300      	movs	r3, #0
 800576c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800576e:	4b1f      	ldr	r3, [pc, #124]	@ (80057ec <HAL_RCC_GetSysClockFreq+0x98>)
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f003 030c 	and.w	r3, r3, #12
 800577a:	2b04      	cmp	r3, #4
 800577c:	d002      	beq.n	8005784 <HAL_RCC_GetSysClockFreq+0x30>
 800577e:	2b08      	cmp	r3, #8
 8005780:	d003      	beq.n	800578a <HAL_RCC_GetSysClockFreq+0x36>
 8005782:	e029      	b.n	80057d8 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005784:	4b1a      	ldr	r3, [pc, #104]	@ (80057f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005786:	613b      	str	r3, [r7, #16]
      break;
 8005788:	e029      	b.n	80057de <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	0c9b      	lsrs	r3, r3, #18
 800578e:	f003 030f 	and.w	r3, r3, #15
 8005792:	4a18      	ldr	r2, [pc, #96]	@ (80057f4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005794:	5cd3      	ldrb	r3, [r2, r3]
 8005796:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8005798:	4b14      	ldr	r3, [pc, #80]	@ (80057ec <HAL_RCC_GetSysClockFreq+0x98>)
 800579a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800579c:	f003 030f 	and.w	r3, r3, #15
 80057a0:	4a15      	ldr	r2, [pc, #84]	@ (80057f8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80057a2:	5cd3      	ldrb	r3, [r2, r3]
 80057a4:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d008      	beq.n	80057c2 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80057b0:	4a0f      	ldr	r2, [pc, #60]	@ (80057f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	fb02 f303 	mul.w	r3, r2, r3
 80057be:	617b      	str	r3, [r7, #20]
 80057c0:	e007      	b.n	80057d2 <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80057c2:	4a0b      	ldr	r2, [pc, #44]	@ (80057f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	fbb2 f2f3 	udiv	r2, r2, r3
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	fb02 f303 	mul.w	r3, r2, r3
 80057d0:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	613b      	str	r3, [r7, #16]
      break;
 80057d6:	e002      	b.n	80057de <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80057d8:	4b05      	ldr	r3, [pc, #20]	@ (80057f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 80057da:	613b      	str	r3, [r7, #16]
      break;
 80057dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80057de:	693b      	ldr	r3, [r7, #16]
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	371c      	adds	r7, #28
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr
 80057ec:	40021000 	.word	0x40021000
 80057f0:	007a1200 	.word	0x007a1200
 80057f4:	0800898c 	.word	0x0800898c
 80057f8:	0800899c 	.word	0x0800899c

080057fc <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b092      	sub	sp, #72	@ 0x48
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005804:	2300      	movs	r3, #0
 8005806:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8005808:	2300      	movs	r3, #0
 800580a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800580c:	2300      	movs	r3, #0
 800580e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800581a:	2b00      	cmp	r3, #0
 800581c:	f000 80d2 	beq.w	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005820:	4b4d      	ldr	r3, [pc, #308]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8005822:	69db      	ldr	r3, [r3, #28]
 8005824:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005828:	2b00      	cmp	r3, #0
 800582a:	d10e      	bne.n	800584a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800582c:	4b4a      	ldr	r3, [pc, #296]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800582e:	69db      	ldr	r3, [r3, #28]
 8005830:	4a49      	ldr	r2, [pc, #292]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8005832:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005836:	61d3      	str	r3, [r2, #28]
 8005838:	4b47      	ldr	r3, [pc, #284]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800583a:	69db      	ldr	r3, [r3, #28]
 800583c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005840:	60bb      	str	r3, [r7, #8]
 8005842:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005844:	2301      	movs	r3, #1
 8005846:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800584a:	4b44      	ldr	r3, [pc, #272]	@ (800595c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005852:	2b00      	cmp	r3, #0
 8005854:	d118      	bne.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005856:	4b41      	ldr	r3, [pc, #260]	@ (800595c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a40      	ldr	r2, [pc, #256]	@ (800595c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800585c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005860:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005862:	f7fd fafd 	bl	8002e60 <HAL_GetTick>
 8005866:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005868:	e008      	b.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800586a:	f7fd faf9 	bl	8002e60 <HAL_GetTick>
 800586e:	4602      	mov	r2, r0
 8005870:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005872:	1ad3      	subs	r3, r2, r3
 8005874:	2b64      	cmp	r3, #100	@ 0x64
 8005876:	d901      	bls.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005878:	2303      	movs	r3, #3
 800587a:	e1d4      	b.n	8005c26 <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800587c:	4b37      	ldr	r3, [pc, #220]	@ (800595c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005884:	2b00      	cmp	r3, #0
 8005886:	d0f0      	beq.n	800586a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005888:	4b33      	ldr	r3, [pc, #204]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800588a:	6a1b      	ldr	r3, [r3, #32]
 800588c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005890:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005892:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005894:	2b00      	cmp	r3, #0
 8005896:	f000 8082 	beq.w	800599e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058a2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80058a4:	429a      	cmp	r2, r3
 80058a6:	d07a      	beq.n	800599e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80058a8:	4b2b      	ldr	r3, [pc, #172]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80058aa:	6a1b      	ldr	r3, [r3, #32]
 80058ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80058b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80058b6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ba:	fa93 f3a3 	rbit	r3, r3
 80058be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80058c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80058c2:	fab3 f383 	clz	r3, r3
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	461a      	mov	r2, r3
 80058ca:	4b25      	ldr	r3, [pc, #148]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80058cc:	4413      	add	r3, r2
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	461a      	mov	r2, r3
 80058d2:	2301      	movs	r3, #1
 80058d4:	6013      	str	r3, [r2, #0]
 80058d6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80058da:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058de:	fa93 f3a3 	rbit	r3, r3
 80058e2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80058e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80058e6:	fab3 f383 	clz	r3, r3
 80058ea:	b2db      	uxtb	r3, r3
 80058ec:	461a      	mov	r2, r3
 80058ee:	4b1c      	ldr	r3, [pc, #112]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80058f0:	4413      	add	r3, r2
 80058f2:	009b      	lsls	r3, r3, #2
 80058f4:	461a      	mov	r2, r3
 80058f6:	2300      	movs	r3, #0
 80058f8:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80058fa:	4a17      	ldr	r2, [pc, #92]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80058fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058fe:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005900:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005902:	f003 0301 	and.w	r3, r3, #1
 8005906:	2b00      	cmp	r3, #0
 8005908:	d049      	beq.n	800599e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800590a:	f7fd faa9 	bl	8002e60 <HAL_GetTick>
 800590e:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005910:	e00a      	b.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005912:	f7fd faa5 	bl	8002e60 <HAL_GetTick>
 8005916:	4602      	mov	r2, r0
 8005918:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800591a:	1ad3      	subs	r3, r2, r3
 800591c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005920:	4293      	cmp	r3, r2
 8005922:	d901      	bls.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005924:	2303      	movs	r3, #3
 8005926:	e17e      	b.n	8005c26 <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8005928:	2302      	movs	r3, #2
 800592a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800592c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800592e:	fa93 f3a3 	rbit	r3, r3
 8005932:	627b      	str	r3, [r7, #36]	@ 0x24
 8005934:	2302      	movs	r3, #2
 8005936:	623b      	str	r3, [r7, #32]
 8005938:	6a3b      	ldr	r3, [r7, #32]
 800593a:	fa93 f3a3 	rbit	r3, r3
 800593e:	61fb      	str	r3, [r7, #28]
  return result;
 8005940:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005942:	fab3 f383 	clz	r3, r3
 8005946:	b2db      	uxtb	r3, r3
 8005948:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800594c:	b2db      	uxtb	r3, r3
 800594e:	2b00      	cmp	r3, #0
 8005950:	d108      	bne.n	8005964 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8005952:	4b01      	ldr	r3, [pc, #4]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8005954:	6a1b      	ldr	r3, [r3, #32]
 8005956:	e00d      	b.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8005958:	40021000 	.word	0x40021000
 800595c:	40007000 	.word	0x40007000
 8005960:	10908100 	.word	0x10908100
 8005964:	2302      	movs	r3, #2
 8005966:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005968:	69bb      	ldr	r3, [r7, #24]
 800596a:	fa93 f3a3 	rbit	r3, r3
 800596e:	617b      	str	r3, [r7, #20]
 8005970:	4b9a      	ldr	r3, [pc, #616]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005974:	2202      	movs	r2, #2
 8005976:	613a      	str	r2, [r7, #16]
 8005978:	693a      	ldr	r2, [r7, #16]
 800597a:	fa92 f2a2 	rbit	r2, r2
 800597e:	60fa      	str	r2, [r7, #12]
  return result;
 8005980:	68fa      	ldr	r2, [r7, #12]
 8005982:	fab2 f282 	clz	r2, r2
 8005986:	b2d2      	uxtb	r2, r2
 8005988:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800598c:	b2d2      	uxtb	r2, r2
 800598e:	f002 021f 	and.w	r2, r2, #31
 8005992:	2101      	movs	r1, #1
 8005994:	fa01 f202 	lsl.w	r2, r1, r2
 8005998:	4013      	ands	r3, r2
 800599a:	2b00      	cmp	r3, #0
 800599c:	d0b9      	beq.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800599e:	4b8f      	ldr	r3, [pc, #572]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059a0:	6a1b      	ldr	r3, [r3, #32]
 80059a2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	498c      	ldr	r1, [pc, #560]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059ac:	4313      	orrs	r3, r2
 80059ae:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80059b0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d105      	bne.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059b8:	4b88      	ldr	r3, [pc, #544]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059ba:	69db      	ldr	r3, [r3, #28]
 80059bc:	4a87      	ldr	r2, [pc, #540]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059c2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f003 0301 	and.w	r3, r3, #1
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d008      	beq.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80059d0:	4b82      	ldr	r3, [pc, #520]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059d4:	f023 0203 	bic.w	r2, r3, #3
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	497f      	ldr	r1, [pc, #508]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059de:	4313      	orrs	r3, r2
 80059e0:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f003 0302 	and.w	r3, r3, #2
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d008      	beq.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80059ee:	4b7b      	ldr	r3, [pc, #492]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059f2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	68db      	ldr	r3, [r3, #12]
 80059fa:	4978      	ldr	r1, [pc, #480]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059fc:	4313      	orrs	r3, r2
 80059fe:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f003 0304 	and.w	r3, r3, #4
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d008      	beq.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005a0c:	4b73      	ldr	r3, [pc, #460]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a10:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	691b      	ldr	r3, [r3, #16]
 8005a18:	4970      	ldr	r1, [pc, #448]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f003 0320 	and.w	r3, r3, #32
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d008      	beq.n	8005a3c <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005a2a:	4b6c      	ldr	r3, [pc, #432]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a2e:	f023 0210 	bic.w	r2, r3, #16
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	69db      	ldr	r3, [r3, #28]
 8005a36:	4969      	ldr	r1, [pc, #420]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d008      	beq.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005a48:	4b64      	ldr	r3, [pc, #400]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a54:	4961      	ldr	r1, [pc, #388]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a56:	4313      	orrs	r3, r2
 8005a58:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d008      	beq.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005a66:	4b5d      	ldr	r3, [pc, #372]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a6a:	f023 0220 	bic.w	r2, r3, #32
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6a1b      	ldr	r3, [r3, #32]
 8005a72:	495a      	ldr	r1, [pc, #360]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a74:	4313      	orrs	r3, r2
 8005a76:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d008      	beq.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005a84:	4b55      	ldr	r3, [pc, #340]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a88:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a90:	4952      	ldr	r1, [pc, #328]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a92:	4313      	orrs	r3, r2
 8005a94:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f003 0308 	and.w	r3, r3, #8
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d008      	beq.n	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005aa2:	4b4e      	ldr	r3, [pc, #312]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aa6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	695b      	ldr	r3, [r3, #20]
 8005aae:	494b      	ldr	r1, [pc, #300]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f003 0310 	and.w	r3, r3, #16
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d008      	beq.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005ac0:	4b46      	ldr	r3, [pc, #280]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ac4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	4943      	ldr	r1, [pc, #268]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d008      	beq.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005ade:	4b3f      	ldr	r3, [pc, #252]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aea:	493c      	ldr	r1, [pc, #240]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005aec:	4313      	orrs	r3, r2
 8005aee:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d008      	beq.n	8005b0e <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005afc:	4b37      	ldr	r3, [pc, #220]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b00:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b08:	4934      	ldr	r1, [pc, #208]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d008      	beq.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8005b1a:	4b30      	ldr	r3, [pc, #192]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b1e:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b26:	492d      	ldr	r1, [pc, #180]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d008      	beq.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005b38:	4b28      	ldr	r3, [pc, #160]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b44:	4925      	ldr	r1, [pc, #148]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b46:	4313      	orrs	r3, r2
 8005b48:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d008      	beq.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8005b56:	4b21      	ldr	r3, [pc, #132]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b5a:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b62:	491e      	ldr	r1, [pc, #120]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b64:	4313      	orrs	r3, r2
 8005b66:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d008      	beq.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8005b74:	4b19      	ldr	r3, [pc, #100]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b78:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b80:	4916      	ldr	r1, [pc, #88]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b82:	4313      	orrs	r3, r2
 8005b84:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d008      	beq.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8005b92:	4b12      	ldr	r3, [pc, #72]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b96:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b9e:	490f      	ldr	r1, [pc, #60]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d008      	beq.n	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005bb0:	4b0a      	ldr	r3, [pc, #40]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bb4:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bbc:	4907      	ldr	r1, [pc, #28]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d00c      	beq.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8005bce:	4b03      	ldr	r3, [pc, #12]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bd2:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	e002      	b.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005bda:	bf00      	nop
 8005bdc:	40021000 	.word	0x40021000
 8005be0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005be2:	4913      	ldr	r1, [pc, #76]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8005be4:	4313      	orrs	r3, r2
 8005be6:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d008      	beq.n	8005c06 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8005bf4:	4b0e      	ldr	r3, [pc, #56]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8005bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bf8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c00:	490b      	ldr	r1, [pc, #44]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8005c02:	4313      	orrs	r3, r2
 8005c04:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d008      	beq.n	8005c24 <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8005c12:	4b07      	ldr	r3, [pc, #28]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8005c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c16:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c1e:	4904      	ldr	r1, [pc, #16]	@ (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8005c20:	4313      	orrs	r3, r2
 8005c22:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005c24:	2300      	movs	r3, #0
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3748      	adds	r7, #72	@ 0x48
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
 8005c2e:	bf00      	nop
 8005c30:	40021000 	.word	0x40021000

08005c34 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b084      	sub	sp, #16
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d101      	bne.n	8005c4a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	e073      	b.n	8005d32 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	7f5b      	ldrb	r3, [r3, #29]
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d105      	bne.n	8005c60 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2200      	movs	r2, #0
 8005c58:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f7fc fbe8 	bl	8002430 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2202      	movs	r2, #2
 8005c64:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	68db      	ldr	r3, [r3, #12]
 8005c6c:	f003 0310 	and.w	r3, r3, #16
 8005c70:	2b10      	cmp	r3, #16
 8005c72:	d055      	beq.n	8005d20 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	22ca      	movs	r2, #202	@ 0xca
 8005c7a:	625a      	str	r2, [r3, #36]	@ 0x24
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	2253      	movs	r2, #83	@ 0x53
 8005c82:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f000 fcb7 	bl	80065f8 <RTC_EnterInitMode>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8005c8e:	7bfb      	ldrb	r3, [r7, #15]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d12c      	bne.n	8005cee <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	687a      	ldr	r2, [r7, #4]
 8005c9c:	6812      	ldr	r2, [r2, #0]
 8005c9e:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8005ca2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ca6:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	6899      	ldr	r1, [r3, #8]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	685a      	ldr	r2, [r3, #4]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	691b      	ldr	r3, [r3, #16]
 8005cb6:	431a      	orrs	r2, r3
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	695b      	ldr	r3, [r3, #20]
 8005cbc:	431a      	orrs	r2, r3
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	430a      	orrs	r2, r1
 8005cc4:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	687a      	ldr	r2, [r7, #4]
 8005ccc:	68d2      	ldr	r2, [r2, #12]
 8005cce:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	6919      	ldr	r1, [r3, #16]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	689b      	ldr	r3, [r3, #8]
 8005cda:	041a      	lsls	r2, r3, #16
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	430a      	orrs	r2, r1
 8005ce2:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005ce4:	6878      	ldr	r0, [r7, #4]
 8005ce6:	f000 fcbe 	bl	8006666 <RTC_ExitInitMode>
 8005cea:	4603      	mov	r3, r0
 8005cec:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005cee:	7bfb      	ldrb	r3, [r7, #15]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d110      	bne.n	8005d16 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005d02:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	699a      	ldr	r2, [r3, #24]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	430a      	orrs	r2, r1
 8005d14:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	22ff      	movs	r2, #255	@ 0xff
 8005d1c:	625a      	str	r2, [r3, #36]	@ 0x24
 8005d1e:	e001      	b.n	8005d24 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8005d20:	2300      	movs	r3, #0
 8005d22:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005d24:	7bfb      	ldrb	r3, [r7, #15]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d102      	bne.n	8005d30 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8005d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3710      	adds	r7, #16
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}

08005d3a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005d3a:	b590      	push	{r4, r7, lr}
 8005d3c:	b087      	sub	sp, #28
 8005d3e:	af00      	add	r7, sp, #0
 8005d40:	60f8      	str	r0, [r7, #12]
 8005d42:	60b9      	str	r1, [r7, #8]
 8005d44:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005d46:	2300      	movs	r3, #0
 8005d48:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	7f1b      	ldrb	r3, [r3, #28]
 8005d4e:	2b01      	cmp	r3, #1
 8005d50:	d101      	bne.n	8005d56 <HAL_RTC_SetTime+0x1c>
 8005d52:	2302      	movs	r3, #2
 8005d54:	e087      	b.n	8005e66 <HAL_RTC_SetTime+0x12c>
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2201      	movs	r2, #1
 8005d5a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2202      	movs	r2, #2
 8005d60:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d126      	bne.n	8005db6 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	689b      	ldr	r3, [r3, #8]
 8005d6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d102      	bne.n	8005d7c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	781b      	ldrb	r3, [r3, #0]
 8005d80:	4618      	mov	r0, r3
 8005d82:	f000 fc95 	bl	80066b0 <RTC_ByteToBcd2>
 8005d86:	4603      	mov	r3, r0
 8005d88:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	785b      	ldrb	r3, [r3, #1]
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f000 fc8e 	bl	80066b0 <RTC_ByteToBcd2>
 8005d94:	4603      	mov	r3, r0
 8005d96:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005d98:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	789b      	ldrb	r3, [r3, #2]
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f000 fc86 	bl	80066b0 <RTC_ByteToBcd2>
 8005da4:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005da6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	78db      	ldrb	r3, [r3, #3]
 8005dae:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005db0:	4313      	orrs	r3, r2
 8005db2:	617b      	str	r3, [r7, #20]
 8005db4:	e018      	b.n	8005de8 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	689b      	ldr	r3, [r3, #8]
 8005dbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d102      	bne.n	8005dca <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	781b      	ldrb	r3, [r3, #0]
 8005dce:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	785b      	ldrb	r3, [r3, #1]
 8005dd4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005dd6:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005dd8:	68ba      	ldr	r2, [r7, #8]
 8005dda:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005ddc:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	78db      	ldrb	r3, [r3, #3]
 8005de2:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005de4:	4313      	orrs	r3, r2
 8005de6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	22ca      	movs	r2, #202	@ 0xca
 8005dee:	625a      	str	r2, [r3, #36]	@ 0x24
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	2253      	movs	r2, #83	@ 0x53
 8005df6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005df8:	68f8      	ldr	r0, [r7, #12]
 8005dfa:	f000 fbfd 	bl	80065f8 <RTC_EnterInitMode>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005e02:	7cfb      	ldrb	r3, [r7, #19]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d120      	bne.n	8005e4a <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005e12:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005e16:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	689a      	ldr	r2, [r3, #8]
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005e26:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	6899      	ldr	r1, [r3, #8]
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	68da      	ldr	r2, [r3, #12]
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	691b      	ldr	r3, [r3, #16]
 8005e36:	431a      	orrs	r2, r3
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	430a      	orrs	r2, r1
 8005e3e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005e40:	68f8      	ldr	r0, [r7, #12]
 8005e42:	f000 fc10 	bl	8006666 <RTC_ExitInitMode>
 8005e46:	4603      	mov	r3, r0
 8005e48:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005e4a:	7cfb      	ldrb	r3, [r7, #19]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d102      	bne.n	8005e56 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	2201      	movs	r2, #1
 8005e54:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	22ff      	movs	r2, #255	@ 0xff
 8005e5c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2200      	movs	r2, #0
 8005e62:	771a      	strb	r2, [r3, #28]

  return status;
 8005e64:	7cfb      	ldrb	r3, [r7, #19]
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	371c      	adds	r7, #28
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd90      	pop	{r4, r7, pc}

08005e6e <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005e6e:	b580      	push	{r7, lr}
 8005e70:	b086      	sub	sp, #24
 8005e72:	af00      	add	r7, sp, #0
 8005e74:	60f8      	str	r0, [r7, #12]
 8005e76:	60b9      	str	r1, [r7, #8]
 8005e78:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	691b      	ldr	r3, [r3, #16]
 8005e8e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005ea0:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005ea4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	0c1b      	lsrs	r3, r3, #16
 8005eaa:	b2db      	uxtb	r3, r3
 8005eac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005eb0:	b2da      	uxtb	r2, r3
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	0a1b      	lsrs	r3, r3, #8
 8005eba:	b2db      	uxtb	r3, r3
 8005ebc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ec0:	b2da      	uxtb	r2, r3
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	b2db      	uxtb	r3, r3
 8005eca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ece:	b2da      	uxtb	r2, r3
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	0d9b      	lsrs	r3, r3, #22
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	f003 0301 	and.w	r3, r3, #1
 8005ede:	b2da      	uxtb	r2, r3
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d11a      	bne.n	8005f20 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	781b      	ldrb	r3, [r3, #0]
 8005eee:	4618      	mov	r0, r3
 8005ef0:	f000 fbfc 	bl	80066ec <RTC_Bcd2ToByte>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	461a      	mov	r2, r3
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	785b      	ldrb	r3, [r3, #1]
 8005f00:	4618      	mov	r0, r3
 8005f02:	f000 fbf3 	bl	80066ec <RTC_Bcd2ToByte>
 8005f06:	4603      	mov	r3, r0
 8005f08:	461a      	mov	r2, r3
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	789b      	ldrb	r3, [r3, #2]
 8005f12:	4618      	mov	r0, r3
 8005f14:	f000 fbea 	bl	80066ec <RTC_Bcd2ToByte>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	461a      	mov	r2, r3
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005f20:	2300      	movs	r3, #0
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	3718      	adds	r7, #24
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bd80      	pop	{r7, pc}

08005f2a <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005f2a:	b590      	push	{r4, r7, lr}
 8005f2c:	b087      	sub	sp, #28
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	60f8      	str	r0, [r7, #12]
 8005f32:	60b9      	str	r1, [r7, #8]
 8005f34:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005f36:	2300      	movs	r3, #0
 8005f38:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	7f1b      	ldrb	r3, [r3, #28]
 8005f3e:	2b01      	cmp	r3, #1
 8005f40:	d101      	bne.n	8005f46 <HAL_RTC_SetDate+0x1c>
 8005f42:	2302      	movs	r3, #2
 8005f44:	e071      	b.n	800602a <HAL_RTC_SetDate+0x100>
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	2201      	movs	r2, #1
 8005f4a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2202      	movs	r2, #2
 8005f50:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d10e      	bne.n	8005f76 <HAL_RTC_SetDate+0x4c>
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	785b      	ldrb	r3, [r3, #1]
 8005f5c:	f003 0310 	and.w	r3, r3, #16
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d008      	beq.n	8005f76 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	785b      	ldrb	r3, [r3, #1]
 8005f68:	f023 0310 	bic.w	r3, r3, #16
 8005f6c:	b2db      	uxtb	r3, r3
 8005f6e:	330a      	adds	r3, #10
 8005f70:	b2da      	uxtb	r2, r3
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d11c      	bne.n	8005fb6 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	78db      	ldrb	r3, [r3, #3]
 8005f80:	4618      	mov	r0, r3
 8005f82:	f000 fb95 	bl	80066b0 <RTC_ByteToBcd2>
 8005f86:	4603      	mov	r3, r0
 8005f88:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	785b      	ldrb	r3, [r3, #1]
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f000 fb8e 	bl	80066b0 <RTC_ByteToBcd2>
 8005f94:	4603      	mov	r3, r0
 8005f96:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005f98:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	789b      	ldrb	r3, [r3, #2]
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	f000 fb86 	bl	80066b0 <RTC_ByteToBcd2>
 8005fa4:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005fa6:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	781b      	ldrb	r3, [r3, #0]
 8005fae:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	617b      	str	r3, [r7, #20]
 8005fb4:	e00e      	b.n	8005fd4 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	78db      	ldrb	r3, [r3, #3]
 8005fba:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	785b      	ldrb	r3, [r3, #1]
 8005fc0:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005fc2:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005fc4:	68ba      	ldr	r2, [r7, #8]
 8005fc6:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005fc8:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	781b      	ldrb	r3, [r3, #0]
 8005fce:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	22ca      	movs	r2, #202	@ 0xca
 8005fda:	625a      	str	r2, [r3, #36]	@ 0x24
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	2253      	movs	r2, #83	@ 0x53
 8005fe2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005fe4:	68f8      	ldr	r0, [r7, #12]
 8005fe6:	f000 fb07 	bl	80065f8 <RTC_EnterInitMode>
 8005fea:	4603      	mov	r3, r0
 8005fec:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005fee:	7cfb      	ldrb	r3, [r7, #19]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d10c      	bne.n	800600e <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681a      	ldr	r2, [r3, #0]
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005ffe:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006002:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006004:	68f8      	ldr	r0, [r7, #12]
 8006006:	f000 fb2e 	bl	8006666 <RTC_ExitInitMode>
 800600a:	4603      	mov	r3, r0
 800600c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800600e:	7cfb      	ldrb	r3, [r7, #19]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d102      	bne.n	800601a <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2201      	movs	r2, #1
 8006018:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	22ff      	movs	r2, #255	@ 0xff
 8006020:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2200      	movs	r2, #0
 8006026:	771a      	strb	r2, [r3, #28]

  return status;
 8006028:	7cfb      	ldrb	r3, [r7, #19]
}
 800602a:	4618      	mov	r0, r3
 800602c:	371c      	adds	r7, #28
 800602e:	46bd      	mov	sp, r7
 8006030:	bd90      	pop	{r4, r7, pc}

08006032 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006032:	b580      	push	{r7, lr}
 8006034:	b086      	sub	sp, #24
 8006036:	af00      	add	r7, sp, #0
 8006038:	60f8      	str	r0, [r7, #12]
 800603a:	60b9      	str	r1, [r7, #8]
 800603c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800603e:	2300      	movs	r3, #0
 8006040:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800604c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006050:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	0c1b      	lsrs	r3, r3, #16
 8006056:	b2da      	uxtb	r2, r3
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	0a1b      	lsrs	r3, r3, #8
 8006060:	b2db      	uxtb	r3, r3
 8006062:	f003 031f 	and.w	r3, r3, #31
 8006066:	b2da      	uxtb	r2, r3
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	b2db      	uxtb	r3, r3
 8006070:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006074:	b2da      	uxtb	r2, r3
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	0b5b      	lsrs	r3, r3, #13
 800607e:	b2db      	uxtb	r3, r3
 8006080:	f003 0307 	and.w	r3, r3, #7
 8006084:	b2da      	uxtb	r2, r3
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d11a      	bne.n	80060c6 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	78db      	ldrb	r3, [r3, #3]
 8006094:	4618      	mov	r0, r3
 8006096:	f000 fb29 	bl	80066ec <RTC_Bcd2ToByte>
 800609a:	4603      	mov	r3, r0
 800609c:	461a      	mov	r2, r3
 800609e:	68bb      	ldr	r3, [r7, #8]
 80060a0:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	785b      	ldrb	r3, [r3, #1]
 80060a6:	4618      	mov	r0, r3
 80060a8:	f000 fb20 	bl	80066ec <RTC_Bcd2ToByte>
 80060ac:	4603      	mov	r3, r0
 80060ae:	461a      	mov	r2, r3
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	789b      	ldrb	r3, [r3, #2]
 80060b8:	4618      	mov	r0, r3
 80060ba:	f000 fb17 	bl	80066ec <RTC_Bcd2ToByte>
 80060be:	4603      	mov	r3, r0
 80060c0:	461a      	mov	r2, r3
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80060c6:	2300      	movs	r3, #0
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	3718      	adds	r7, #24
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bd80      	pop	{r7, pc}

080060d0 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80060d0:	b590      	push	{r4, r7, lr}
 80060d2:	b089      	sub	sp, #36	@ 0x24
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	60f8      	str	r0, [r7, #12]
 80060d8:	60b9      	str	r1, [r7, #8]
 80060da:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 80060dc:	2300      	movs	r3, #0
 80060de:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 80060e0:	2300      	movs	r3, #0
 80060e2:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 80060e4:	2300      	movs	r3, #0
 80060e6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	7f1b      	ldrb	r3, [r3, #28]
 80060ec:	2b01      	cmp	r3, #1
 80060ee:	d101      	bne.n	80060f4 <HAL_RTC_SetAlarm+0x24>
 80060f0:	2302      	movs	r3, #2
 80060f2:	e113      	b.n	800631c <HAL_RTC_SetAlarm+0x24c>
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2201      	movs	r2, #1
 80060f8:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	2202      	movs	r2, #2
 80060fe:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d137      	bne.n	8006176 <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006110:	2b00      	cmp	r3, #0
 8006112:	d102      	bne.n	800611a <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	2200      	movs	r2, #0
 8006118:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	781b      	ldrb	r3, [r3, #0]
 800611e:	4618      	mov	r0, r3
 8006120:	f000 fac6 	bl	80066b0 <RTC_ByteToBcd2>
 8006124:	4603      	mov	r3, r0
 8006126:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	785b      	ldrb	r3, [r3, #1]
 800612c:	4618      	mov	r0, r3
 800612e:	f000 fabf 	bl	80066b0 <RTC_ByteToBcd2>
 8006132:	4603      	mov	r3, r0
 8006134:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8006136:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	789b      	ldrb	r3, [r3, #2]
 800613c:	4618      	mov	r0, r3
 800613e:	f000 fab7 	bl	80066b0 <RTC_ByteToBcd2>
 8006142:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006144:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	78db      	ldrb	r3, [r3, #3]
 800614c:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800614e:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006158:	4618      	mov	r0, r3
 800615a:	f000 faa9 	bl	80066b0 <RTC_ByteToBcd2>
 800615e:	4603      	mov	r3, r0
 8006160:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8006162:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800616a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8006170:	4313      	orrs	r3, r2
 8006172:	61fb      	str	r3, [r7, #28]
 8006174:	e023      	b.n	80061be <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006180:	2b00      	cmp	r3, #0
 8006182:	d102      	bne.n	800618a <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	2200      	movs	r2, #0
 8006188:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	781b      	ldrb	r3, [r3, #0]
 800618e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	785b      	ldrb	r3, [r3, #1]
 8006194:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8006196:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8006198:	68ba      	ldr	r2, [r7, #8]
 800619a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800619c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	78db      	ldrb	r3, [r3, #3]
 80061a2:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80061a4:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80061ac:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 80061ae:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80061b4:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80061ba:	4313      	orrs	r3, r2
 80061bc:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80061c6:	4313      	orrs	r3, r2
 80061c8:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	22ca      	movs	r2, #202	@ 0xca
 80061d0:	625a      	str	r2, [r3, #36]	@ 0x24
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	2253      	movs	r2, #83	@ 0x53
 80061d8:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061e2:	d148      	bne.n	8006276 <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	689a      	ldr	r2, [r3, #8]
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80061f2:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	689a      	ldr	r2, [r3, #8]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006202:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	68db      	ldr	r3, [r3, #12]
 800620a:	b2da      	uxtb	r2, r3
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8006214:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006216:	f7fc fe23 	bl	8002e60 <HAL_GetTick>
 800621a:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800621c:	e013      	b.n	8006246 <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800621e:	f7fc fe1f 	bl	8002e60 <HAL_GetTick>
 8006222:	4602      	mov	r2, r0
 8006224:	69bb      	ldr	r3, [r7, #24]
 8006226:	1ad3      	subs	r3, r2, r3
 8006228:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800622c:	d90b      	bls.n	8006246 <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	22ff      	movs	r2, #255	@ 0xff
 8006234:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2203      	movs	r2, #3
 800623a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	2200      	movs	r2, #0
 8006240:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8006242:	2303      	movs	r3, #3
 8006244:	e06a      	b.n	800631c <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	68db      	ldr	r3, [r3, #12]
 800624c:	f003 0301 	and.w	r3, r3, #1
 8006250:	2b00      	cmp	r3, #0
 8006252:	d0e4      	beq.n	800621e <HAL_RTC_SetAlarm+0x14e>
      }
    }

    /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	69fa      	ldr	r2, [r7, #28]
 800625a:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	697a      	ldr	r2, [r7, #20]
 8006262:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	689a      	ldr	r2, [r3, #8]
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006272:	609a      	str	r2, [r3, #8]
 8006274:	e047      	b.n	8006306 <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	689a      	ldr	r2, [r3, #8]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006284:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	689a      	ldr	r2, [r3, #8]
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006294:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	68db      	ldr	r3, [r3, #12]
 800629c:	b2da      	uxtb	r2, r3
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f462 7220 	orn	r2, r2, #640	@ 0x280
 80062a6:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80062a8:	f7fc fdda 	bl	8002e60 <HAL_GetTick>
 80062ac:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80062ae:	e013      	b.n	80062d8 <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80062b0:	f7fc fdd6 	bl	8002e60 <HAL_GetTick>
 80062b4:	4602      	mov	r2, r0
 80062b6:	69bb      	ldr	r3, [r7, #24]
 80062b8:	1ad3      	subs	r3, r2, r3
 80062ba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80062be:	d90b      	bls.n	80062d8 <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	22ff      	movs	r2, #255	@ 0xff
 80062c6:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2203      	movs	r2, #3
 80062cc:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2200      	movs	r2, #0
 80062d2:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80062d4:	2303      	movs	r3, #3
 80062d6:	e021      	b.n	800631c <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	68db      	ldr	r3, [r3, #12]
 80062de:	f003 0302 	and.w	r3, r3, #2
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d0e4      	beq.n	80062b0 <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	69fa      	ldr	r2, [r7, #28]
 80062ec:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	697a      	ldr	r2, [r7, #20]
 80062f4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	689a      	ldr	r2, [r3, #8]
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006304:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	22ff      	movs	r2, #255	@ 0xff
 800630c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2201      	movs	r2, #1
 8006312:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2200      	movs	r2, #0
 8006318:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800631a:	2300      	movs	r3, #0
}
 800631c:	4618      	mov	r0, r3
 800631e:	3724      	adds	r7, #36	@ 0x24
 8006320:	46bd      	mov	sp, r7
 8006322:	bd90      	pop	{r4, r7, pc}

08006324 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006324:	b590      	push	{r4, r7, lr}
 8006326:	b089      	sub	sp, #36	@ 0x24
 8006328:	af00      	add	r7, sp, #0
 800632a:	60f8      	str	r0, [r7, #12]
 800632c:	60b9      	str	r1, [r7, #8]
 800632e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8006330:	4b9b      	ldr	r3, [pc, #620]	@ (80065a0 <HAL_RTC_SetAlarm_IT+0x27c>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a9b      	ldr	r2, [pc, #620]	@ (80065a4 <HAL_RTC_SetAlarm_IT+0x280>)
 8006336:	fba2 2303 	umull	r2, r3, r2, r3
 800633a:	0adb      	lsrs	r3, r3, #11
 800633c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006340:	fb02 f303 	mul.w	r3, r2, r3
 8006344:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 8006346:	2300      	movs	r3, #0
 8006348:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 800634a:	2300      	movs	r3, #0
 800634c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	7f1b      	ldrb	r3, [r3, #28]
 8006352:	2b01      	cmp	r3, #1
 8006354:	d101      	bne.n	800635a <HAL_RTC_SetAlarm_IT+0x36>
 8006356:	2302      	movs	r3, #2
 8006358:	e11e      	b.n	8006598 <HAL_RTC_SetAlarm_IT+0x274>
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2201      	movs	r2, #1
 800635e:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2202      	movs	r2, #2
 8006364:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d137      	bne.n	80063dc <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006376:	2b00      	cmp	r3, #0
 8006378:	d102      	bne.n	8006380 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	2200      	movs	r2, #0
 800637e:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	781b      	ldrb	r3, [r3, #0]
 8006384:	4618      	mov	r0, r3
 8006386:	f000 f993 	bl	80066b0 <RTC_ByteToBcd2>
 800638a:	4603      	mov	r3, r0
 800638c:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	785b      	ldrb	r3, [r3, #1]
 8006392:	4618      	mov	r0, r3
 8006394:	f000 f98c 	bl	80066b0 <RTC_ByteToBcd2>
 8006398:	4603      	mov	r3, r0
 800639a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800639c:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	789b      	ldrb	r3, [r3, #2]
 80063a2:	4618      	mov	r0, r3
 80063a4:	f000 f984 	bl	80066b0 <RTC_ByteToBcd2>
 80063a8:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80063aa:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	78db      	ldrb	r3, [r3, #3]
 80063b2:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80063b4:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80063be:	4618      	mov	r0, r3
 80063c0:	f000 f976 	bl	80066b0 <RTC_ByteToBcd2>
 80063c4:	4603      	mov	r3, r0
 80063c6:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 80063c8:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80063d0:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80063d6:	4313      	orrs	r3, r2
 80063d8:	61fb      	str	r3, [r7, #28]
 80063da:	e023      	b.n	8006424 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d102      	bne.n	80063f0 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	2200      	movs	r2, #0
 80063ee:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	781b      	ldrb	r3, [r3, #0]
 80063f4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	785b      	ldrb	r3, [r3, #1]
 80063fa:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80063fc:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80063fe:	68ba      	ldr	r2, [r7, #8]
 8006400:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8006402:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	78db      	ldrb	r3, [r3, #3]
 8006408:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800640a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006412:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8006414:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800641a:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8006420:	4313      	orrs	r3, r2
 8006422:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800642c:	4313      	orrs	r3, r2
 800642e:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	22ca      	movs	r2, #202	@ 0xca
 8006436:	625a      	str	r2, [r3, #36]	@ 0x24
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	2253      	movs	r2, #83	@ 0x53
 800643e:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006444:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006448:	d142      	bne.n	80064d0 <HAL_RTC_SetAlarm_IT+0x1ac>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	689a      	ldr	r2, [r3, #8]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006458:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	68db      	ldr	r3, [r3, #12]
 8006460:	b2da      	uxtb	r2, r3
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800646a:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	3b01      	subs	r3, #1
 8006470:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d10b      	bne.n	8006490 <HAL_RTC_SetAlarm_IT+0x16c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	22ff      	movs	r2, #255	@ 0xff
 800647e:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2203      	movs	r2, #3
 8006484:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2200      	movs	r2, #0
 800648a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800648c:	2303      	movs	r3, #3
 800648e:	e083      	b.n	8006598 <HAL_RTC_SetAlarm_IT+0x274>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	68db      	ldr	r3, [r3, #12]
 8006496:	f003 0301 	and.w	r3, r3, #1
 800649a:	2b00      	cmp	r3, #0
 800649c:	d0e6      	beq.n	800646c <HAL_RTC_SetAlarm_IT+0x148>

  /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	69fa      	ldr	r2, [r7, #28]
 80064a4:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	69ba      	ldr	r2, [r7, #24]
 80064ac:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	689a      	ldr	r2, [r3, #8]
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80064bc:	609a      	str	r2, [r3, #8]
    /* Enable Alarm A interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	689a      	ldr	r2, [r3, #8]
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80064cc:	609a      	str	r2, [r3, #8]
 80064ce:	e04c      	b.n	800656a <HAL_RTC_SetAlarm_IT+0x246>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	689a      	ldr	r2, [r3, #8]
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80064de:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	68db      	ldr	r3, [r3, #12]
 80064e6:	b2da      	uxtb	r2, r3
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f462 7220 	orn	r2, r2, #640	@ 0x280
 80064f0:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80064f2:	4b2b      	ldr	r3, [pc, #172]	@ (80065a0 <HAL_RTC_SetAlarm_IT+0x27c>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a2b      	ldr	r2, [pc, #172]	@ (80065a4 <HAL_RTC_SetAlarm_IT+0x280>)
 80064f8:	fba2 2303 	umull	r2, r3, r2, r3
 80064fc:	0adb      	lsrs	r3, r3, #11
 80064fe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006502:	fb02 f303 	mul.w	r3, r2, r3
 8006506:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8006508:	697b      	ldr	r3, [r7, #20]
 800650a:	3b01      	subs	r3, #1
 800650c:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d10b      	bne.n	800652c <HAL_RTC_SetAlarm_IT+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	22ff      	movs	r2, #255	@ 0xff
 800651a:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2203      	movs	r2, #3
 8006520:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2200      	movs	r2, #0
 8006526:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8006528:	2303      	movs	r3, #3
 800652a:	e035      	b.n	8006598 <HAL_RTC_SetAlarm_IT+0x274>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	68db      	ldr	r3, [r3, #12]
 8006532:	f003 0302 	and.w	r3, r3, #2
 8006536:	2b00      	cmp	r3, #0
 8006538:	d0e6      	beq.n	8006508 <HAL_RTC_SetAlarm_IT+0x1e4>

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	69fa      	ldr	r2, [r7, #28]
 8006540:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	69ba      	ldr	r2, [r7, #24]
 8006548:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	689a      	ldr	r2, [r3, #8]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006558:	609a      	str	r2, [r3, #8]
    /* Enable Alarm B interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	689a      	ldr	r2, [r3, #8]
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006568:	609a      	str	r2, [r3, #8]
  }

  /* Enable and configure the EXTI line associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800656a:	4b0f      	ldr	r3, [pc, #60]	@ (80065a8 <HAL_RTC_SetAlarm_IT+0x284>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a0e      	ldr	r2, [pc, #56]	@ (80065a8 <HAL_RTC_SetAlarm_IT+0x284>)
 8006570:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006574:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8006576:	4b0c      	ldr	r3, [pc, #48]	@ (80065a8 <HAL_RTC_SetAlarm_IT+0x284>)
 8006578:	689b      	ldr	r3, [r3, #8]
 800657a:	4a0b      	ldr	r2, [pc, #44]	@ (80065a8 <HAL_RTC_SetAlarm_IT+0x284>)
 800657c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006580:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	22ff      	movs	r2, #255	@ 0xff
 8006588:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2201      	movs	r2, #1
 800658e:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2200      	movs	r2, #0
 8006594:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8006596:	2300      	movs	r3, #0
}
 8006598:	4618      	mov	r0, r3
 800659a:	3724      	adds	r7, #36	@ 0x24
 800659c:	46bd      	mov	sp, r7
 800659e:	bd90      	pop	{r4, r7, pc}
 80065a0:	20000014 	.word	0x20000014
 80065a4:	10624dd3 	.word	0x10624dd3
 80065a8:	40010400 	.word	0x40010400

080065ac <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b084      	sub	sp, #16
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80065b4:	2300      	movs	r3, #0
 80065b6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a0d      	ldr	r2, [pc, #52]	@ (80065f4 <HAL_RTC_WaitForSynchro+0x48>)
 80065be:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80065c0:	f7fc fc4e 	bl	8002e60 <HAL_GetTick>
 80065c4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80065c6:	e009      	b.n	80065dc <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80065c8:	f7fc fc4a 	bl	8002e60 <HAL_GetTick>
 80065cc:	4602      	mov	r2, r0
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	1ad3      	subs	r3, r2, r3
 80065d2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80065d6:	d901      	bls.n	80065dc <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80065d8:	2303      	movs	r3, #3
 80065da:	e007      	b.n	80065ec <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	68db      	ldr	r3, [r3, #12]
 80065e2:	f003 0320 	and.w	r3, r3, #32
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d0ee      	beq.n	80065c8 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80065ea:	2300      	movs	r3, #0
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3710      	adds	r7, #16
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}
 80065f4:	0001ff5f 	.word	0x0001ff5f

080065f8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b084      	sub	sp, #16
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006600:	2300      	movs	r3, #0
 8006602:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006604:	2300      	movs	r3, #0
 8006606:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	68db      	ldr	r3, [r3, #12]
 800660e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006612:	2b00      	cmp	r3, #0
 8006614:	d122      	bne.n	800665c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68da      	ldr	r2, [r3, #12]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006624:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006626:	f7fc fc1b 	bl	8002e60 <HAL_GetTick>
 800662a:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800662c:	e00c      	b.n	8006648 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800662e:	f7fc fc17 	bl	8002e60 <HAL_GetTick>
 8006632:	4602      	mov	r2, r0
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	1ad3      	subs	r3, r2, r3
 8006638:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800663c:	d904      	bls.n	8006648 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2204      	movs	r2, #4
 8006642:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8006644:	2301      	movs	r3, #1
 8006646:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	68db      	ldr	r3, [r3, #12]
 800664e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006652:	2b00      	cmp	r3, #0
 8006654:	d102      	bne.n	800665c <RTC_EnterInitMode+0x64>
 8006656:	7bfb      	ldrb	r3, [r7, #15]
 8006658:	2b01      	cmp	r3, #1
 800665a:	d1e8      	bne.n	800662e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800665c:	7bfb      	ldrb	r3, [r7, #15]
}
 800665e:	4618      	mov	r0, r3
 8006660:	3710      	adds	r7, #16
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}

08006666 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006666:	b580      	push	{r7, lr}
 8006668:	b084      	sub	sp, #16
 800666a:	af00      	add	r7, sp, #0
 800666c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800666e:	2300      	movs	r3, #0
 8006670:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	68da      	ldr	r2, [r3, #12]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006680:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	f003 0320 	and.w	r3, r3, #32
 800668c:	2b00      	cmp	r3, #0
 800668e:	d10a      	bne.n	80066a6 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	f7ff ff8b 	bl	80065ac <HAL_RTC_WaitForSynchro>
 8006696:	4603      	mov	r3, r0
 8006698:	2b00      	cmp	r3, #0
 800669a:	d004      	beq.n	80066a6 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2204      	movs	r2, #4
 80066a0:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80066a2:	2301      	movs	r3, #1
 80066a4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80066a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3710      	adds	r7, #16
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bd80      	pop	{r7, pc}

080066b0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80066b0:	b480      	push	{r7}
 80066b2:	b085      	sub	sp, #20
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	4603      	mov	r3, r0
 80066b8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80066ba:	2300      	movs	r3, #0
 80066bc:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80066be:	e005      	b.n	80066cc <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	3301      	adds	r3, #1
 80066c4:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80066c6:	79fb      	ldrb	r3, [r7, #7]
 80066c8:	3b0a      	subs	r3, #10
 80066ca:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80066cc:	79fb      	ldrb	r3, [r7, #7]
 80066ce:	2b09      	cmp	r3, #9
 80066d0:	d8f6      	bhi.n	80066c0 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	b2db      	uxtb	r3, r3
 80066d6:	011b      	lsls	r3, r3, #4
 80066d8:	b2da      	uxtb	r2, r3
 80066da:	79fb      	ldrb	r3, [r7, #7]
 80066dc:	4313      	orrs	r3, r2
 80066de:	b2db      	uxtb	r3, r3
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3714      	adds	r7, #20
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr

080066ec <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80066ec:	b480      	push	{r7}
 80066ee:	b085      	sub	sp, #20
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	4603      	mov	r3, r0
 80066f4:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80066f6:	2300      	movs	r3, #0
 80066f8:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80066fa:	79fb      	ldrb	r3, [r7, #7]
 80066fc:	091b      	lsrs	r3, r3, #4
 80066fe:	b2db      	uxtb	r3, r3
 8006700:	461a      	mov	r2, r3
 8006702:	4613      	mov	r3, r2
 8006704:	009b      	lsls	r3, r3, #2
 8006706:	4413      	add	r3, r2
 8006708:	005b      	lsls	r3, r3, #1
 800670a:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	b2da      	uxtb	r2, r3
 8006710:	79fb      	ldrb	r3, [r7, #7]
 8006712:	f003 030f 	and.w	r3, r3, #15
 8006716:	b2db      	uxtb	r3, r3
 8006718:	4413      	add	r3, r2
 800671a:	b2db      	uxtb	r3, r3
}
 800671c:	4618      	mov	r0, r3
 800671e:	3714      	adds	r7, #20
 8006720:	46bd      	mov	sp, r7
 8006722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006726:	4770      	bx	lr

08006728 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b082      	sub	sp, #8
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d101      	bne.n	800673a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006736:	2301      	movs	r3, #1
 8006738:	e049      	b.n	80067ce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006740:	b2db      	uxtb	r3, r3
 8006742:	2b00      	cmp	r3, #0
 8006744:	d106      	bne.n	8006754 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2200      	movs	r2, #0
 800674a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f7fb fe94 	bl	800247c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2202      	movs	r2, #2
 8006758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681a      	ldr	r2, [r3, #0]
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	3304      	adds	r3, #4
 8006764:	4619      	mov	r1, r3
 8006766:	4610      	mov	r0, r2
 8006768:	f000 fdb8 	bl	80072dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2201      	movs	r2, #1
 8006770:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2201      	movs	r2, #1
 8006778:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2201      	movs	r2, #1
 8006780:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2201      	movs	r2, #1
 8006788:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2201      	movs	r2, #1
 8006790:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2201      	movs	r2, #1
 8006798:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2201      	movs	r2, #1
 80067a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2201      	movs	r2, #1
 80067a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2201      	movs	r2, #1
 80067b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2201      	movs	r2, #1
 80067c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80067cc:	2300      	movs	r3, #0
}
 80067ce:	4618      	mov	r0, r3
 80067d0:	3708      	adds	r7, #8
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bd80      	pop	{r7, pc}
	...

080067d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80067d8:	b480      	push	{r7}
 80067da:	b085      	sub	sp, #20
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	d001      	beq.n	80067f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80067ec:	2301      	movs	r3, #1
 80067ee:	e04f      	b.n	8006890 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2202      	movs	r2, #2
 80067f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	68da      	ldr	r2, [r3, #12]
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f042 0201 	orr.w	r2, r2, #1
 8006806:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a23      	ldr	r2, [pc, #140]	@ (800689c <HAL_TIM_Base_Start_IT+0xc4>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d01d      	beq.n	800684e <HAL_TIM_Base_Start_IT+0x76>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800681a:	d018      	beq.n	800684e <HAL_TIM_Base_Start_IT+0x76>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a1f      	ldr	r2, [pc, #124]	@ (80068a0 <HAL_TIM_Base_Start_IT+0xc8>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d013      	beq.n	800684e <HAL_TIM_Base_Start_IT+0x76>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a1e      	ldr	r2, [pc, #120]	@ (80068a4 <HAL_TIM_Base_Start_IT+0xcc>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d00e      	beq.n	800684e <HAL_TIM_Base_Start_IT+0x76>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a1c      	ldr	r2, [pc, #112]	@ (80068a8 <HAL_TIM_Base_Start_IT+0xd0>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d009      	beq.n	800684e <HAL_TIM_Base_Start_IT+0x76>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a1b      	ldr	r2, [pc, #108]	@ (80068ac <HAL_TIM_Base_Start_IT+0xd4>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d004      	beq.n	800684e <HAL_TIM_Base_Start_IT+0x76>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a19      	ldr	r2, [pc, #100]	@ (80068b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d115      	bne.n	800687a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	689a      	ldr	r2, [r3, #8]
 8006854:	4b17      	ldr	r3, [pc, #92]	@ (80068b4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006856:	4013      	ands	r3, r2
 8006858:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2b06      	cmp	r3, #6
 800685e:	d015      	beq.n	800688c <HAL_TIM_Base_Start_IT+0xb4>
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006866:	d011      	beq.n	800688c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f042 0201 	orr.w	r2, r2, #1
 8006876:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006878:	e008      	b.n	800688c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	681a      	ldr	r2, [r3, #0]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f042 0201 	orr.w	r2, r2, #1
 8006888:	601a      	str	r2, [r3, #0]
 800688a:	e000      	b.n	800688e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800688c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800688e:	2300      	movs	r3, #0
}
 8006890:	4618      	mov	r0, r3
 8006892:	3714      	adds	r7, #20
 8006894:	46bd      	mov	sp, r7
 8006896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689a:	4770      	bx	lr
 800689c:	40012c00 	.word	0x40012c00
 80068a0:	40000400 	.word	0x40000400
 80068a4:	40000800 	.word	0x40000800
 80068a8:	40013400 	.word	0x40013400
 80068ac:	40014000 	.word	0x40014000
 80068b0:	40015000 	.word	0x40015000
 80068b4:	00010007 	.word	0x00010007

080068b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b082      	sub	sp, #8
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d101      	bne.n	80068ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80068c6:	2301      	movs	r3, #1
 80068c8:	e049      	b.n	800695e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d106      	bne.n	80068e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2200      	movs	r2, #0
 80068da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	f000 f841 	bl	8006966 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2202      	movs	r2, #2
 80068e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681a      	ldr	r2, [r3, #0]
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	3304      	adds	r3, #4
 80068f4:	4619      	mov	r1, r3
 80068f6:	4610      	mov	r0, r2
 80068f8:	f000 fcf0 	bl	80072dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2201      	movs	r2, #1
 8006900:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2201      	movs	r2, #1
 8006908:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2201      	movs	r2, #1
 8006910:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2201      	movs	r2, #1
 8006918:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2201      	movs	r2, #1
 8006920:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2201      	movs	r2, #1
 8006928:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2201      	movs	r2, #1
 8006930:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2201      	movs	r2, #1
 8006938:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2201      	movs	r2, #1
 8006940:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2201      	movs	r2, #1
 8006948:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2201      	movs	r2, #1
 8006950:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2201      	movs	r2, #1
 8006958:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800695c:	2300      	movs	r3, #0
}
 800695e:	4618      	mov	r0, r3
 8006960:	3708      	adds	r7, #8
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}

08006966 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006966:	b480      	push	{r7}
 8006968:	b083      	sub	sp, #12
 800696a:	af00      	add	r7, sp, #0
 800696c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800696e:	bf00      	nop
 8006970:	370c      	adds	r7, #12
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr
	...

0800697c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b084      	sub	sp, #16
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
 8006984:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d109      	bne.n	80069a0 <HAL_TIM_PWM_Start+0x24>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006992:	b2db      	uxtb	r3, r3
 8006994:	2b01      	cmp	r3, #1
 8006996:	bf14      	ite	ne
 8006998:	2301      	movne	r3, #1
 800699a:	2300      	moveq	r3, #0
 800699c:	b2db      	uxtb	r3, r3
 800699e:	e03c      	b.n	8006a1a <HAL_TIM_PWM_Start+0x9e>
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	2b04      	cmp	r3, #4
 80069a4:	d109      	bne.n	80069ba <HAL_TIM_PWM_Start+0x3e>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80069ac:	b2db      	uxtb	r3, r3
 80069ae:	2b01      	cmp	r3, #1
 80069b0:	bf14      	ite	ne
 80069b2:	2301      	movne	r3, #1
 80069b4:	2300      	moveq	r3, #0
 80069b6:	b2db      	uxtb	r3, r3
 80069b8:	e02f      	b.n	8006a1a <HAL_TIM_PWM_Start+0x9e>
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	2b08      	cmp	r3, #8
 80069be:	d109      	bne.n	80069d4 <HAL_TIM_PWM_Start+0x58>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80069c6:	b2db      	uxtb	r3, r3
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	bf14      	ite	ne
 80069cc:	2301      	movne	r3, #1
 80069ce:	2300      	moveq	r3, #0
 80069d0:	b2db      	uxtb	r3, r3
 80069d2:	e022      	b.n	8006a1a <HAL_TIM_PWM_Start+0x9e>
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	2b0c      	cmp	r3, #12
 80069d8:	d109      	bne.n	80069ee <HAL_TIM_PWM_Start+0x72>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069e0:	b2db      	uxtb	r3, r3
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	bf14      	ite	ne
 80069e6:	2301      	movne	r3, #1
 80069e8:	2300      	moveq	r3, #0
 80069ea:	b2db      	uxtb	r3, r3
 80069ec:	e015      	b.n	8006a1a <HAL_TIM_PWM_Start+0x9e>
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	2b10      	cmp	r3, #16
 80069f2:	d109      	bne.n	8006a08 <HAL_TIM_PWM_Start+0x8c>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	bf14      	ite	ne
 8006a00:	2301      	movne	r3, #1
 8006a02:	2300      	moveq	r3, #0
 8006a04:	b2db      	uxtb	r3, r3
 8006a06:	e008      	b.n	8006a1a <HAL_TIM_PWM_Start+0x9e>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006a0e:	b2db      	uxtb	r3, r3
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	bf14      	ite	ne
 8006a14:	2301      	movne	r3, #1
 8006a16:	2300      	moveq	r3, #0
 8006a18:	b2db      	uxtb	r3, r3
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d001      	beq.n	8006a22 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006a1e:	2301      	movs	r3, #1
 8006a20:	e0a1      	b.n	8006b66 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d104      	bne.n	8006a32 <HAL_TIM_PWM_Start+0xb6>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2202      	movs	r2, #2
 8006a2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a30:	e023      	b.n	8006a7a <HAL_TIM_PWM_Start+0xfe>
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	2b04      	cmp	r3, #4
 8006a36:	d104      	bne.n	8006a42 <HAL_TIM_PWM_Start+0xc6>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2202      	movs	r2, #2
 8006a3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a40:	e01b      	b.n	8006a7a <HAL_TIM_PWM_Start+0xfe>
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	2b08      	cmp	r3, #8
 8006a46:	d104      	bne.n	8006a52 <HAL_TIM_PWM_Start+0xd6>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2202      	movs	r2, #2
 8006a4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a50:	e013      	b.n	8006a7a <HAL_TIM_PWM_Start+0xfe>
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	2b0c      	cmp	r3, #12
 8006a56:	d104      	bne.n	8006a62 <HAL_TIM_PWM_Start+0xe6>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2202      	movs	r2, #2
 8006a5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006a60:	e00b      	b.n	8006a7a <HAL_TIM_PWM_Start+0xfe>
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	2b10      	cmp	r3, #16
 8006a66:	d104      	bne.n	8006a72 <HAL_TIM_PWM_Start+0xf6>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2202      	movs	r2, #2
 8006a6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006a70:	e003      	b.n	8006a7a <HAL_TIM_PWM_Start+0xfe>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2202      	movs	r2, #2
 8006a76:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	2201      	movs	r2, #1
 8006a80:	6839      	ldr	r1, [r7, #0]
 8006a82:	4618      	mov	r0, r3
 8006a84:	f001 f874 	bl	8007b70 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4a38      	ldr	r2, [pc, #224]	@ (8006b70 <HAL_TIM_PWM_Start+0x1f4>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d018      	beq.n	8006ac4 <HAL_TIM_PWM_Start+0x148>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a37      	ldr	r2, [pc, #220]	@ (8006b74 <HAL_TIM_PWM_Start+0x1f8>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d013      	beq.n	8006ac4 <HAL_TIM_PWM_Start+0x148>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4a35      	ldr	r2, [pc, #212]	@ (8006b78 <HAL_TIM_PWM_Start+0x1fc>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d00e      	beq.n	8006ac4 <HAL_TIM_PWM_Start+0x148>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	4a34      	ldr	r2, [pc, #208]	@ (8006b7c <HAL_TIM_PWM_Start+0x200>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d009      	beq.n	8006ac4 <HAL_TIM_PWM_Start+0x148>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4a32      	ldr	r2, [pc, #200]	@ (8006b80 <HAL_TIM_PWM_Start+0x204>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d004      	beq.n	8006ac4 <HAL_TIM_PWM_Start+0x148>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	4a31      	ldr	r2, [pc, #196]	@ (8006b84 <HAL_TIM_PWM_Start+0x208>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d101      	bne.n	8006ac8 <HAL_TIM_PWM_Start+0x14c>
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	e000      	b.n	8006aca <HAL_TIM_PWM_Start+0x14e>
 8006ac8:	2300      	movs	r3, #0
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d007      	beq.n	8006ade <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006adc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a23      	ldr	r2, [pc, #140]	@ (8006b70 <HAL_TIM_PWM_Start+0x1f4>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d01d      	beq.n	8006b24 <HAL_TIM_PWM_Start+0x1a8>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006af0:	d018      	beq.n	8006b24 <HAL_TIM_PWM_Start+0x1a8>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a24      	ldr	r2, [pc, #144]	@ (8006b88 <HAL_TIM_PWM_Start+0x20c>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d013      	beq.n	8006b24 <HAL_TIM_PWM_Start+0x1a8>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a22      	ldr	r2, [pc, #136]	@ (8006b8c <HAL_TIM_PWM_Start+0x210>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d00e      	beq.n	8006b24 <HAL_TIM_PWM_Start+0x1a8>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4a1a      	ldr	r2, [pc, #104]	@ (8006b74 <HAL_TIM_PWM_Start+0x1f8>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d009      	beq.n	8006b24 <HAL_TIM_PWM_Start+0x1a8>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a18      	ldr	r2, [pc, #96]	@ (8006b78 <HAL_TIM_PWM_Start+0x1fc>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d004      	beq.n	8006b24 <HAL_TIM_PWM_Start+0x1a8>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4a19      	ldr	r2, [pc, #100]	@ (8006b84 <HAL_TIM_PWM_Start+0x208>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d115      	bne.n	8006b50 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	689a      	ldr	r2, [r3, #8]
 8006b2a:	4b19      	ldr	r3, [pc, #100]	@ (8006b90 <HAL_TIM_PWM_Start+0x214>)
 8006b2c:	4013      	ands	r3, r2
 8006b2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	2b06      	cmp	r3, #6
 8006b34:	d015      	beq.n	8006b62 <HAL_TIM_PWM_Start+0x1e6>
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b3c:	d011      	beq.n	8006b62 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f042 0201 	orr.w	r2, r2, #1
 8006b4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b4e:	e008      	b.n	8006b62 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	681a      	ldr	r2, [r3, #0]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f042 0201 	orr.w	r2, r2, #1
 8006b5e:	601a      	str	r2, [r3, #0]
 8006b60:	e000      	b.n	8006b64 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b62:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006b64:	2300      	movs	r3, #0
}
 8006b66:	4618      	mov	r0, r3
 8006b68:	3710      	adds	r7, #16
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}
 8006b6e:	bf00      	nop
 8006b70:	40012c00 	.word	0x40012c00
 8006b74:	40013400 	.word	0x40013400
 8006b78:	40014000 	.word	0x40014000
 8006b7c:	40014400 	.word	0x40014400
 8006b80:	40014800 	.word	0x40014800
 8006b84:	40015000 	.word	0x40015000
 8006b88:	40000400 	.word	0x40000400
 8006b8c:	40000800 	.word	0x40000800
 8006b90:	00010007 	.word	0x00010007

08006b94 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b082      	sub	sp, #8
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
 8006b9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	6839      	ldr	r1, [r7, #0]
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	f000 ffe2 	bl	8007b70 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a40      	ldr	r2, [pc, #256]	@ (8006cb4 <HAL_TIM_PWM_Stop+0x120>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d018      	beq.n	8006be8 <HAL_TIM_PWM_Stop+0x54>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a3f      	ldr	r2, [pc, #252]	@ (8006cb8 <HAL_TIM_PWM_Stop+0x124>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d013      	beq.n	8006be8 <HAL_TIM_PWM_Stop+0x54>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a3d      	ldr	r2, [pc, #244]	@ (8006cbc <HAL_TIM_PWM_Stop+0x128>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d00e      	beq.n	8006be8 <HAL_TIM_PWM_Stop+0x54>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a3c      	ldr	r2, [pc, #240]	@ (8006cc0 <HAL_TIM_PWM_Stop+0x12c>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d009      	beq.n	8006be8 <HAL_TIM_PWM_Stop+0x54>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4a3a      	ldr	r2, [pc, #232]	@ (8006cc4 <HAL_TIM_PWM_Stop+0x130>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d004      	beq.n	8006be8 <HAL_TIM_PWM_Stop+0x54>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4a39      	ldr	r2, [pc, #228]	@ (8006cc8 <HAL_TIM_PWM_Stop+0x134>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d101      	bne.n	8006bec <HAL_TIM_PWM_Stop+0x58>
 8006be8:	2301      	movs	r3, #1
 8006bea:	e000      	b.n	8006bee <HAL_TIM_PWM_Stop+0x5a>
 8006bec:	2300      	movs	r3, #0
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d017      	beq.n	8006c22 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	6a1a      	ldr	r2, [r3, #32]
 8006bf8:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006bfc:	4013      	ands	r3, r2
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d10f      	bne.n	8006c22 <HAL_TIM_PWM_Stop+0x8e>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	6a1a      	ldr	r2, [r3, #32]
 8006c08:	f240 4344 	movw	r3, #1092	@ 0x444
 8006c0c:	4013      	ands	r3, r2
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d107      	bne.n	8006c22 <HAL_TIM_PWM_Stop+0x8e>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006c20:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	6a1a      	ldr	r2, [r3, #32]
 8006c28:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006c2c:	4013      	ands	r3, r2
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d10f      	bne.n	8006c52 <HAL_TIM_PWM_Stop+0xbe>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	6a1a      	ldr	r2, [r3, #32]
 8006c38:	f240 4344 	movw	r3, #1092	@ 0x444
 8006c3c:	4013      	ands	r3, r2
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d107      	bne.n	8006c52 <HAL_TIM_PWM_Stop+0xbe>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	681a      	ldr	r2, [r3, #0]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f022 0201 	bic.w	r2, r2, #1
 8006c50:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d104      	bne.n	8006c62 <HAL_TIM_PWM_Stop+0xce>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c60:	e023      	b.n	8006caa <HAL_TIM_PWM_Stop+0x116>
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	2b04      	cmp	r3, #4
 8006c66:	d104      	bne.n	8006c72 <HAL_TIM_PWM_Stop+0xde>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c70:	e01b      	b.n	8006caa <HAL_TIM_PWM_Stop+0x116>
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	2b08      	cmp	r3, #8
 8006c76:	d104      	bne.n	8006c82 <HAL_TIM_PWM_Stop+0xee>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c80:	e013      	b.n	8006caa <HAL_TIM_PWM_Stop+0x116>
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	2b0c      	cmp	r3, #12
 8006c86:	d104      	bne.n	8006c92 <HAL_TIM_PWM_Stop+0xfe>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006c90:	e00b      	b.n	8006caa <HAL_TIM_PWM_Stop+0x116>
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	2b10      	cmp	r3, #16
 8006c96:	d104      	bne.n	8006ca2 <HAL_TIM_PWM_Stop+0x10e>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2201      	movs	r2, #1
 8006c9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006ca0:	e003      	b.n	8006caa <HAL_TIM_PWM_Stop+0x116>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2201      	movs	r2, #1
 8006ca6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8006caa:	2300      	movs	r3, #0
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3708      	adds	r7, #8
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}
 8006cb4:	40012c00 	.word	0x40012c00
 8006cb8:	40013400 	.word	0x40013400
 8006cbc:	40014000 	.word	0x40014000
 8006cc0:	40014400 	.word	0x40014400
 8006cc4:	40014800 	.word	0x40014800
 8006cc8:	40015000 	.word	0x40015000

08006ccc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b084      	sub	sp, #16
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	68db      	ldr	r3, [r3, #12]
 8006cda:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	691b      	ldr	r3, [r3, #16]
 8006ce2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	f003 0302 	and.w	r3, r3, #2
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d020      	beq.n	8006d30 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	f003 0302 	and.w	r3, r3, #2
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d01b      	beq.n	8006d30 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f06f 0202 	mvn.w	r2, #2
 8006d00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2201      	movs	r2, #1
 8006d06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	699b      	ldr	r3, [r3, #24]
 8006d0e:	f003 0303 	and.w	r3, r3, #3
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d003      	beq.n	8006d1e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006d16:	6878      	ldr	r0, [r7, #4]
 8006d18:	f000 fac1 	bl	800729e <HAL_TIM_IC_CaptureCallback>
 8006d1c:	e005      	b.n	8006d2a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f000 fab3 	bl	800728a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	f000 fac4 	bl	80072b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	f003 0304 	and.w	r3, r3, #4
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d020      	beq.n	8006d7c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	f003 0304 	and.w	r3, r3, #4
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d01b      	beq.n	8006d7c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f06f 0204 	mvn.w	r2, #4
 8006d4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2202      	movs	r2, #2
 8006d52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	699b      	ldr	r3, [r3, #24]
 8006d5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d003      	beq.n	8006d6a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	f000 fa9b 	bl	800729e <HAL_TIM_IC_CaptureCallback>
 8006d68:	e005      	b.n	8006d76 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d6a:	6878      	ldr	r0, [r7, #4]
 8006d6c:	f000 fa8d 	bl	800728a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	f000 fa9e 	bl	80072b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	f003 0308 	and.w	r3, r3, #8
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d020      	beq.n	8006dc8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	f003 0308 	and.w	r3, r3, #8
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d01b      	beq.n	8006dc8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f06f 0208 	mvn.w	r2, #8
 8006d98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2204      	movs	r2, #4
 8006d9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	69db      	ldr	r3, [r3, #28]
 8006da6:	f003 0303 	and.w	r3, r3, #3
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d003      	beq.n	8006db6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f000 fa75 	bl	800729e <HAL_TIM_IC_CaptureCallback>
 8006db4:	e005      	b.n	8006dc2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f000 fa67 	bl	800728a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006dbc:	6878      	ldr	r0, [r7, #4]
 8006dbe:	f000 fa78 	bl	80072b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	f003 0310 	and.w	r3, r3, #16
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d020      	beq.n	8006e14 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	f003 0310 	and.w	r3, r3, #16
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d01b      	beq.n	8006e14 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f06f 0210 	mvn.w	r2, #16
 8006de4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2208      	movs	r2, #8
 8006dea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	69db      	ldr	r3, [r3, #28]
 8006df2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d003      	beq.n	8006e02 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006dfa:	6878      	ldr	r0, [r7, #4]
 8006dfc:	f000 fa4f 	bl	800729e <HAL_TIM_IC_CaptureCallback>
 8006e00:	e005      	b.n	8006e0e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f000 fa41 	bl	800728a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e08:	6878      	ldr	r0, [r7, #4]
 8006e0a:	f000 fa52 	bl	80072b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2200      	movs	r2, #0
 8006e12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	f003 0301 	and.w	r3, r3, #1
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d00c      	beq.n	8006e38 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	f003 0301 	and.w	r3, r3, #1
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d007      	beq.n	8006e38 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f06f 0201 	mvn.w	r2, #1
 8006e30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f7fa fb22 	bl	800147c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d00c      	beq.n	8006e5c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d007      	beq.n	8006e5c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006e54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f000 ffcc 	bl	8007df4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d00c      	beq.n	8006e80 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d007      	beq.n	8006e80 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006e78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f000 ffc4 	bl	8007e08 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d00c      	beq.n	8006ea4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d007      	beq.n	8006ea4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006e9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006e9e:	6878      	ldr	r0, [r7, #4]
 8006ea0:	f000 fa11 	bl	80072c6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	f003 0320 	and.w	r3, r3, #32
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d00c      	beq.n	8006ec8 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	f003 0320 	and.w	r3, r3, #32
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d007      	beq.n	8006ec8 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f06f 0220 	mvn.w	r2, #32
 8006ec0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f000 ff8c 	bl	8007de0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006ec8:	bf00      	nop
 8006eca:	3710      	adds	r7, #16
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	bd80      	pop	{r7, pc}

08006ed0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b086      	sub	sp, #24
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	60f8      	str	r0, [r7, #12]
 8006ed8:	60b9      	str	r1, [r7, #8]
 8006eda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006edc:	2300      	movs	r3, #0
 8006ede:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ee6:	2b01      	cmp	r3, #1
 8006ee8:	d101      	bne.n	8006eee <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006eea:	2302      	movs	r3, #2
 8006eec:	e0ff      	b.n	80070ee <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2201      	movs	r2, #1
 8006ef2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2b14      	cmp	r3, #20
 8006efa:	f200 80f0 	bhi.w	80070de <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006efe:	a201      	add	r2, pc, #4	@ (adr r2, 8006f04 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f04:	08006f59 	.word	0x08006f59
 8006f08:	080070df 	.word	0x080070df
 8006f0c:	080070df 	.word	0x080070df
 8006f10:	080070df 	.word	0x080070df
 8006f14:	08006f99 	.word	0x08006f99
 8006f18:	080070df 	.word	0x080070df
 8006f1c:	080070df 	.word	0x080070df
 8006f20:	080070df 	.word	0x080070df
 8006f24:	08006fdb 	.word	0x08006fdb
 8006f28:	080070df 	.word	0x080070df
 8006f2c:	080070df 	.word	0x080070df
 8006f30:	080070df 	.word	0x080070df
 8006f34:	0800701b 	.word	0x0800701b
 8006f38:	080070df 	.word	0x080070df
 8006f3c:	080070df 	.word	0x080070df
 8006f40:	080070df 	.word	0x080070df
 8006f44:	0800705d 	.word	0x0800705d
 8006f48:	080070df 	.word	0x080070df
 8006f4c:	080070df 	.word	0x080070df
 8006f50:	080070df 	.word	0x080070df
 8006f54:	0800709d 	.word	0x0800709d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	68b9      	ldr	r1, [r7, #8]
 8006f5e:	4618      	mov	r0, r3
 8006f60:	f000 fa66 	bl	8007430 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	699a      	ldr	r2, [r3, #24]
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f042 0208 	orr.w	r2, r2, #8
 8006f72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	699a      	ldr	r2, [r3, #24]
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f022 0204 	bic.w	r2, r2, #4
 8006f82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	6999      	ldr	r1, [r3, #24]
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	691a      	ldr	r2, [r3, #16]
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	430a      	orrs	r2, r1
 8006f94:	619a      	str	r2, [r3, #24]
      break;
 8006f96:	e0a5      	b.n	80070e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	68b9      	ldr	r1, [r7, #8]
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f000 fae0 	bl	8007564 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	699a      	ldr	r2, [r3, #24]
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006fb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	699a      	ldr	r2, [r3, #24]
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006fc2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	6999      	ldr	r1, [r3, #24]
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	691b      	ldr	r3, [r3, #16]
 8006fce:	021a      	lsls	r2, r3, #8
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	430a      	orrs	r2, r1
 8006fd6:	619a      	str	r2, [r3, #24]
      break;
 8006fd8:	e084      	b.n	80070e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	68b9      	ldr	r1, [r7, #8]
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	f000 fb53 	bl	800768c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	69da      	ldr	r2, [r3, #28]
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f042 0208 	orr.w	r2, r2, #8
 8006ff4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	69da      	ldr	r2, [r3, #28]
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f022 0204 	bic.w	r2, r2, #4
 8007004:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	69d9      	ldr	r1, [r3, #28]
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	691a      	ldr	r2, [r3, #16]
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	430a      	orrs	r2, r1
 8007016:	61da      	str	r2, [r3, #28]
      break;
 8007018:	e064      	b.n	80070e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	68b9      	ldr	r1, [r7, #8]
 8007020:	4618      	mov	r0, r3
 8007022:	f000 fbc5 	bl	80077b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	69da      	ldr	r2, [r3, #28]
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007034:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	69da      	ldr	r2, [r3, #28]
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007044:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	69d9      	ldr	r1, [r3, #28]
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	691b      	ldr	r3, [r3, #16]
 8007050:	021a      	lsls	r2, r3, #8
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	430a      	orrs	r2, r1
 8007058:	61da      	str	r2, [r3, #28]
      break;
 800705a:	e043      	b.n	80070e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	68b9      	ldr	r1, [r7, #8]
 8007062:	4618      	mov	r0, r3
 8007064:	f000 fc14 	bl	8007890 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f042 0208 	orr.w	r2, r2, #8
 8007076:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f022 0204 	bic.w	r2, r2, #4
 8007086:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	691a      	ldr	r2, [r3, #16]
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	430a      	orrs	r2, r1
 8007098:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800709a:	e023      	b.n	80070e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	68b9      	ldr	r1, [r7, #8]
 80070a2:	4618      	mov	r0, r3
 80070a4:	f000 fc5e 	bl	8007964 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80070b6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80070c6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	691b      	ldr	r3, [r3, #16]
 80070d2:	021a      	lsls	r2, r3, #8
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	430a      	orrs	r2, r1
 80070da:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80070dc:	e002      	b.n	80070e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80070de:	2301      	movs	r3, #1
 80070e0:	75fb      	strb	r3, [r7, #23]
      break;
 80070e2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	2200      	movs	r2, #0
 80070e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80070ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3718      	adds	r7, #24
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}
 80070f6:	bf00      	nop

080070f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b084      	sub	sp, #16
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007102:	2300      	movs	r3, #0
 8007104:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800710c:	2b01      	cmp	r3, #1
 800710e:	d101      	bne.n	8007114 <HAL_TIM_ConfigClockSource+0x1c>
 8007110:	2302      	movs	r3, #2
 8007112:	e0b6      	b.n	8007282 <HAL_TIM_ConfigClockSource+0x18a>
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2201      	movs	r2, #1
 8007118:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2202      	movs	r2, #2
 8007120:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	689b      	ldr	r3, [r3, #8]
 800712a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007132:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007136:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800713e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	68ba      	ldr	r2, [r7, #8]
 8007146:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007150:	d03e      	beq.n	80071d0 <HAL_TIM_ConfigClockSource+0xd8>
 8007152:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007156:	f200 8087 	bhi.w	8007268 <HAL_TIM_ConfigClockSource+0x170>
 800715a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800715e:	f000 8086 	beq.w	800726e <HAL_TIM_ConfigClockSource+0x176>
 8007162:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007166:	d87f      	bhi.n	8007268 <HAL_TIM_ConfigClockSource+0x170>
 8007168:	2b70      	cmp	r3, #112	@ 0x70
 800716a:	d01a      	beq.n	80071a2 <HAL_TIM_ConfigClockSource+0xaa>
 800716c:	2b70      	cmp	r3, #112	@ 0x70
 800716e:	d87b      	bhi.n	8007268 <HAL_TIM_ConfigClockSource+0x170>
 8007170:	2b60      	cmp	r3, #96	@ 0x60
 8007172:	d050      	beq.n	8007216 <HAL_TIM_ConfigClockSource+0x11e>
 8007174:	2b60      	cmp	r3, #96	@ 0x60
 8007176:	d877      	bhi.n	8007268 <HAL_TIM_ConfigClockSource+0x170>
 8007178:	2b50      	cmp	r3, #80	@ 0x50
 800717a:	d03c      	beq.n	80071f6 <HAL_TIM_ConfigClockSource+0xfe>
 800717c:	2b50      	cmp	r3, #80	@ 0x50
 800717e:	d873      	bhi.n	8007268 <HAL_TIM_ConfigClockSource+0x170>
 8007180:	2b40      	cmp	r3, #64	@ 0x40
 8007182:	d058      	beq.n	8007236 <HAL_TIM_ConfigClockSource+0x13e>
 8007184:	2b40      	cmp	r3, #64	@ 0x40
 8007186:	d86f      	bhi.n	8007268 <HAL_TIM_ConfigClockSource+0x170>
 8007188:	2b30      	cmp	r3, #48	@ 0x30
 800718a:	d064      	beq.n	8007256 <HAL_TIM_ConfigClockSource+0x15e>
 800718c:	2b30      	cmp	r3, #48	@ 0x30
 800718e:	d86b      	bhi.n	8007268 <HAL_TIM_ConfigClockSource+0x170>
 8007190:	2b20      	cmp	r3, #32
 8007192:	d060      	beq.n	8007256 <HAL_TIM_ConfigClockSource+0x15e>
 8007194:	2b20      	cmp	r3, #32
 8007196:	d867      	bhi.n	8007268 <HAL_TIM_ConfigClockSource+0x170>
 8007198:	2b00      	cmp	r3, #0
 800719a:	d05c      	beq.n	8007256 <HAL_TIM_ConfigClockSource+0x15e>
 800719c:	2b10      	cmp	r3, #16
 800719e:	d05a      	beq.n	8007256 <HAL_TIM_ConfigClockSource+0x15e>
 80071a0:	e062      	b.n	8007268 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80071b2:	f000 fcbd 	bl	8007b30 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	689b      	ldr	r3, [r3, #8]
 80071bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80071c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	68ba      	ldr	r2, [r7, #8]
 80071cc:	609a      	str	r2, [r3, #8]
      break;
 80071ce:	e04f      	b.n	8007270 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80071e0:	f000 fca6 	bl	8007b30 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	689a      	ldr	r2, [r3, #8]
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80071f2:	609a      	str	r2, [r3, #8]
      break;
 80071f4:	e03c      	b.n	8007270 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007202:	461a      	mov	r2, r3
 8007204:	f000 fc1a 	bl	8007a3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	2150      	movs	r1, #80	@ 0x50
 800720e:	4618      	mov	r0, r3
 8007210:	f000 fc73 	bl	8007afa <TIM_ITRx_SetConfig>
      break;
 8007214:	e02c      	b.n	8007270 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007222:	461a      	mov	r2, r3
 8007224:	f000 fc39 	bl	8007a9a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	2160      	movs	r1, #96	@ 0x60
 800722e:	4618      	mov	r0, r3
 8007230:	f000 fc63 	bl	8007afa <TIM_ITRx_SetConfig>
      break;
 8007234:	e01c      	b.n	8007270 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007242:	461a      	mov	r2, r3
 8007244:	f000 fbfa 	bl	8007a3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	2140      	movs	r1, #64	@ 0x40
 800724e:	4618      	mov	r0, r3
 8007250:	f000 fc53 	bl	8007afa <TIM_ITRx_SetConfig>
      break;
 8007254:	e00c      	b.n	8007270 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681a      	ldr	r2, [r3, #0]
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4619      	mov	r1, r3
 8007260:	4610      	mov	r0, r2
 8007262:	f000 fc4a 	bl	8007afa <TIM_ITRx_SetConfig>
      break;
 8007266:	e003      	b.n	8007270 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007268:	2301      	movs	r3, #1
 800726a:	73fb      	strb	r3, [r7, #15]
      break;
 800726c:	e000      	b.n	8007270 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800726e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2201      	movs	r2, #1
 8007274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2200      	movs	r2, #0
 800727c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007280:	7bfb      	ldrb	r3, [r7, #15]
}
 8007282:	4618      	mov	r0, r3
 8007284:	3710      	adds	r7, #16
 8007286:	46bd      	mov	sp, r7
 8007288:	bd80      	pop	{r7, pc}

0800728a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800728a:	b480      	push	{r7}
 800728c:	b083      	sub	sp, #12
 800728e:	af00      	add	r7, sp, #0
 8007290:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007292:	bf00      	nop
 8007294:	370c      	adds	r7, #12
 8007296:	46bd      	mov	sp, r7
 8007298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729c:	4770      	bx	lr

0800729e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800729e:	b480      	push	{r7}
 80072a0:	b083      	sub	sp, #12
 80072a2:	af00      	add	r7, sp, #0
 80072a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80072a6:	bf00      	nop
 80072a8:	370c      	adds	r7, #12
 80072aa:	46bd      	mov	sp, r7
 80072ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b0:	4770      	bx	lr

080072b2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80072b2:	b480      	push	{r7}
 80072b4:	b083      	sub	sp, #12
 80072b6:	af00      	add	r7, sp, #0
 80072b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80072ba:	bf00      	nop
 80072bc:	370c      	adds	r7, #12
 80072be:	46bd      	mov	sp, r7
 80072c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c4:	4770      	bx	lr

080072c6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80072c6:	b480      	push	{r7}
 80072c8:	b083      	sub	sp, #12
 80072ca:	af00      	add	r7, sp, #0
 80072cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80072ce:	bf00      	nop
 80072d0:	370c      	adds	r7, #12
 80072d2:	46bd      	mov	sp, r7
 80072d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d8:	4770      	bx	lr
	...

080072dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80072dc:	b480      	push	{r7}
 80072de:	b085      	sub	sp, #20
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
 80072e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	4a48      	ldr	r2, [pc, #288]	@ (8007410 <TIM_Base_SetConfig+0x134>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d013      	beq.n	800731c <TIM_Base_SetConfig+0x40>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072fa:	d00f      	beq.n	800731c <TIM_Base_SetConfig+0x40>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	4a45      	ldr	r2, [pc, #276]	@ (8007414 <TIM_Base_SetConfig+0x138>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d00b      	beq.n	800731c <TIM_Base_SetConfig+0x40>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	4a44      	ldr	r2, [pc, #272]	@ (8007418 <TIM_Base_SetConfig+0x13c>)
 8007308:	4293      	cmp	r3, r2
 800730a:	d007      	beq.n	800731c <TIM_Base_SetConfig+0x40>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	4a43      	ldr	r2, [pc, #268]	@ (800741c <TIM_Base_SetConfig+0x140>)
 8007310:	4293      	cmp	r3, r2
 8007312:	d003      	beq.n	800731c <TIM_Base_SetConfig+0x40>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	4a42      	ldr	r2, [pc, #264]	@ (8007420 <TIM_Base_SetConfig+0x144>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d108      	bne.n	800732e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007322:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	68fa      	ldr	r2, [r7, #12]
 800732a:	4313      	orrs	r3, r2
 800732c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	4a37      	ldr	r2, [pc, #220]	@ (8007410 <TIM_Base_SetConfig+0x134>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d01f      	beq.n	8007376 <TIM_Base_SetConfig+0x9a>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800733c:	d01b      	beq.n	8007376 <TIM_Base_SetConfig+0x9a>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	4a34      	ldr	r2, [pc, #208]	@ (8007414 <TIM_Base_SetConfig+0x138>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d017      	beq.n	8007376 <TIM_Base_SetConfig+0x9a>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	4a33      	ldr	r2, [pc, #204]	@ (8007418 <TIM_Base_SetConfig+0x13c>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d013      	beq.n	8007376 <TIM_Base_SetConfig+0x9a>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	4a32      	ldr	r2, [pc, #200]	@ (800741c <TIM_Base_SetConfig+0x140>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d00f      	beq.n	8007376 <TIM_Base_SetConfig+0x9a>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	4a32      	ldr	r2, [pc, #200]	@ (8007424 <TIM_Base_SetConfig+0x148>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d00b      	beq.n	8007376 <TIM_Base_SetConfig+0x9a>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	4a31      	ldr	r2, [pc, #196]	@ (8007428 <TIM_Base_SetConfig+0x14c>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d007      	beq.n	8007376 <TIM_Base_SetConfig+0x9a>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	4a30      	ldr	r2, [pc, #192]	@ (800742c <TIM_Base_SetConfig+0x150>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d003      	beq.n	8007376 <TIM_Base_SetConfig+0x9a>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	4a2b      	ldr	r2, [pc, #172]	@ (8007420 <TIM_Base_SetConfig+0x144>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d108      	bne.n	8007388 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800737c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	68db      	ldr	r3, [r3, #12]
 8007382:	68fa      	ldr	r2, [r7, #12]
 8007384:	4313      	orrs	r3, r2
 8007386:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	695b      	ldr	r3, [r3, #20]
 8007392:	4313      	orrs	r3, r2
 8007394:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	68fa      	ldr	r2, [r7, #12]
 800739a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	689a      	ldr	r2, [r3, #8]
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	681a      	ldr	r2, [r3, #0]
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	4a18      	ldr	r2, [pc, #96]	@ (8007410 <TIM_Base_SetConfig+0x134>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d013      	beq.n	80073dc <TIM_Base_SetConfig+0x100>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	4a19      	ldr	r2, [pc, #100]	@ (800741c <TIM_Base_SetConfig+0x140>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d00f      	beq.n	80073dc <TIM_Base_SetConfig+0x100>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	4a19      	ldr	r2, [pc, #100]	@ (8007424 <TIM_Base_SetConfig+0x148>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d00b      	beq.n	80073dc <TIM_Base_SetConfig+0x100>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	4a18      	ldr	r2, [pc, #96]	@ (8007428 <TIM_Base_SetConfig+0x14c>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d007      	beq.n	80073dc <TIM_Base_SetConfig+0x100>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	4a17      	ldr	r2, [pc, #92]	@ (800742c <TIM_Base_SetConfig+0x150>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d003      	beq.n	80073dc <TIM_Base_SetConfig+0x100>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	4a12      	ldr	r2, [pc, #72]	@ (8007420 <TIM_Base_SetConfig+0x144>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d103      	bne.n	80073e4 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	691a      	ldr	r2, [r3, #16]
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2201      	movs	r2, #1
 80073e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	691b      	ldr	r3, [r3, #16]
 80073ee:	f003 0301 	and.w	r3, r3, #1
 80073f2:	2b01      	cmp	r3, #1
 80073f4:	d105      	bne.n	8007402 <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	691b      	ldr	r3, [r3, #16]
 80073fa:	f023 0201 	bic.w	r2, r3, #1
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	611a      	str	r2, [r3, #16]
  }
}
 8007402:	bf00      	nop
 8007404:	3714      	adds	r7, #20
 8007406:	46bd      	mov	sp, r7
 8007408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740c:	4770      	bx	lr
 800740e:	bf00      	nop
 8007410:	40012c00 	.word	0x40012c00
 8007414:	40000400 	.word	0x40000400
 8007418:	40000800 	.word	0x40000800
 800741c:	40013400 	.word	0x40013400
 8007420:	40015000 	.word	0x40015000
 8007424:	40014000 	.word	0x40014000
 8007428:	40014400 	.word	0x40014400
 800742c:	40014800 	.word	0x40014800

08007430 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007430:	b480      	push	{r7}
 8007432:	b087      	sub	sp, #28
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
 8007438:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6a1b      	ldr	r3, [r3, #32]
 800743e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6a1b      	ldr	r3, [r3, #32]
 8007444:	f023 0201 	bic.w	r2, r3, #1
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	685b      	ldr	r3, [r3, #4]
 8007450:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	699b      	ldr	r3, [r3, #24]
 8007456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800745e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007462:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	f023 0303 	bic.w	r3, r3, #3
 800746a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	68fa      	ldr	r2, [r7, #12]
 8007472:	4313      	orrs	r3, r2
 8007474:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007476:	697b      	ldr	r3, [r7, #20]
 8007478:	f023 0302 	bic.w	r3, r3, #2
 800747c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	689b      	ldr	r3, [r3, #8]
 8007482:	697a      	ldr	r2, [r7, #20]
 8007484:	4313      	orrs	r3, r2
 8007486:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	4a30      	ldr	r2, [pc, #192]	@ (800754c <TIM_OC1_SetConfig+0x11c>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d013      	beq.n	80074b8 <TIM_OC1_SetConfig+0x88>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	4a2f      	ldr	r2, [pc, #188]	@ (8007550 <TIM_OC1_SetConfig+0x120>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d00f      	beq.n	80074b8 <TIM_OC1_SetConfig+0x88>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	4a2e      	ldr	r2, [pc, #184]	@ (8007554 <TIM_OC1_SetConfig+0x124>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d00b      	beq.n	80074b8 <TIM_OC1_SetConfig+0x88>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	4a2d      	ldr	r2, [pc, #180]	@ (8007558 <TIM_OC1_SetConfig+0x128>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d007      	beq.n	80074b8 <TIM_OC1_SetConfig+0x88>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	4a2c      	ldr	r2, [pc, #176]	@ (800755c <TIM_OC1_SetConfig+0x12c>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d003      	beq.n	80074b8 <TIM_OC1_SetConfig+0x88>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	4a2b      	ldr	r2, [pc, #172]	@ (8007560 <TIM_OC1_SetConfig+0x130>)
 80074b4:	4293      	cmp	r3, r2
 80074b6:	d10c      	bne.n	80074d2 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	f023 0308 	bic.w	r3, r3, #8
 80074be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	68db      	ldr	r3, [r3, #12]
 80074c4:	697a      	ldr	r2, [r7, #20]
 80074c6:	4313      	orrs	r3, r2
 80074c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80074ca:	697b      	ldr	r3, [r7, #20]
 80074cc:	f023 0304 	bic.w	r3, r3, #4
 80074d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	4a1d      	ldr	r2, [pc, #116]	@ (800754c <TIM_OC1_SetConfig+0x11c>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d013      	beq.n	8007502 <TIM_OC1_SetConfig+0xd2>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	4a1c      	ldr	r2, [pc, #112]	@ (8007550 <TIM_OC1_SetConfig+0x120>)
 80074de:	4293      	cmp	r3, r2
 80074e0:	d00f      	beq.n	8007502 <TIM_OC1_SetConfig+0xd2>
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	4a1b      	ldr	r2, [pc, #108]	@ (8007554 <TIM_OC1_SetConfig+0x124>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d00b      	beq.n	8007502 <TIM_OC1_SetConfig+0xd2>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	4a1a      	ldr	r2, [pc, #104]	@ (8007558 <TIM_OC1_SetConfig+0x128>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d007      	beq.n	8007502 <TIM_OC1_SetConfig+0xd2>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	4a19      	ldr	r2, [pc, #100]	@ (800755c <TIM_OC1_SetConfig+0x12c>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d003      	beq.n	8007502 <TIM_OC1_SetConfig+0xd2>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	4a18      	ldr	r2, [pc, #96]	@ (8007560 <TIM_OC1_SetConfig+0x130>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d111      	bne.n	8007526 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007502:	693b      	ldr	r3, [r7, #16]
 8007504:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007508:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800750a:	693b      	ldr	r3, [r7, #16]
 800750c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007510:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	695b      	ldr	r3, [r3, #20]
 8007516:	693a      	ldr	r2, [r7, #16]
 8007518:	4313      	orrs	r3, r2
 800751a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	699b      	ldr	r3, [r3, #24]
 8007520:	693a      	ldr	r2, [r7, #16]
 8007522:	4313      	orrs	r3, r2
 8007524:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	693a      	ldr	r2, [r7, #16]
 800752a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	68fa      	ldr	r2, [r7, #12]
 8007530:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	685a      	ldr	r2, [r3, #4]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	697a      	ldr	r2, [r7, #20]
 800753e:	621a      	str	r2, [r3, #32]
}
 8007540:	bf00      	nop
 8007542:	371c      	adds	r7, #28
 8007544:	46bd      	mov	sp, r7
 8007546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754a:	4770      	bx	lr
 800754c:	40012c00 	.word	0x40012c00
 8007550:	40013400 	.word	0x40013400
 8007554:	40014000 	.word	0x40014000
 8007558:	40014400 	.word	0x40014400
 800755c:	40014800 	.word	0x40014800
 8007560:	40015000 	.word	0x40015000

08007564 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007564:	b480      	push	{r7}
 8007566:	b087      	sub	sp, #28
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
 800756c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6a1b      	ldr	r3, [r3, #32]
 8007572:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6a1b      	ldr	r3, [r3, #32]
 8007578:	f023 0210 	bic.w	r2, r3, #16
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	699b      	ldr	r3, [r3, #24]
 800758a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007592:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007596:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800759e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	021b      	lsls	r3, r3, #8
 80075a6:	68fa      	ldr	r2, [r7, #12]
 80075a8:	4313      	orrs	r3, r2
 80075aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80075ac:	697b      	ldr	r3, [r7, #20]
 80075ae:	f023 0320 	bic.w	r3, r3, #32
 80075b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	689b      	ldr	r3, [r3, #8]
 80075b8:	011b      	lsls	r3, r3, #4
 80075ba:	697a      	ldr	r2, [r7, #20]
 80075bc:	4313      	orrs	r3, r2
 80075be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	4a2c      	ldr	r2, [pc, #176]	@ (8007674 <TIM_OC2_SetConfig+0x110>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d007      	beq.n	80075d8 <TIM_OC2_SetConfig+0x74>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	4a2b      	ldr	r2, [pc, #172]	@ (8007678 <TIM_OC2_SetConfig+0x114>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d003      	beq.n	80075d8 <TIM_OC2_SetConfig+0x74>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	4a2a      	ldr	r2, [pc, #168]	@ (800767c <TIM_OC2_SetConfig+0x118>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d10d      	bne.n	80075f4 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80075de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	68db      	ldr	r3, [r3, #12]
 80075e4:	011b      	lsls	r3, r3, #4
 80075e6:	697a      	ldr	r2, [r7, #20]
 80075e8:	4313      	orrs	r3, r2
 80075ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80075ec:	697b      	ldr	r3, [r7, #20]
 80075ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80075f2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	4a1f      	ldr	r2, [pc, #124]	@ (8007674 <TIM_OC2_SetConfig+0x110>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d013      	beq.n	8007624 <TIM_OC2_SetConfig+0xc0>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	4a1e      	ldr	r2, [pc, #120]	@ (8007678 <TIM_OC2_SetConfig+0x114>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d00f      	beq.n	8007624 <TIM_OC2_SetConfig+0xc0>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	4a1e      	ldr	r2, [pc, #120]	@ (8007680 <TIM_OC2_SetConfig+0x11c>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d00b      	beq.n	8007624 <TIM_OC2_SetConfig+0xc0>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	4a1d      	ldr	r2, [pc, #116]	@ (8007684 <TIM_OC2_SetConfig+0x120>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d007      	beq.n	8007624 <TIM_OC2_SetConfig+0xc0>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	4a1c      	ldr	r2, [pc, #112]	@ (8007688 <TIM_OC2_SetConfig+0x124>)
 8007618:	4293      	cmp	r3, r2
 800761a:	d003      	beq.n	8007624 <TIM_OC2_SetConfig+0xc0>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	4a17      	ldr	r2, [pc, #92]	@ (800767c <TIM_OC2_SetConfig+0x118>)
 8007620:	4293      	cmp	r3, r2
 8007622:	d113      	bne.n	800764c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007624:	693b      	ldr	r3, [r7, #16]
 8007626:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800762a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800762c:	693b      	ldr	r3, [r7, #16]
 800762e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007632:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	695b      	ldr	r3, [r3, #20]
 8007638:	009b      	lsls	r3, r3, #2
 800763a:	693a      	ldr	r2, [r7, #16]
 800763c:	4313      	orrs	r3, r2
 800763e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	699b      	ldr	r3, [r3, #24]
 8007644:	009b      	lsls	r3, r3, #2
 8007646:	693a      	ldr	r2, [r7, #16]
 8007648:	4313      	orrs	r3, r2
 800764a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	693a      	ldr	r2, [r7, #16]
 8007650:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	68fa      	ldr	r2, [r7, #12]
 8007656:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	685a      	ldr	r2, [r3, #4]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	697a      	ldr	r2, [r7, #20]
 8007664:	621a      	str	r2, [r3, #32]
}
 8007666:	bf00      	nop
 8007668:	371c      	adds	r7, #28
 800766a:	46bd      	mov	sp, r7
 800766c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007670:	4770      	bx	lr
 8007672:	bf00      	nop
 8007674:	40012c00 	.word	0x40012c00
 8007678:	40013400 	.word	0x40013400
 800767c:	40015000 	.word	0x40015000
 8007680:	40014000 	.word	0x40014000
 8007684:	40014400 	.word	0x40014400
 8007688:	40014800 	.word	0x40014800

0800768c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800768c:	b480      	push	{r7}
 800768e:	b087      	sub	sp, #28
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
 8007694:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	6a1b      	ldr	r3, [r3, #32]
 800769a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	6a1b      	ldr	r3, [r3, #32]
 80076a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	685b      	ldr	r3, [r3, #4]
 80076ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	69db      	ldr	r3, [r3, #28]
 80076b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80076ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f023 0303 	bic.w	r3, r3, #3
 80076c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	68fa      	ldr	r2, [r7, #12]
 80076ce:	4313      	orrs	r3, r2
 80076d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80076d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	689b      	ldr	r3, [r3, #8]
 80076de:	021b      	lsls	r3, r3, #8
 80076e0:	697a      	ldr	r2, [r7, #20]
 80076e2:	4313      	orrs	r3, r2
 80076e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	4a2b      	ldr	r2, [pc, #172]	@ (8007798 <TIM_OC3_SetConfig+0x10c>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d007      	beq.n	80076fe <TIM_OC3_SetConfig+0x72>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	4a2a      	ldr	r2, [pc, #168]	@ (800779c <TIM_OC3_SetConfig+0x110>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d003      	beq.n	80076fe <TIM_OC3_SetConfig+0x72>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	4a29      	ldr	r2, [pc, #164]	@ (80077a0 <TIM_OC3_SetConfig+0x114>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d10d      	bne.n	800771a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80076fe:	697b      	ldr	r3, [r7, #20]
 8007700:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007704:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	68db      	ldr	r3, [r3, #12]
 800770a:	021b      	lsls	r3, r3, #8
 800770c:	697a      	ldr	r2, [r7, #20]
 800770e:	4313      	orrs	r3, r2
 8007710:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007718:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	4a1e      	ldr	r2, [pc, #120]	@ (8007798 <TIM_OC3_SetConfig+0x10c>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d013      	beq.n	800774a <TIM_OC3_SetConfig+0xbe>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	4a1d      	ldr	r2, [pc, #116]	@ (800779c <TIM_OC3_SetConfig+0x110>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d00f      	beq.n	800774a <TIM_OC3_SetConfig+0xbe>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	4a1d      	ldr	r2, [pc, #116]	@ (80077a4 <TIM_OC3_SetConfig+0x118>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d00b      	beq.n	800774a <TIM_OC3_SetConfig+0xbe>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	4a1c      	ldr	r2, [pc, #112]	@ (80077a8 <TIM_OC3_SetConfig+0x11c>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d007      	beq.n	800774a <TIM_OC3_SetConfig+0xbe>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	4a1b      	ldr	r2, [pc, #108]	@ (80077ac <TIM_OC3_SetConfig+0x120>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d003      	beq.n	800774a <TIM_OC3_SetConfig+0xbe>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	4a16      	ldr	r2, [pc, #88]	@ (80077a0 <TIM_OC3_SetConfig+0x114>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d113      	bne.n	8007772 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800774a:	693b      	ldr	r3, [r7, #16]
 800774c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007750:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007752:	693b      	ldr	r3, [r7, #16]
 8007754:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007758:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	695b      	ldr	r3, [r3, #20]
 800775e:	011b      	lsls	r3, r3, #4
 8007760:	693a      	ldr	r2, [r7, #16]
 8007762:	4313      	orrs	r3, r2
 8007764:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	699b      	ldr	r3, [r3, #24]
 800776a:	011b      	lsls	r3, r3, #4
 800776c:	693a      	ldr	r2, [r7, #16]
 800776e:	4313      	orrs	r3, r2
 8007770:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	693a      	ldr	r2, [r7, #16]
 8007776:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	68fa      	ldr	r2, [r7, #12]
 800777c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	685a      	ldr	r2, [r3, #4]
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	697a      	ldr	r2, [r7, #20]
 800778a:	621a      	str	r2, [r3, #32]
}
 800778c:	bf00      	nop
 800778e:	371c      	adds	r7, #28
 8007790:	46bd      	mov	sp, r7
 8007792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007796:	4770      	bx	lr
 8007798:	40012c00 	.word	0x40012c00
 800779c:	40013400 	.word	0x40013400
 80077a0:	40015000 	.word	0x40015000
 80077a4:	40014000 	.word	0x40014000
 80077a8:	40014400 	.word	0x40014400
 80077ac:	40014800 	.word	0x40014800

080077b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b087      	sub	sp, #28
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
 80077b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6a1b      	ldr	r3, [r3, #32]
 80077be:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6a1b      	ldr	r3, [r3, #32]
 80077c4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	685b      	ldr	r3, [r3, #4]
 80077d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	69db      	ldr	r3, [r3, #28]
 80077d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80077de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80077ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	021b      	lsls	r3, r3, #8
 80077f2:	68fa      	ldr	r2, [r7, #12]
 80077f4:	4313      	orrs	r3, r2
 80077f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80077f8:	693b      	ldr	r3, [r7, #16]
 80077fa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80077fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	689b      	ldr	r3, [r3, #8]
 8007804:	031b      	lsls	r3, r3, #12
 8007806:	693a      	ldr	r2, [r7, #16]
 8007808:	4313      	orrs	r3, r2
 800780a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	4a1a      	ldr	r2, [pc, #104]	@ (8007878 <TIM_OC4_SetConfig+0xc8>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d013      	beq.n	800783c <TIM_OC4_SetConfig+0x8c>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	4a19      	ldr	r2, [pc, #100]	@ (800787c <TIM_OC4_SetConfig+0xcc>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d00f      	beq.n	800783c <TIM_OC4_SetConfig+0x8c>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	4a18      	ldr	r2, [pc, #96]	@ (8007880 <TIM_OC4_SetConfig+0xd0>)
 8007820:	4293      	cmp	r3, r2
 8007822:	d00b      	beq.n	800783c <TIM_OC4_SetConfig+0x8c>
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	4a17      	ldr	r2, [pc, #92]	@ (8007884 <TIM_OC4_SetConfig+0xd4>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d007      	beq.n	800783c <TIM_OC4_SetConfig+0x8c>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	4a16      	ldr	r2, [pc, #88]	@ (8007888 <TIM_OC4_SetConfig+0xd8>)
 8007830:	4293      	cmp	r3, r2
 8007832:	d003      	beq.n	800783c <TIM_OC4_SetConfig+0x8c>
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	4a15      	ldr	r2, [pc, #84]	@ (800788c <TIM_OC4_SetConfig+0xdc>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d109      	bne.n	8007850 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007842:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	695b      	ldr	r3, [r3, #20]
 8007848:	019b      	lsls	r3, r3, #6
 800784a:	697a      	ldr	r2, [r7, #20]
 800784c:	4313      	orrs	r3, r2
 800784e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	697a      	ldr	r2, [r7, #20]
 8007854:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	68fa      	ldr	r2, [r7, #12]
 800785a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	685a      	ldr	r2, [r3, #4]
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	693a      	ldr	r2, [r7, #16]
 8007868:	621a      	str	r2, [r3, #32]
}
 800786a:	bf00      	nop
 800786c:	371c      	adds	r7, #28
 800786e:	46bd      	mov	sp, r7
 8007870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007874:	4770      	bx	lr
 8007876:	bf00      	nop
 8007878:	40012c00 	.word	0x40012c00
 800787c:	40013400 	.word	0x40013400
 8007880:	40014000 	.word	0x40014000
 8007884:	40014400 	.word	0x40014400
 8007888:	40014800 	.word	0x40014800
 800788c:	40015000 	.word	0x40015000

08007890 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007890:	b480      	push	{r7}
 8007892:	b087      	sub	sp, #28
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
 8007898:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6a1b      	ldr	r3, [r3, #32]
 800789e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6a1b      	ldr	r3, [r3, #32]
 80078a4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	685b      	ldr	r3, [r3, #4]
 80078b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80078be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	68fa      	ldr	r2, [r7, #12]
 80078ca:	4313      	orrs	r3, r2
 80078cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80078ce:	693b      	ldr	r3, [r7, #16]
 80078d0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80078d4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	689b      	ldr	r3, [r3, #8]
 80078da:	041b      	lsls	r3, r3, #16
 80078dc:	693a      	ldr	r2, [r7, #16]
 80078de:	4313      	orrs	r3, r2
 80078e0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	4a19      	ldr	r2, [pc, #100]	@ (800794c <TIM_OC5_SetConfig+0xbc>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d013      	beq.n	8007912 <TIM_OC5_SetConfig+0x82>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	4a18      	ldr	r2, [pc, #96]	@ (8007950 <TIM_OC5_SetConfig+0xc0>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d00f      	beq.n	8007912 <TIM_OC5_SetConfig+0x82>
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	4a17      	ldr	r2, [pc, #92]	@ (8007954 <TIM_OC5_SetConfig+0xc4>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d00b      	beq.n	8007912 <TIM_OC5_SetConfig+0x82>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	4a16      	ldr	r2, [pc, #88]	@ (8007958 <TIM_OC5_SetConfig+0xc8>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d007      	beq.n	8007912 <TIM_OC5_SetConfig+0x82>
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	4a15      	ldr	r2, [pc, #84]	@ (800795c <TIM_OC5_SetConfig+0xcc>)
 8007906:	4293      	cmp	r3, r2
 8007908:	d003      	beq.n	8007912 <TIM_OC5_SetConfig+0x82>
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	4a14      	ldr	r2, [pc, #80]	@ (8007960 <TIM_OC5_SetConfig+0xd0>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d109      	bne.n	8007926 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007912:	697b      	ldr	r3, [r7, #20]
 8007914:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007918:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	695b      	ldr	r3, [r3, #20]
 800791e:	021b      	lsls	r3, r3, #8
 8007920:	697a      	ldr	r2, [r7, #20]
 8007922:	4313      	orrs	r3, r2
 8007924:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	697a      	ldr	r2, [r7, #20]
 800792a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	68fa      	ldr	r2, [r7, #12]
 8007930:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	685a      	ldr	r2, [r3, #4]
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	693a      	ldr	r2, [r7, #16]
 800793e:	621a      	str	r2, [r3, #32]
}
 8007940:	bf00      	nop
 8007942:	371c      	adds	r7, #28
 8007944:	46bd      	mov	sp, r7
 8007946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794a:	4770      	bx	lr
 800794c:	40012c00 	.word	0x40012c00
 8007950:	40013400 	.word	0x40013400
 8007954:	40014000 	.word	0x40014000
 8007958:	40014400 	.word	0x40014400
 800795c:	40014800 	.word	0x40014800
 8007960:	40015000 	.word	0x40015000

08007964 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007964:	b480      	push	{r7}
 8007966:	b087      	sub	sp, #28
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
 800796c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6a1b      	ldr	r3, [r3, #32]
 8007972:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	6a1b      	ldr	r3, [r3, #32]
 8007978:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800798a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007992:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007996:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	021b      	lsls	r3, r3, #8
 800799e:	68fa      	ldr	r2, [r7, #12]
 80079a0:	4313      	orrs	r3, r2
 80079a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80079a4:	693b      	ldr	r3, [r7, #16]
 80079a6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80079aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	689b      	ldr	r3, [r3, #8]
 80079b0:	051b      	lsls	r3, r3, #20
 80079b2:	693a      	ldr	r2, [r7, #16]
 80079b4:	4313      	orrs	r3, r2
 80079b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	4a1a      	ldr	r2, [pc, #104]	@ (8007a24 <TIM_OC6_SetConfig+0xc0>)
 80079bc:	4293      	cmp	r3, r2
 80079be:	d013      	beq.n	80079e8 <TIM_OC6_SetConfig+0x84>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	4a19      	ldr	r2, [pc, #100]	@ (8007a28 <TIM_OC6_SetConfig+0xc4>)
 80079c4:	4293      	cmp	r3, r2
 80079c6:	d00f      	beq.n	80079e8 <TIM_OC6_SetConfig+0x84>
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	4a18      	ldr	r2, [pc, #96]	@ (8007a2c <TIM_OC6_SetConfig+0xc8>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d00b      	beq.n	80079e8 <TIM_OC6_SetConfig+0x84>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	4a17      	ldr	r2, [pc, #92]	@ (8007a30 <TIM_OC6_SetConfig+0xcc>)
 80079d4:	4293      	cmp	r3, r2
 80079d6:	d007      	beq.n	80079e8 <TIM_OC6_SetConfig+0x84>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	4a16      	ldr	r2, [pc, #88]	@ (8007a34 <TIM_OC6_SetConfig+0xd0>)
 80079dc:	4293      	cmp	r3, r2
 80079de:	d003      	beq.n	80079e8 <TIM_OC6_SetConfig+0x84>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	4a15      	ldr	r2, [pc, #84]	@ (8007a38 <TIM_OC6_SetConfig+0xd4>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d109      	bne.n	80079fc <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80079ee:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	695b      	ldr	r3, [r3, #20]
 80079f4:	029b      	lsls	r3, r3, #10
 80079f6:	697a      	ldr	r2, [r7, #20]
 80079f8:	4313      	orrs	r3, r2
 80079fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	697a      	ldr	r2, [r7, #20]
 8007a00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	68fa      	ldr	r2, [r7, #12]
 8007a06:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	685a      	ldr	r2, [r3, #4]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	693a      	ldr	r2, [r7, #16]
 8007a14:	621a      	str	r2, [r3, #32]
}
 8007a16:	bf00      	nop
 8007a18:	371c      	adds	r7, #28
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a20:	4770      	bx	lr
 8007a22:	bf00      	nop
 8007a24:	40012c00 	.word	0x40012c00
 8007a28:	40013400 	.word	0x40013400
 8007a2c:	40014000 	.word	0x40014000
 8007a30:	40014400 	.word	0x40014400
 8007a34:	40014800 	.word	0x40014800
 8007a38:	40015000 	.word	0x40015000

08007a3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	b087      	sub	sp, #28
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	60f8      	str	r0, [r7, #12]
 8007a44:	60b9      	str	r1, [r7, #8]
 8007a46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	6a1b      	ldr	r3, [r3, #32]
 8007a4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	6a1b      	ldr	r3, [r3, #32]
 8007a52:	f023 0201 	bic.w	r2, r3, #1
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	699b      	ldr	r3, [r3, #24]
 8007a5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007a60:	693b      	ldr	r3, [r7, #16]
 8007a62:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007a66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	011b      	lsls	r3, r3, #4
 8007a6c:	693a      	ldr	r2, [r7, #16]
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007a72:	697b      	ldr	r3, [r7, #20]
 8007a74:	f023 030a 	bic.w	r3, r3, #10
 8007a78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007a7a:	697a      	ldr	r2, [r7, #20]
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	693a      	ldr	r2, [r7, #16]
 8007a86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	697a      	ldr	r2, [r7, #20]
 8007a8c:	621a      	str	r2, [r3, #32]
}
 8007a8e:	bf00      	nop
 8007a90:	371c      	adds	r7, #28
 8007a92:	46bd      	mov	sp, r7
 8007a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a98:	4770      	bx	lr

08007a9a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a9a:	b480      	push	{r7}
 8007a9c:	b087      	sub	sp, #28
 8007a9e:	af00      	add	r7, sp, #0
 8007aa0:	60f8      	str	r0, [r7, #12]
 8007aa2:	60b9      	str	r1, [r7, #8]
 8007aa4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	6a1b      	ldr	r3, [r3, #32]
 8007aaa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	6a1b      	ldr	r3, [r3, #32]
 8007ab0:	f023 0210 	bic.w	r2, r3, #16
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	699b      	ldr	r3, [r3, #24]
 8007abc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007abe:	693b      	ldr	r3, [r7, #16]
 8007ac0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007ac4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	031b      	lsls	r3, r3, #12
 8007aca:	693a      	ldr	r2, [r7, #16]
 8007acc:	4313      	orrs	r3, r2
 8007ace:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007ad0:	697b      	ldr	r3, [r7, #20]
 8007ad2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007ad6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	011b      	lsls	r3, r3, #4
 8007adc:	697a      	ldr	r2, [r7, #20]
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	693a      	ldr	r2, [r7, #16]
 8007ae6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	697a      	ldr	r2, [r7, #20]
 8007aec:	621a      	str	r2, [r3, #32]
}
 8007aee:	bf00      	nop
 8007af0:	371c      	adds	r7, #28
 8007af2:	46bd      	mov	sp, r7
 8007af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af8:	4770      	bx	lr

08007afa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007afa:	b480      	push	{r7}
 8007afc:	b085      	sub	sp, #20
 8007afe:	af00      	add	r7, sp, #0
 8007b00:	6078      	str	r0, [r7, #4]
 8007b02:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	689b      	ldr	r3, [r3, #8]
 8007b08:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b10:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007b12:	683a      	ldr	r2, [r7, #0]
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	4313      	orrs	r3, r2
 8007b18:	f043 0307 	orr.w	r3, r3, #7
 8007b1c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	68fa      	ldr	r2, [r7, #12]
 8007b22:	609a      	str	r2, [r3, #8]
}
 8007b24:	bf00      	nop
 8007b26:	3714      	adds	r7, #20
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2e:	4770      	bx	lr

08007b30 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b087      	sub	sp, #28
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	60f8      	str	r0, [r7, #12]
 8007b38:	60b9      	str	r1, [r7, #8]
 8007b3a:	607a      	str	r2, [r7, #4]
 8007b3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	689b      	ldr	r3, [r3, #8]
 8007b42:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b44:	697b      	ldr	r3, [r7, #20]
 8007b46:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007b4a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	021a      	lsls	r2, r3, #8
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	431a      	orrs	r2, r3
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	4313      	orrs	r3, r2
 8007b58:	697a      	ldr	r2, [r7, #20]
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	697a      	ldr	r2, [r7, #20]
 8007b62:	609a      	str	r2, [r3, #8]
}
 8007b64:	bf00      	nop
 8007b66:	371c      	adds	r7, #28
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6e:	4770      	bx	lr

08007b70 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007b70:	b480      	push	{r7}
 8007b72:	b087      	sub	sp, #28
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	60f8      	str	r0, [r7, #12]
 8007b78:	60b9      	str	r1, [r7, #8]
 8007b7a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	f003 031f 	and.w	r3, r3, #31
 8007b82:	2201      	movs	r2, #1
 8007b84:	fa02 f303 	lsl.w	r3, r2, r3
 8007b88:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	6a1a      	ldr	r2, [r3, #32]
 8007b8e:	697b      	ldr	r3, [r7, #20]
 8007b90:	43db      	mvns	r3, r3
 8007b92:	401a      	ands	r2, r3
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	6a1a      	ldr	r2, [r3, #32]
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	f003 031f 	and.w	r3, r3, #31
 8007ba2:	6879      	ldr	r1, [r7, #4]
 8007ba4:	fa01 f303 	lsl.w	r3, r1, r3
 8007ba8:	431a      	orrs	r2, r3
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	621a      	str	r2, [r3, #32]
}
 8007bae:	bf00      	nop
 8007bb0:	371c      	adds	r7, #28
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb8:	4770      	bx	lr
	...

08007bbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b085      	sub	sp, #20
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
 8007bc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007bcc:	2b01      	cmp	r3, #1
 8007bce:	d101      	bne.n	8007bd4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007bd0:	2302      	movs	r3, #2
 8007bd2:	e06d      	b.n	8007cb0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2201      	movs	r2, #1
 8007bd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2202      	movs	r2, #2
 8007be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	685b      	ldr	r3, [r3, #4]
 8007bea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	689b      	ldr	r3, [r3, #8]
 8007bf2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	4a30      	ldr	r2, [pc, #192]	@ (8007cbc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d009      	beq.n	8007c12 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	4a2f      	ldr	r2, [pc, #188]	@ (8007cc0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d004      	beq.n	8007c12 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	4a2d      	ldr	r2, [pc, #180]	@ (8007cc4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d108      	bne.n	8007c24 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007c18:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	685b      	ldr	r3, [r3, #4]
 8007c1e:	68fa      	ldr	r2, [r7, #12]
 8007c20:	4313      	orrs	r3, r2
 8007c22:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	68fa      	ldr	r2, [r7, #12]
 8007c32:	4313      	orrs	r3, r2
 8007c34:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	68fa      	ldr	r2, [r7, #12]
 8007c3c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	4a1e      	ldr	r2, [pc, #120]	@ (8007cbc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d01d      	beq.n	8007c84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c50:	d018      	beq.n	8007c84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	4a1c      	ldr	r2, [pc, #112]	@ (8007cc8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d013      	beq.n	8007c84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	4a1a      	ldr	r2, [pc, #104]	@ (8007ccc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007c62:	4293      	cmp	r3, r2
 8007c64:	d00e      	beq.n	8007c84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	4a15      	ldr	r2, [pc, #84]	@ (8007cc0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d009      	beq.n	8007c84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	4a16      	ldr	r2, [pc, #88]	@ (8007cd0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d004      	beq.n	8007c84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	4a11      	ldr	r2, [pc, #68]	@ (8007cc4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007c80:	4293      	cmp	r3, r2
 8007c82:	d10c      	bne.n	8007c9e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c8a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	68ba      	ldr	r2, [r7, #8]
 8007c92:	4313      	orrs	r3, r2
 8007c94:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	68ba      	ldr	r2, [r7, #8]
 8007c9c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2201      	movs	r2, #1
 8007ca2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007cae:	2300      	movs	r3, #0
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	3714      	adds	r7, #20
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cba:	4770      	bx	lr
 8007cbc:	40012c00 	.word	0x40012c00
 8007cc0:	40013400 	.word	0x40013400
 8007cc4:	40015000 	.word	0x40015000
 8007cc8:	40000400 	.word	0x40000400
 8007ccc:	40000800 	.word	0x40000800
 8007cd0:	40014000 	.word	0x40014000

08007cd4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	b085      	sub	sp, #20
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
 8007cdc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007cde:	2300      	movs	r3, #0
 8007ce0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d101      	bne.n	8007cf0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007cec:	2302      	movs	r3, #2
 8007cee:	e06a      	b.n	8007dc6 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	68db      	ldr	r3, [r3, #12]
 8007d02:	4313      	orrs	r3, r2
 8007d04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	689b      	ldr	r3, [r3, #8]
 8007d10:	4313      	orrs	r3, r2
 8007d12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	4313      	orrs	r3, r2
 8007d20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	4313      	orrs	r3, r2
 8007d2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	691b      	ldr	r3, [r3, #16]
 8007d3a:	4313      	orrs	r3, r2
 8007d3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	695b      	ldr	r3, [r3, #20]
 8007d48:	4313      	orrs	r3, r2
 8007d4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d56:	4313      	orrs	r3, r2
 8007d58:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	699b      	ldr	r3, [r3, #24]
 8007d64:	041b      	lsls	r3, r3, #16
 8007d66:	4313      	orrs	r3, r2
 8007d68:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	4a19      	ldr	r2, [pc, #100]	@ (8007dd4 <HAL_TIMEx_ConfigBreakDeadTime+0x100>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d009      	beq.n	8007d88 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	4a17      	ldr	r2, [pc, #92]	@ (8007dd8 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d004      	beq.n	8007d88 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	4a16      	ldr	r2, [pc, #88]	@ (8007ddc <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d115      	bne.n	8007db4 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d92:	051b      	lsls	r3, r3, #20
 8007d94:	4313      	orrs	r3, r2
 8007d96:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	69db      	ldr	r3, [r3, #28]
 8007da2:	4313      	orrs	r3, r2
 8007da4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	6a1b      	ldr	r3, [r3, #32]
 8007db0:	4313      	orrs	r3, r2
 8007db2:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	68fa      	ldr	r2, [r7, #12]
 8007dba:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007dc4:	2300      	movs	r3, #0
}
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	3714      	adds	r7, #20
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd0:	4770      	bx	lr
 8007dd2:	bf00      	nop
 8007dd4:	40012c00 	.word	0x40012c00
 8007dd8:	40013400 	.word	0x40013400
 8007ddc:	40015000 	.word	0x40015000

08007de0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007de0:	b480      	push	{r7}
 8007de2:	b083      	sub	sp, #12
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007de8:	bf00      	nop
 8007dea:	370c      	adds	r7, #12
 8007dec:	46bd      	mov	sp, r7
 8007dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df2:	4770      	bx	lr

08007df4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007df4:	b480      	push	{r7}
 8007df6:	b083      	sub	sp, #12
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007dfc:	bf00      	nop
 8007dfe:	370c      	adds	r7, #12
 8007e00:	46bd      	mov	sp, r7
 8007e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e06:	4770      	bx	lr

08007e08 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b083      	sub	sp, #12
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007e10:	bf00      	nop
 8007e12:	370c      	adds	r7, #12
 8007e14:	46bd      	mov	sp, r7
 8007e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1a:	4770      	bx	lr

08007e1c <sniprintf>:
 8007e1c:	b40c      	push	{r2, r3}
 8007e1e:	b530      	push	{r4, r5, lr}
 8007e20:	4b18      	ldr	r3, [pc, #96]	@ (8007e84 <sniprintf+0x68>)
 8007e22:	1e0c      	subs	r4, r1, #0
 8007e24:	681d      	ldr	r5, [r3, #0]
 8007e26:	b09d      	sub	sp, #116	@ 0x74
 8007e28:	da08      	bge.n	8007e3c <sniprintf+0x20>
 8007e2a:	238b      	movs	r3, #139	@ 0x8b
 8007e2c:	602b      	str	r3, [r5, #0]
 8007e2e:	f04f 30ff 	mov.w	r0, #4294967295
 8007e32:	b01d      	add	sp, #116	@ 0x74
 8007e34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007e38:	b002      	add	sp, #8
 8007e3a:	4770      	bx	lr
 8007e3c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007e40:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007e44:	f04f 0300 	mov.w	r3, #0
 8007e48:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007e4a:	bf14      	ite	ne
 8007e4c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007e50:	4623      	moveq	r3, r4
 8007e52:	9304      	str	r3, [sp, #16]
 8007e54:	9307      	str	r3, [sp, #28]
 8007e56:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007e5a:	9002      	str	r0, [sp, #8]
 8007e5c:	9006      	str	r0, [sp, #24]
 8007e5e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007e62:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007e64:	ab21      	add	r3, sp, #132	@ 0x84
 8007e66:	a902      	add	r1, sp, #8
 8007e68:	4628      	mov	r0, r5
 8007e6a:	9301      	str	r3, [sp, #4]
 8007e6c:	f000 f9c4 	bl	80081f8 <_svfiprintf_r>
 8007e70:	1c43      	adds	r3, r0, #1
 8007e72:	bfbc      	itt	lt
 8007e74:	238b      	movlt	r3, #139	@ 0x8b
 8007e76:	602b      	strlt	r3, [r5, #0]
 8007e78:	2c00      	cmp	r4, #0
 8007e7a:	d0da      	beq.n	8007e32 <sniprintf+0x16>
 8007e7c:	9b02      	ldr	r3, [sp, #8]
 8007e7e:	2200      	movs	r2, #0
 8007e80:	701a      	strb	r2, [r3, #0]
 8007e82:	e7d6      	b.n	8007e32 <sniprintf+0x16>
 8007e84:	20000024 	.word	0x20000024

08007e88 <siprintf>:
 8007e88:	b40e      	push	{r1, r2, r3}
 8007e8a:	b510      	push	{r4, lr}
 8007e8c:	b09d      	sub	sp, #116	@ 0x74
 8007e8e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007e90:	9002      	str	r0, [sp, #8]
 8007e92:	9006      	str	r0, [sp, #24]
 8007e94:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007e98:	480a      	ldr	r0, [pc, #40]	@ (8007ec4 <siprintf+0x3c>)
 8007e9a:	9107      	str	r1, [sp, #28]
 8007e9c:	9104      	str	r1, [sp, #16]
 8007e9e:	490a      	ldr	r1, [pc, #40]	@ (8007ec8 <siprintf+0x40>)
 8007ea0:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ea4:	9105      	str	r1, [sp, #20]
 8007ea6:	2400      	movs	r4, #0
 8007ea8:	a902      	add	r1, sp, #8
 8007eaa:	6800      	ldr	r0, [r0, #0]
 8007eac:	9301      	str	r3, [sp, #4]
 8007eae:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007eb0:	f000 f9a2 	bl	80081f8 <_svfiprintf_r>
 8007eb4:	9b02      	ldr	r3, [sp, #8]
 8007eb6:	701c      	strb	r4, [r3, #0]
 8007eb8:	b01d      	add	sp, #116	@ 0x74
 8007eba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ebe:	b003      	add	sp, #12
 8007ec0:	4770      	bx	lr
 8007ec2:	bf00      	nop
 8007ec4:	20000024 	.word	0x20000024
 8007ec8:	ffff0208 	.word	0xffff0208

08007ecc <memset>:
 8007ecc:	4402      	add	r2, r0
 8007ece:	4603      	mov	r3, r0
 8007ed0:	4293      	cmp	r3, r2
 8007ed2:	d100      	bne.n	8007ed6 <memset+0xa>
 8007ed4:	4770      	bx	lr
 8007ed6:	f803 1b01 	strb.w	r1, [r3], #1
 8007eda:	e7f9      	b.n	8007ed0 <memset+0x4>

08007edc <__errno>:
 8007edc:	4b01      	ldr	r3, [pc, #4]	@ (8007ee4 <__errno+0x8>)
 8007ede:	6818      	ldr	r0, [r3, #0]
 8007ee0:	4770      	bx	lr
 8007ee2:	bf00      	nop
 8007ee4:	20000024 	.word	0x20000024

08007ee8 <__libc_init_array>:
 8007ee8:	b570      	push	{r4, r5, r6, lr}
 8007eea:	4d0d      	ldr	r5, [pc, #52]	@ (8007f20 <__libc_init_array+0x38>)
 8007eec:	4c0d      	ldr	r4, [pc, #52]	@ (8007f24 <__libc_init_array+0x3c>)
 8007eee:	1b64      	subs	r4, r4, r5
 8007ef0:	10a4      	asrs	r4, r4, #2
 8007ef2:	2600      	movs	r6, #0
 8007ef4:	42a6      	cmp	r6, r4
 8007ef6:	d109      	bne.n	8007f0c <__libc_init_array+0x24>
 8007ef8:	4d0b      	ldr	r5, [pc, #44]	@ (8007f28 <__libc_init_array+0x40>)
 8007efa:	4c0c      	ldr	r4, [pc, #48]	@ (8007f2c <__libc_init_array+0x44>)
 8007efc:	f000 fc64 	bl	80087c8 <_init>
 8007f00:	1b64      	subs	r4, r4, r5
 8007f02:	10a4      	asrs	r4, r4, #2
 8007f04:	2600      	movs	r6, #0
 8007f06:	42a6      	cmp	r6, r4
 8007f08:	d105      	bne.n	8007f16 <__libc_init_array+0x2e>
 8007f0a:	bd70      	pop	{r4, r5, r6, pc}
 8007f0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f10:	4798      	blx	r3
 8007f12:	3601      	adds	r6, #1
 8007f14:	e7ee      	b.n	8007ef4 <__libc_init_array+0xc>
 8007f16:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f1a:	4798      	blx	r3
 8007f1c:	3601      	adds	r6, #1
 8007f1e:	e7f2      	b.n	8007f06 <__libc_init_array+0x1e>
 8007f20:	080089e8 	.word	0x080089e8
 8007f24:	080089e8 	.word	0x080089e8
 8007f28:	080089e8 	.word	0x080089e8
 8007f2c:	080089ec 	.word	0x080089ec

08007f30 <__retarget_lock_acquire_recursive>:
 8007f30:	4770      	bx	lr

08007f32 <__retarget_lock_release_recursive>:
 8007f32:	4770      	bx	lr

08007f34 <memcpy>:
 8007f34:	440a      	add	r2, r1
 8007f36:	4291      	cmp	r1, r2
 8007f38:	f100 33ff 	add.w	r3, r0, #4294967295
 8007f3c:	d100      	bne.n	8007f40 <memcpy+0xc>
 8007f3e:	4770      	bx	lr
 8007f40:	b510      	push	{r4, lr}
 8007f42:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f46:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f4a:	4291      	cmp	r1, r2
 8007f4c:	d1f9      	bne.n	8007f42 <memcpy+0xe>
 8007f4e:	bd10      	pop	{r4, pc}

08007f50 <_free_r>:
 8007f50:	b538      	push	{r3, r4, r5, lr}
 8007f52:	4605      	mov	r5, r0
 8007f54:	2900      	cmp	r1, #0
 8007f56:	d041      	beq.n	8007fdc <_free_r+0x8c>
 8007f58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f5c:	1f0c      	subs	r4, r1, #4
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	bfb8      	it	lt
 8007f62:	18e4      	addlt	r4, r4, r3
 8007f64:	f000 f8e0 	bl	8008128 <__malloc_lock>
 8007f68:	4a1d      	ldr	r2, [pc, #116]	@ (8007fe0 <_free_r+0x90>)
 8007f6a:	6813      	ldr	r3, [r2, #0]
 8007f6c:	b933      	cbnz	r3, 8007f7c <_free_r+0x2c>
 8007f6e:	6063      	str	r3, [r4, #4]
 8007f70:	6014      	str	r4, [r2, #0]
 8007f72:	4628      	mov	r0, r5
 8007f74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f78:	f000 b8dc 	b.w	8008134 <__malloc_unlock>
 8007f7c:	42a3      	cmp	r3, r4
 8007f7e:	d908      	bls.n	8007f92 <_free_r+0x42>
 8007f80:	6820      	ldr	r0, [r4, #0]
 8007f82:	1821      	adds	r1, r4, r0
 8007f84:	428b      	cmp	r3, r1
 8007f86:	bf01      	itttt	eq
 8007f88:	6819      	ldreq	r1, [r3, #0]
 8007f8a:	685b      	ldreq	r3, [r3, #4]
 8007f8c:	1809      	addeq	r1, r1, r0
 8007f8e:	6021      	streq	r1, [r4, #0]
 8007f90:	e7ed      	b.n	8007f6e <_free_r+0x1e>
 8007f92:	461a      	mov	r2, r3
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	b10b      	cbz	r3, 8007f9c <_free_r+0x4c>
 8007f98:	42a3      	cmp	r3, r4
 8007f9a:	d9fa      	bls.n	8007f92 <_free_r+0x42>
 8007f9c:	6811      	ldr	r1, [r2, #0]
 8007f9e:	1850      	adds	r0, r2, r1
 8007fa0:	42a0      	cmp	r0, r4
 8007fa2:	d10b      	bne.n	8007fbc <_free_r+0x6c>
 8007fa4:	6820      	ldr	r0, [r4, #0]
 8007fa6:	4401      	add	r1, r0
 8007fa8:	1850      	adds	r0, r2, r1
 8007faa:	4283      	cmp	r3, r0
 8007fac:	6011      	str	r1, [r2, #0]
 8007fae:	d1e0      	bne.n	8007f72 <_free_r+0x22>
 8007fb0:	6818      	ldr	r0, [r3, #0]
 8007fb2:	685b      	ldr	r3, [r3, #4]
 8007fb4:	6053      	str	r3, [r2, #4]
 8007fb6:	4408      	add	r0, r1
 8007fb8:	6010      	str	r0, [r2, #0]
 8007fba:	e7da      	b.n	8007f72 <_free_r+0x22>
 8007fbc:	d902      	bls.n	8007fc4 <_free_r+0x74>
 8007fbe:	230c      	movs	r3, #12
 8007fc0:	602b      	str	r3, [r5, #0]
 8007fc2:	e7d6      	b.n	8007f72 <_free_r+0x22>
 8007fc4:	6820      	ldr	r0, [r4, #0]
 8007fc6:	1821      	adds	r1, r4, r0
 8007fc8:	428b      	cmp	r3, r1
 8007fca:	bf04      	itt	eq
 8007fcc:	6819      	ldreq	r1, [r3, #0]
 8007fce:	685b      	ldreq	r3, [r3, #4]
 8007fd0:	6063      	str	r3, [r4, #4]
 8007fd2:	bf04      	itt	eq
 8007fd4:	1809      	addeq	r1, r1, r0
 8007fd6:	6021      	streq	r1, [r4, #0]
 8007fd8:	6054      	str	r4, [r2, #4]
 8007fda:	e7ca      	b.n	8007f72 <_free_r+0x22>
 8007fdc:	bd38      	pop	{r3, r4, r5, pc}
 8007fde:	bf00      	nop
 8007fe0:	20000400 	.word	0x20000400

08007fe4 <sbrk_aligned>:
 8007fe4:	b570      	push	{r4, r5, r6, lr}
 8007fe6:	4e0f      	ldr	r6, [pc, #60]	@ (8008024 <sbrk_aligned+0x40>)
 8007fe8:	460c      	mov	r4, r1
 8007fea:	6831      	ldr	r1, [r6, #0]
 8007fec:	4605      	mov	r5, r0
 8007fee:	b911      	cbnz	r1, 8007ff6 <sbrk_aligned+0x12>
 8007ff0:	f000 fba4 	bl	800873c <_sbrk_r>
 8007ff4:	6030      	str	r0, [r6, #0]
 8007ff6:	4621      	mov	r1, r4
 8007ff8:	4628      	mov	r0, r5
 8007ffa:	f000 fb9f 	bl	800873c <_sbrk_r>
 8007ffe:	1c43      	adds	r3, r0, #1
 8008000:	d103      	bne.n	800800a <sbrk_aligned+0x26>
 8008002:	f04f 34ff 	mov.w	r4, #4294967295
 8008006:	4620      	mov	r0, r4
 8008008:	bd70      	pop	{r4, r5, r6, pc}
 800800a:	1cc4      	adds	r4, r0, #3
 800800c:	f024 0403 	bic.w	r4, r4, #3
 8008010:	42a0      	cmp	r0, r4
 8008012:	d0f8      	beq.n	8008006 <sbrk_aligned+0x22>
 8008014:	1a21      	subs	r1, r4, r0
 8008016:	4628      	mov	r0, r5
 8008018:	f000 fb90 	bl	800873c <_sbrk_r>
 800801c:	3001      	adds	r0, #1
 800801e:	d1f2      	bne.n	8008006 <sbrk_aligned+0x22>
 8008020:	e7ef      	b.n	8008002 <sbrk_aligned+0x1e>
 8008022:	bf00      	nop
 8008024:	200003fc 	.word	0x200003fc

08008028 <_malloc_r>:
 8008028:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800802c:	1ccd      	adds	r5, r1, #3
 800802e:	f025 0503 	bic.w	r5, r5, #3
 8008032:	3508      	adds	r5, #8
 8008034:	2d0c      	cmp	r5, #12
 8008036:	bf38      	it	cc
 8008038:	250c      	movcc	r5, #12
 800803a:	2d00      	cmp	r5, #0
 800803c:	4606      	mov	r6, r0
 800803e:	db01      	blt.n	8008044 <_malloc_r+0x1c>
 8008040:	42a9      	cmp	r1, r5
 8008042:	d904      	bls.n	800804e <_malloc_r+0x26>
 8008044:	230c      	movs	r3, #12
 8008046:	6033      	str	r3, [r6, #0]
 8008048:	2000      	movs	r0, #0
 800804a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800804e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008124 <_malloc_r+0xfc>
 8008052:	f000 f869 	bl	8008128 <__malloc_lock>
 8008056:	f8d8 3000 	ldr.w	r3, [r8]
 800805a:	461c      	mov	r4, r3
 800805c:	bb44      	cbnz	r4, 80080b0 <_malloc_r+0x88>
 800805e:	4629      	mov	r1, r5
 8008060:	4630      	mov	r0, r6
 8008062:	f7ff ffbf 	bl	8007fe4 <sbrk_aligned>
 8008066:	1c43      	adds	r3, r0, #1
 8008068:	4604      	mov	r4, r0
 800806a:	d158      	bne.n	800811e <_malloc_r+0xf6>
 800806c:	f8d8 4000 	ldr.w	r4, [r8]
 8008070:	4627      	mov	r7, r4
 8008072:	2f00      	cmp	r7, #0
 8008074:	d143      	bne.n	80080fe <_malloc_r+0xd6>
 8008076:	2c00      	cmp	r4, #0
 8008078:	d04b      	beq.n	8008112 <_malloc_r+0xea>
 800807a:	6823      	ldr	r3, [r4, #0]
 800807c:	4639      	mov	r1, r7
 800807e:	4630      	mov	r0, r6
 8008080:	eb04 0903 	add.w	r9, r4, r3
 8008084:	f000 fb5a 	bl	800873c <_sbrk_r>
 8008088:	4581      	cmp	r9, r0
 800808a:	d142      	bne.n	8008112 <_malloc_r+0xea>
 800808c:	6821      	ldr	r1, [r4, #0]
 800808e:	1a6d      	subs	r5, r5, r1
 8008090:	4629      	mov	r1, r5
 8008092:	4630      	mov	r0, r6
 8008094:	f7ff ffa6 	bl	8007fe4 <sbrk_aligned>
 8008098:	3001      	adds	r0, #1
 800809a:	d03a      	beq.n	8008112 <_malloc_r+0xea>
 800809c:	6823      	ldr	r3, [r4, #0]
 800809e:	442b      	add	r3, r5
 80080a0:	6023      	str	r3, [r4, #0]
 80080a2:	f8d8 3000 	ldr.w	r3, [r8]
 80080a6:	685a      	ldr	r2, [r3, #4]
 80080a8:	bb62      	cbnz	r2, 8008104 <_malloc_r+0xdc>
 80080aa:	f8c8 7000 	str.w	r7, [r8]
 80080ae:	e00f      	b.n	80080d0 <_malloc_r+0xa8>
 80080b0:	6822      	ldr	r2, [r4, #0]
 80080b2:	1b52      	subs	r2, r2, r5
 80080b4:	d420      	bmi.n	80080f8 <_malloc_r+0xd0>
 80080b6:	2a0b      	cmp	r2, #11
 80080b8:	d917      	bls.n	80080ea <_malloc_r+0xc2>
 80080ba:	1961      	adds	r1, r4, r5
 80080bc:	42a3      	cmp	r3, r4
 80080be:	6025      	str	r5, [r4, #0]
 80080c0:	bf18      	it	ne
 80080c2:	6059      	strne	r1, [r3, #4]
 80080c4:	6863      	ldr	r3, [r4, #4]
 80080c6:	bf08      	it	eq
 80080c8:	f8c8 1000 	streq.w	r1, [r8]
 80080cc:	5162      	str	r2, [r4, r5]
 80080ce:	604b      	str	r3, [r1, #4]
 80080d0:	4630      	mov	r0, r6
 80080d2:	f000 f82f 	bl	8008134 <__malloc_unlock>
 80080d6:	f104 000b 	add.w	r0, r4, #11
 80080da:	1d23      	adds	r3, r4, #4
 80080dc:	f020 0007 	bic.w	r0, r0, #7
 80080e0:	1ac2      	subs	r2, r0, r3
 80080e2:	bf1c      	itt	ne
 80080e4:	1a1b      	subne	r3, r3, r0
 80080e6:	50a3      	strne	r3, [r4, r2]
 80080e8:	e7af      	b.n	800804a <_malloc_r+0x22>
 80080ea:	6862      	ldr	r2, [r4, #4]
 80080ec:	42a3      	cmp	r3, r4
 80080ee:	bf0c      	ite	eq
 80080f0:	f8c8 2000 	streq.w	r2, [r8]
 80080f4:	605a      	strne	r2, [r3, #4]
 80080f6:	e7eb      	b.n	80080d0 <_malloc_r+0xa8>
 80080f8:	4623      	mov	r3, r4
 80080fa:	6864      	ldr	r4, [r4, #4]
 80080fc:	e7ae      	b.n	800805c <_malloc_r+0x34>
 80080fe:	463c      	mov	r4, r7
 8008100:	687f      	ldr	r7, [r7, #4]
 8008102:	e7b6      	b.n	8008072 <_malloc_r+0x4a>
 8008104:	461a      	mov	r2, r3
 8008106:	685b      	ldr	r3, [r3, #4]
 8008108:	42a3      	cmp	r3, r4
 800810a:	d1fb      	bne.n	8008104 <_malloc_r+0xdc>
 800810c:	2300      	movs	r3, #0
 800810e:	6053      	str	r3, [r2, #4]
 8008110:	e7de      	b.n	80080d0 <_malloc_r+0xa8>
 8008112:	230c      	movs	r3, #12
 8008114:	6033      	str	r3, [r6, #0]
 8008116:	4630      	mov	r0, r6
 8008118:	f000 f80c 	bl	8008134 <__malloc_unlock>
 800811c:	e794      	b.n	8008048 <_malloc_r+0x20>
 800811e:	6005      	str	r5, [r0, #0]
 8008120:	e7d6      	b.n	80080d0 <_malloc_r+0xa8>
 8008122:	bf00      	nop
 8008124:	20000400 	.word	0x20000400

08008128 <__malloc_lock>:
 8008128:	4801      	ldr	r0, [pc, #4]	@ (8008130 <__malloc_lock+0x8>)
 800812a:	f7ff bf01 	b.w	8007f30 <__retarget_lock_acquire_recursive>
 800812e:	bf00      	nop
 8008130:	200003f8 	.word	0x200003f8

08008134 <__malloc_unlock>:
 8008134:	4801      	ldr	r0, [pc, #4]	@ (800813c <__malloc_unlock+0x8>)
 8008136:	f7ff befc 	b.w	8007f32 <__retarget_lock_release_recursive>
 800813a:	bf00      	nop
 800813c:	200003f8 	.word	0x200003f8

08008140 <__ssputs_r>:
 8008140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008144:	688e      	ldr	r6, [r1, #8]
 8008146:	461f      	mov	r7, r3
 8008148:	42be      	cmp	r6, r7
 800814a:	680b      	ldr	r3, [r1, #0]
 800814c:	4682      	mov	sl, r0
 800814e:	460c      	mov	r4, r1
 8008150:	4690      	mov	r8, r2
 8008152:	d82d      	bhi.n	80081b0 <__ssputs_r+0x70>
 8008154:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008158:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800815c:	d026      	beq.n	80081ac <__ssputs_r+0x6c>
 800815e:	6965      	ldr	r5, [r4, #20]
 8008160:	6909      	ldr	r1, [r1, #16]
 8008162:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008166:	eba3 0901 	sub.w	r9, r3, r1
 800816a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800816e:	1c7b      	adds	r3, r7, #1
 8008170:	444b      	add	r3, r9
 8008172:	106d      	asrs	r5, r5, #1
 8008174:	429d      	cmp	r5, r3
 8008176:	bf38      	it	cc
 8008178:	461d      	movcc	r5, r3
 800817a:	0553      	lsls	r3, r2, #21
 800817c:	d527      	bpl.n	80081ce <__ssputs_r+0x8e>
 800817e:	4629      	mov	r1, r5
 8008180:	f7ff ff52 	bl	8008028 <_malloc_r>
 8008184:	4606      	mov	r6, r0
 8008186:	b360      	cbz	r0, 80081e2 <__ssputs_r+0xa2>
 8008188:	6921      	ldr	r1, [r4, #16]
 800818a:	464a      	mov	r2, r9
 800818c:	f7ff fed2 	bl	8007f34 <memcpy>
 8008190:	89a3      	ldrh	r3, [r4, #12]
 8008192:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008196:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800819a:	81a3      	strh	r3, [r4, #12]
 800819c:	6126      	str	r6, [r4, #16]
 800819e:	6165      	str	r5, [r4, #20]
 80081a0:	444e      	add	r6, r9
 80081a2:	eba5 0509 	sub.w	r5, r5, r9
 80081a6:	6026      	str	r6, [r4, #0]
 80081a8:	60a5      	str	r5, [r4, #8]
 80081aa:	463e      	mov	r6, r7
 80081ac:	42be      	cmp	r6, r7
 80081ae:	d900      	bls.n	80081b2 <__ssputs_r+0x72>
 80081b0:	463e      	mov	r6, r7
 80081b2:	6820      	ldr	r0, [r4, #0]
 80081b4:	4632      	mov	r2, r6
 80081b6:	4641      	mov	r1, r8
 80081b8:	f000 faa6 	bl	8008708 <memmove>
 80081bc:	68a3      	ldr	r3, [r4, #8]
 80081be:	1b9b      	subs	r3, r3, r6
 80081c0:	60a3      	str	r3, [r4, #8]
 80081c2:	6823      	ldr	r3, [r4, #0]
 80081c4:	4433      	add	r3, r6
 80081c6:	6023      	str	r3, [r4, #0]
 80081c8:	2000      	movs	r0, #0
 80081ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081ce:	462a      	mov	r2, r5
 80081d0:	f000 fac4 	bl	800875c <_realloc_r>
 80081d4:	4606      	mov	r6, r0
 80081d6:	2800      	cmp	r0, #0
 80081d8:	d1e0      	bne.n	800819c <__ssputs_r+0x5c>
 80081da:	6921      	ldr	r1, [r4, #16]
 80081dc:	4650      	mov	r0, sl
 80081de:	f7ff feb7 	bl	8007f50 <_free_r>
 80081e2:	230c      	movs	r3, #12
 80081e4:	f8ca 3000 	str.w	r3, [sl]
 80081e8:	89a3      	ldrh	r3, [r4, #12]
 80081ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081ee:	81a3      	strh	r3, [r4, #12]
 80081f0:	f04f 30ff 	mov.w	r0, #4294967295
 80081f4:	e7e9      	b.n	80081ca <__ssputs_r+0x8a>
	...

080081f8 <_svfiprintf_r>:
 80081f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081fc:	4698      	mov	r8, r3
 80081fe:	898b      	ldrh	r3, [r1, #12]
 8008200:	061b      	lsls	r3, r3, #24
 8008202:	b09d      	sub	sp, #116	@ 0x74
 8008204:	4607      	mov	r7, r0
 8008206:	460d      	mov	r5, r1
 8008208:	4614      	mov	r4, r2
 800820a:	d510      	bpl.n	800822e <_svfiprintf_r+0x36>
 800820c:	690b      	ldr	r3, [r1, #16]
 800820e:	b973      	cbnz	r3, 800822e <_svfiprintf_r+0x36>
 8008210:	2140      	movs	r1, #64	@ 0x40
 8008212:	f7ff ff09 	bl	8008028 <_malloc_r>
 8008216:	6028      	str	r0, [r5, #0]
 8008218:	6128      	str	r0, [r5, #16]
 800821a:	b930      	cbnz	r0, 800822a <_svfiprintf_r+0x32>
 800821c:	230c      	movs	r3, #12
 800821e:	603b      	str	r3, [r7, #0]
 8008220:	f04f 30ff 	mov.w	r0, #4294967295
 8008224:	b01d      	add	sp, #116	@ 0x74
 8008226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800822a:	2340      	movs	r3, #64	@ 0x40
 800822c:	616b      	str	r3, [r5, #20]
 800822e:	2300      	movs	r3, #0
 8008230:	9309      	str	r3, [sp, #36]	@ 0x24
 8008232:	2320      	movs	r3, #32
 8008234:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008238:	f8cd 800c 	str.w	r8, [sp, #12]
 800823c:	2330      	movs	r3, #48	@ 0x30
 800823e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80083dc <_svfiprintf_r+0x1e4>
 8008242:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008246:	f04f 0901 	mov.w	r9, #1
 800824a:	4623      	mov	r3, r4
 800824c:	469a      	mov	sl, r3
 800824e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008252:	b10a      	cbz	r2, 8008258 <_svfiprintf_r+0x60>
 8008254:	2a25      	cmp	r2, #37	@ 0x25
 8008256:	d1f9      	bne.n	800824c <_svfiprintf_r+0x54>
 8008258:	ebba 0b04 	subs.w	fp, sl, r4
 800825c:	d00b      	beq.n	8008276 <_svfiprintf_r+0x7e>
 800825e:	465b      	mov	r3, fp
 8008260:	4622      	mov	r2, r4
 8008262:	4629      	mov	r1, r5
 8008264:	4638      	mov	r0, r7
 8008266:	f7ff ff6b 	bl	8008140 <__ssputs_r>
 800826a:	3001      	adds	r0, #1
 800826c:	f000 80a7 	beq.w	80083be <_svfiprintf_r+0x1c6>
 8008270:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008272:	445a      	add	r2, fp
 8008274:	9209      	str	r2, [sp, #36]	@ 0x24
 8008276:	f89a 3000 	ldrb.w	r3, [sl]
 800827a:	2b00      	cmp	r3, #0
 800827c:	f000 809f 	beq.w	80083be <_svfiprintf_r+0x1c6>
 8008280:	2300      	movs	r3, #0
 8008282:	f04f 32ff 	mov.w	r2, #4294967295
 8008286:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800828a:	f10a 0a01 	add.w	sl, sl, #1
 800828e:	9304      	str	r3, [sp, #16]
 8008290:	9307      	str	r3, [sp, #28]
 8008292:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008296:	931a      	str	r3, [sp, #104]	@ 0x68
 8008298:	4654      	mov	r4, sl
 800829a:	2205      	movs	r2, #5
 800829c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082a0:	484e      	ldr	r0, [pc, #312]	@ (80083dc <_svfiprintf_r+0x1e4>)
 80082a2:	f7f7 ffb5 	bl	8000210 <memchr>
 80082a6:	9a04      	ldr	r2, [sp, #16]
 80082a8:	b9d8      	cbnz	r0, 80082e2 <_svfiprintf_r+0xea>
 80082aa:	06d0      	lsls	r0, r2, #27
 80082ac:	bf44      	itt	mi
 80082ae:	2320      	movmi	r3, #32
 80082b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80082b4:	0711      	lsls	r1, r2, #28
 80082b6:	bf44      	itt	mi
 80082b8:	232b      	movmi	r3, #43	@ 0x2b
 80082ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80082be:	f89a 3000 	ldrb.w	r3, [sl]
 80082c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80082c4:	d015      	beq.n	80082f2 <_svfiprintf_r+0xfa>
 80082c6:	9a07      	ldr	r2, [sp, #28]
 80082c8:	4654      	mov	r4, sl
 80082ca:	2000      	movs	r0, #0
 80082cc:	f04f 0c0a 	mov.w	ip, #10
 80082d0:	4621      	mov	r1, r4
 80082d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80082d6:	3b30      	subs	r3, #48	@ 0x30
 80082d8:	2b09      	cmp	r3, #9
 80082da:	d94b      	bls.n	8008374 <_svfiprintf_r+0x17c>
 80082dc:	b1b0      	cbz	r0, 800830c <_svfiprintf_r+0x114>
 80082de:	9207      	str	r2, [sp, #28]
 80082e0:	e014      	b.n	800830c <_svfiprintf_r+0x114>
 80082e2:	eba0 0308 	sub.w	r3, r0, r8
 80082e6:	fa09 f303 	lsl.w	r3, r9, r3
 80082ea:	4313      	orrs	r3, r2
 80082ec:	9304      	str	r3, [sp, #16]
 80082ee:	46a2      	mov	sl, r4
 80082f0:	e7d2      	b.n	8008298 <_svfiprintf_r+0xa0>
 80082f2:	9b03      	ldr	r3, [sp, #12]
 80082f4:	1d19      	adds	r1, r3, #4
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	9103      	str	r1, [sp, #12]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	bfbb      	ittet	lt
 80082fe:	425b      	neglt	r3, r3
 8008300:	f042 0202 	orrlt.w	r2, r2, #2
 8008304:	9307      	strge	r3, [sp, #28]
 8008306:	9307      	strlt	r3, [sp, #28]
 8008308:	bfb8      	it	lt
 800830a:	9204      	strlt	r2, [sp, #16]
 800830c:	7823      	ldrb	r3, [r4, #0]
 800830e:	2b2e      	cmp	r3, #46	@ 0x2e
 8008310:	d10a      	bne.n	8008328 <_svfiprintf_r+0x130>
 8008312:	7863      	ldrb	r3, [r4, #1]
 8008314:	2b2a      	cmp	r3, #42	@ 0x2a
 8008316:	d132      	bne.n	800837e <_svfiprintf_r+0x186>
 8008318:	9b03      	ldr	r3, [sp, #12]
 800831a:	1d1a      	adds	r2, r3, #4
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	9203      	str	r2, [sp, #12]
 8008320:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008324:	3402      	adds	r4, #2
 8008326:	9305      	str	r3, [sp, #20]
 8008328:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80083ec <_svfiprintf_r+0x1f4>
 800832c:	7821      	ldrb	r1, [r4, #0]
 800832e:	2203      	movs	r2, #3
 8008330:	4650      	mov	r0, sl
 8008332:	f7f7 ff6d 	bl	8000210 <memchr>
 8008336:	b138      	cbz	r0, 8008348 <_svfiprintf_r+0x150>
 8008338:	9b04      	ldr	r3, [sp, #16]
 800833a:	eba0 000a 	sub.w	r0, r0, sl
 800833e:	2240      	movs	r2, #64	@ 0x40
 8008340:	4082      	lsls	r2, r0
 8008342:	4313      	orrs	r3, r2
 8008344:	3401      	adds	r4, #1
 8008346:	9304      	str	r3, [sp, #16]
 8008348:	f814 1b01 	ldrb.w	r1, [r4], #1
 800834c:	4824      	ldr	r0, [pc, #144]	@ (80083e0 <_svfiprintf_r+0x1e8>)
 800834e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008352:	2206      	movs	r2, #6
 8008354:	f7f7 ff5c 	bl	8000210 <memchr>
 8008358:	2800      	cmp	r0, #0
 800835a:	d036      	beq.n	80083ca <_svfiprintf_r+0x1d2>
 800835c:	4b21      	ldr	r3, [pc, #132]	@ (80083e4 <_svfiprintf_r+0x1ec>)
 800835e:	bb1b      	cbnz	r3, 80083a8 <_svfiprintf_r+0x1b0>
 8008360:	9b03      	ldr	r3, [sp, #12]
 8008362:	3307      	adds	r3, #7
 8008364:	f023 0307 	bic.w	r3, r3, #7
 8008368:	3308      	adds	r3, #8
 800836a:	9303      	str	r3, [sp, #12]
 800836c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800836e:	4433      	add	r3, r6
 8008370:	9309      	str	r3, [sp, #36]	@ 0x24
 8008372:	e76a      	b.n	800824a <_svfiprintf_r+0x52>
 8008374:	fb0c 3202 	mla	r2, ip, r2, r3
 8008378:	460c      	mov	r4, r1
 800837a:	2001      	movs	r0, #1
 800837c:	e7a8      	b.n	80082d0 <_svfiprintf_r+0xd8>
 800837e:	2300      	movs	r3, #0
 8008380:	3401      	adds	r4, #1
 8008382:	9305      	str	r3, [sp, #20]
 8008384:	4619      	mov	r1, r3
 8008386:	f04f 0c0a 	mov.w	ip, #10
 800838a:	4620      	mov	r0, r4
 800838c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008390:	3a30      	subs	r2, #48	@ 0x30
 8008392:	2a09      	cmp	r2, #9
 8008394:	d903      	bls.n	800839e <_svfiprintf_r+0x1a6>
 8008396:	2b00      	cmp	r3, #0
 8008398:	d0c6      	beq.n	8008328 <_svfiprintf_r+0x130>
 800839a:	9105      	str	r1, [sp, #20]
 800839c:	e7c4      	b.n	8008328 <_svfiprintf_r+0x130>
 800839e:	fb0c 2101 	mla	r1, ip, r1, r2
 80083a2:	4604      	mov	r4, r0
 80083a4:	2301      	movs	r3, #1
 80083a6:	e7f0      	b.n	800838a <_svfiprintf_r+0x192>
 80083a8:	ab03      	add	r3, sp, #12
 80083aa:	9300      	str	r3, [sp, #0]
 80083ac:	462a      	mov	r2, r5
 80083ae:	4b0e      	ldr	r3, [pc, #56]	@ (80083e8 <_svfiprintf_r+0x1f0>)
 80083b0:	a904      	add	r1, sp, #16
 80083b2:	4638      	mov	r0, r7
 80083b4:	f3af 8000 	nop.w
 80083b8:	1c42      	adds	r2, r0, #1
 80083ba:	4606      	mov	r6, r0
 80083bc:	d1d6      	bne.n	800836c <_svfiprintf_r+0x174>
 80083be:	89ab      	ldrh	r3, [r5, #12]
 80083c0:	065b      	lsls	r3, r3, #25
 80083c2:	f53f af2d 	bmi.w	8008220 <_svfiprintf_r+0x28>
 80083c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80083c8:	e72c      	b.n	8008224 <_svfiprintf_r+0x2c>
 80083ca:	ab03      	add	r3, sp, #12
 80083cc:	9300      	str	r3, [sp, #0]
 80083ce:	462a      	mov	r2, r5
 80083d0:	4b05      	ldr	r3, [pc, #20]	@ (80083e8 <_svfiprintf_r+0x1f0>)
 80083d2:	a904      	add	r1, sp, #16
 80083d4:	4638      	mov	r0, r7
 80083d6:	f000 f879 	bl	80084cc <_printf_i>
 80083da:	e7ed      	b.n	80083b8 <_svfiprintf_r+0x1c0>
 80083dc:	080089ac 	.word	0x080089ac
 80083e0:	080089b6 	.word	0x080089b6
 80083e4:	00000000 	.word	0x00000000
 80083e8:	08008141 	.word	0x08008141
 80083ec:	080089b2 	.word	0x080089b2

080083f0 <_printf_common>:
 80083f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083f4:	4616      	mov	r6, r2
 80083f6:	4698      	mov	r8, r3
 80083f8:	688a      	ldr	r2, [r1, #8]
 80083fa:	690b      	ldr	r3, [r1, #16]
 80083fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008400:	4293      	cmp	r3, r2
 8008402:	bfb8      	it	lt
 8008404:	4613      	movlt	r3, r2
 8008406:	6033      	str	r3, [r6, #0]
 8008408:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800840c:	4607      	mov	r7, r0
 800840e:	460c      	mov	r4, r1
 8008410:	b10a      	cbz	r2, 8008416 <_printf_common+0x26>
 8008412:	3301      	adds	r3, #1
 8008414:	6033      	str	r3, [r6, #0]
 8008416:	6823      	ldr	r3, [r4, #0]
 8008418:	0699      	lsls	r1, r3, #26
 800841a:	bf42      	ittt	mi
 800841c:	6833      	ldrmi	r3, [r6, #0]
 800841e:	3302      	addmi	r3, #2
 8008420:	6033      	strmi	r3, [r6, #0]
 8008422:	6825      	ldr	r5, [r4, #0]
 8008424:	f015 0506 	ands.w	r5, r5, #6
 8008428:	d106      	bne.n	8008438 <_printf_common+0x48>
 800842a:	f104 0a19 	add.w	sl, r4, #25
 800842e:	68e3      	ldr	r3, [r4, #12]
 8008430:	6832      	ldr	r2, [r6, #0]
 8008432:	1a9b      	subs	r3, r3, r2
 8008434:	42ab      	cmp	r3, r5
 8008436:	dc26      	bgt.n	8008486 <_printf_common+0x96>
 8008438:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800843c:	6822      	ldr	r2, [r4, #0]
 800843e:	3b00      	subs	r3, #0
 8008440:	bf18      	it	ne
 8008442:	2301      	movne	r3, #1
 8008444:	0692      	lsls	r2, r2, #26
 8008446:	d42b      	bmi.n	80084a0 <_printf_common+0xb0>
 8008448:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800844c:	4641      	mov	r1, r8
 800844e:	4638      	mov	r0, r7
 8008450:	47c8      	blx	r9
 8008452:	3001      	adds	r0, #1
 8008454:	d01e      	beq.n	8008494 <_printf_common+0xa4>
 8008456:	6823      	ldr	r3, [r4, #0]
 8008458:	6922      	ldr	r2, [r4, #16]
 800845a:	f003 0306 	and.w	r3, r3, #6
 800845e:	2b04      	cmp	r3, #4
 8008460:	bf02      	ittt	eq
 8008462:	68e5      	ldreq	r5, [r4, #12]
 8008464:	6833      	ldreq	r3, [r6, #0]
 8008466:	1aed      	subeq	r5, r5, r3
 8008468:	68a3      	ldr	r3, [r4, #8]
 800846a:	bf0c      	ite	eq
 800846c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008470:	2500      	movne	r5, #0
 8008472:	4293      	cmp	r3, r2
 8008474:	bfc4      	itt	gt
 8008476:	1a9b      	subgt	r3, r3, r2
 8008478:	18ed      	addgt	r5, r5, r3
 800847a:	2600      	movs	r6, #0
 800847c:	341a      	adds	r4, #26
 800847e:	42b5      	cmp	r5, r6
 8008480:	d11a      	bne.n	80084b8 <_printf_common+0xc8>
 8008482:	2000      	movs	r0, #0
 8008484:	e008      	b.n	8008498 <_printf_common+0xa8>
 8008486:	2301      	movs	r3, #1
 8008488:	4652      	mov	r2, sl
 800848a:	4641      	mov	r1, r8
 800848c:	4638      	mov	r0, r7
 800848e:	47c8      	blx	r9
 8008490:	3001      	adds	r0, #1
 8008492:	d103      	bne.n	800849c <_printf_common+0xac>
 8008494:	f04f 30ff 	mov.w	r0, #4294967295
 8008498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800849c:	3501      	adds	r5, #1
 800849e:	e7c6      	b.n	800842e <_printf_common+0x3e>
 80084a0:	18e1      	adds	r1, r4, r3
 80084a2:	1c5a      	adds	r2, r3, #1
 80084a4:	2030      	movs	r0, #48	@ 0x30
 80084a6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80084aa:	4422      	add	r2, r4
 80084ac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80084b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80084b4:	3302      	adds	r3, #2
 80084b6:	e7c7      	b.n	8008448 <_printf_common+0x58>
 80084b8:	2301      	movs	r3, #1
 80084ba:	4622      	mov	r2, r4
 80084bc:	4641      	mov	r1, r8
 80084be:	4638      	mov	r0, r7
 80084c0:	47c8      	blx	r9
 80084c2:	3001      	adds	r0, #1
 80084c4:	d0e6      	beq.n	8008494 <_printf_common+0xa4>
 80084c6:	3601      	adds	r6, #1
 80084c8:	e7d9      	b.n	800847e <_printf_common+0x8e>
	...

080084cc <_printf_i>:
 80084cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80084d0:	7e0f      	ldrb	r7, [r1, #24]
 80084d2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80084d4:	2f78      	cmp	r7, #120	@ 0x78
 80084d6:	4691      	mov	r9, r2
 80084d8:	4680      	mov	r8, r0
 80084da:	460c      	mov	r4, r1
 80084dc:	469a      	mov	sl, r3
 80084de:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80084e2:	d807      	bhi.n	80084f4 <_printf_i+0x28>
 80084e4:	2f62      	cmp	r7, #98	@ 0x62
 80084e6:	d80a      	bhi.n	80084fe <_printf_i+0x32>
 80084e8:	2f00      	cmp	r7, #0
 80084ea:	f000 80d1 	beq.w	8008690 <_printf_i+0x1c4>
 80084ee:	2f58      	cmp	r7, #88	@ 0x58
 80084f0:	f000 80b8 	beq.w	8008664 <_printf_i+0x198>
 80084f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80084f8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80084fc:	e03a      	b.n	8008574 <_printf_i+0xa8>
 80084fe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008502:	2b15      	cmp	r3, #21
 8008504:	d8f6      	bhi.n	80084f4 <_printf_i+0x28>
 8008506:	a101      	add	r1, pc, #4	@ (adr r1, 800850c <_printf_i+0x40>)
 8008508:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800850c:	08008565 	.word	0x08008565
 8008510:	08008579 	.word	0x08008579
 8008514:	080084f5 	.word	0x080084f5
 8008518:	080084f5 	.word	0x080084f5
 800851c:	080084f5 	.word	0x080084f5
 8008520:	080084f5 	.word	0x080084f5
 8008524:	08008579 	.word	0x08008579
 8008528:	080084f5 	.word	0x080084f5
 800852c:	080084f5 	.word	0x080084f5
 8008530:	080084f5 	.word	0x080084f5
 8008534:	080084f5 	.word	0x080084f5
 8008538:	08008677 	.word	0x08008677
 800853c:	080085a3 	.word	0x080085a3
 8008540:	08008631 	.word	0x08008631
 8008544:	080084f5 	.word	0x080084f5
 8008548:	080084f5 	.word	0x080084f5
 800854c:	08008699 	.word	0x08008699
 8008550:	080084f5 	.word	0x080084f5
 8008554:	080085a3 	.word	0x080085a3
 8008558:	080084f5 	.word	0x080084f5
 800855c:	080084f5 	.word	0x080084f5
 8008560:	08008639 	.word	0x08008639
 8008564:	6833      	ldr	r3, [r6, #0]
 8008566:	1d1a      	adds	r2, r3, #4
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	6032      	str	r2, [r6, #0]
 800856c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008570:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008574:	2301      	movs	r3, #1
 8008576:	e09c      	b.n	80086b2 <_printf_i+0x1e6>
 8008578:	6833      	ldr	r3, [r6, #0]
 800857a:	6820      	ldr	r0, [r4, #0]
 800857c:	1d19      	adds	r1, r3, #4
 800857e:	6031      	str	r1, [r6, #0]
 8008580:	0606      	lsls	r6, r0, #24
 8008582:	d501      	bpl.n	8008588 <_printf_i+0xbc>
 8008584:	681d      	ldr	r5, [r3, #0]
 8008586:	e003      	b.n	8008590 <_printf_i+0xc4>
 8008588:	0645      	lsls	r5, r0, #25
 800858a:	d5fb      	bpl.n	8008584 <_printf_i+0xb8>
 800858c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008590:	2d00      	cmp	r5, #0
 8008592:	da03      	bge.n	800859c <_printf_i+0xd0>
 8008594:	232d      	movs	r3, #45	@ 0x2d
 8008596:	426d      	negs	r5, r5
 8008598:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800859c:	4858      	ldr	r0, [pc, #352]	@ (8008700 <_printf_i+0x234>)
 800859e:	230a      	movs	r3, #10
 80085a0:	e011      	b.n	80085c6 <_printf_i+0xfa>
 80085a2:	6821      	ldr	r1, [r4, #0]
 80085a4:	6833      	ldr	r3, [r6, #0]
 80085a6:	0608      	lsls	r0, r1, #24
 80085a8:	f853 5b04 	ldr.w	r5, [r3], #4
 80085ac:	d402      	bmi.n	80085b4 <_printf_i+0xe8>
 80085ae:	0649      	lsls	r1, r1, #25
 80085b0:	bf48      	it	mi
 80085b2:	b2ad      	uxthmi	r5, r5
 80085b4:	2f6f      	cmp	r7, #111	@ 0x6f
 80085b6:	4852      	ldr	r0, [pc, #328]	@ (8008700 <_printf_i+0x234>)
 80085b8:	6033      	str	r3, [r6, #0]
 80085ba:	bf14      	ite	ne
 80085bc:	230a      	movne	r3, #10
 80085be:	2308      	moveq	r3, #8
 80085c0:	2100      	movs	r1, #0
 80085c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80085c6:	6866      	ldr	r6, [r4, #4]
 80085c8:	60a6      	str	r6, [r4, #8]
 80085ca:	2e00      	cmp	r6, #0
 80085cc:	db05      	blt.n	80085da <_printf_i+0x10e>
 80085ce:	6821      	ldr	r1, [r4, #0]
 80085d0:	432e      	orrs	r6, r5
 80085d2:	f021 0104 	bic.w	r1, r1, #4
 80085d6:	6021      	str	r1, [r4, #0]
 80085d8:	d04b      	beq.n	8008672 <_printf_i+0x1a6>
 80085da:	4616      	mov	r6, r2
 80085dc:	fbb5 f1f3 	udiv	r1, r5, r3
 80085e0:	fb03 5711 	mls	r7, r3, r1, r5
 80085e4:	5dc7      	ldrb	r7, [r0, r7]
 80085e6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80085ea:	462f      	mov	r7, r5
 80085ec:	42bb      	cmp	r3, r7
 80085ee:	460d      	mov	r5, r1
 80085f0:	d9f4      	bls.n	80085dc <_printf_i+0x110>
 80085f2:	2b08      	cmp	r3, #8
 80085f4:	d10b      	bne.n	800860e <_printf_i+0x142>
 80085f6:	6823      	ldr	r3, [r4, #0]
 80085f8:	07df      	lsls	r7, r3, #31
 80085fa:	d508      	bpl.n	800860e <_printf_i+0x142>
 80085fc:	6923      	ldr	r3, [r4, #16]
 80085fe:	6861      	ldr	r1, [r4, #4]
 8008600:	4299      	cmp	r1, r3
 8008602:	bfde      	ittt	le
 8008604:	2330      	movle	r3, #48	@ 0x30
 8008606:	f806 3c01 	strble.w	r3, [r6, #-1]
 800860a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800860e:	1b92      	subs	r2, r2, r6
 8008610:	6122      	str	r2, [r4, #16]
 8008612:	f8cd a000 	str.w	sl, [sp]
 8008616:	464b      	mov	r3, r9
 8008618:	aa03      	add	r2, sp, #12
 800861a:	4621      	mov	r1, r4
 800861c:	4640      	mov	r0, r8
 800861e:	f7ff fee7 	bl	80083f0 <_printf_common>
 8008622:	3001      	adds	r0, #1
 8008624:	d14a      	bne.n	80086bc <_printf_i+0x1f0>
 8008626:	f04f 30ff 	mov.w	r0, #4294967295
 800862a:	b004      	add	sp, #16
 800862c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008630:	6823      	ldr	r3, [r4, #0]
 8008632:	f043 0320 	orr.w	r3, r3, #32
 8008636:	6023      	str	r3, [r4, #0]
 8008638:	4832      	ldr	r0, [pc, #200]	@ (8008704 <_printf_i+0x238>)
 800863a:	2778      	movs	r7, #120	@ 0x78
 800863c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008640:	6823      	ldr	r3, [r4, #0]
 8008642:	6831      	ldr	r1, [r6, #0]
 8008644:	061f      	lsls	r7, r3, #24
 8008646:	f851 5b04 	ldr.w	r5, [r1], #4
 800864a:	d402      	bmi.n	8008652 <_printf_i+0x186>
 800864c:	065f      	lsls	r7, r3, #25
 800864e:	bf48      	it	mi
 8008650:	b2ad      	uxthmi	r5, r5
 8008652:	6031      	str	r1, [r6, #0]
 8008654:	07d9      	lsls	r1, r3, #31
 8008656:	bf44      	itt	mi
 8008658:	f043 0320 	orrmi.w	r3, r3, #32
 800865c:	6023      	strmi	r3, [r4, #0]
 800865e:	b11d      	cbz	r5, 8008668 <_printf_i+0x19c>
 8008660:	2310      	movs	r3, #16
 8008662:	e7ad      	b.n	80085c0 <_printf_i+0xf4>
 8008664:	4826      	ldr	r0, [pc, #152]	@ (8008700 <_printf_i+0x234>)
 8008666:	e7e9      	b.n	800863c <_printf_i+0x170>
 8008668:	6823      	ldr	r3, [r4, #0]
 800866a:	f023 0320 	bic.w	r3, r3, #32
 800866e:	6023      	str	r3, [r4, #0]
 8008670:	e7f6      	b.n	8008660 <_printf_i+0x194>
 8008672:	4616      	mov	r6, r2
 8008674:	e7bd      	b.n	80085f2 <_printf_i+0x126>
 8008676:	6833      	ldr	r3, [r6, #0]
 8008678:	6825      	ldr	r5, [r4, #0]
 800867a:	6961      	ldr	r1, [r4, #20]
 800867c:	1d18      	adds	r0, r3, #4
 800867e:	6030      	str	r0, [r6, #0]
 8008680:	062e      	lsls	r6, r5, #24
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	d501      	bpl.n	800868a <_printf_i+0x1be>
 8008686:	6019      	str	r1, [r3, #0]
 8008688:	e002      	b.n	8008690 <_printf_i+0x1c4>
 800868a:	0668      	lsls	r0, r5, #25
 800868c:	d5fb      	bpl.n	8008686 <_printf_i+0x1ba>
 800868e:	8019      	strh	r1, [r3, #0]
 8008690:	2300      	movs	r3, #0
 8008692:	6123      	str	r3, [r4, #16]
 8008694:	4616      	mov	r6, r2
 8008696:	e7bc      	b.n	8008612 <_printf_i+0x146>
 8008698:	6833      	ldr	r3, [r6, #0]
 800869a:	1d1a      	adds	r2, r3, #4
 800869c:	6032      	str	r2, [r6, #0]
 800869e:	681e      	ldr	r6, [r3, #0]
 80086a0:	6862      	ldr	r2, [r4, #4]
 80086a2:	2100      	movs	r1, #0
 80086a4:	4630      	mov	r0, r6
 80086a6:	f7f7 fdb3 	bl	8000210 <memchr>
 80086aa:	b108      	cbz	r0, 80086b0 <_printf_i+0x1e4>
 80086ac:	1b80      	subs	r0, r0, r6
 80086ae:	6060      	str	r0, [r4, #4]
 80086b0:	6863      	ldr	r3, [r4, #4]
 80086b2:	6123      	str	r3, [r4, #16]
 80086b4:	2300      	movs	r3, #0
 80086b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80086ba:	e7aa      	b.n	8008612 <_printf_i+0x146>
 80086bc:	6923      	ldr	r3, [r4, #16]
 80086be:	4632      	mov	r2, r6
 80086c0:	4649      	mov	r1, r9
 80086c2:	4640      	mov	r0, r8
 80086c4:	47d0      	blx	sl
 80086c6:	3001      	adds	r0, #1
 80086c8:	d0ad      	beq.n	8008626 <_printf_i+0x15a>
 80086ca:	6823      	ldr	r3, [r4, #0]
 80086cc:	079b      	lsls	r3, r3, #30
 80086ce:	d413      	bmi.n	80086f8 <_printf_i+0x22c>
 80086d0:	68e0      	ldr	r0, [r4, #12]
 80086d2:	9b03      	ldr	r3, [sp, #12]
 80086d4:	4298      	cmp	r0, r3
 80086d6:	bfb8      	it	lt
 80086d8:	4618      	movlt	r0, r3
 80086da:	e7a6      	b.n	800862a <_printf_i+0x15e>
 80086dc:	2301      	movs	r3, #1
 80086de:	4632      	mov	r2, r6
 80086e0:	4649      	mov	r1, r9
 80086e2:	4640      	mov	r0, r8
 80086e4:	47d0      	blx	sl
 80086e6:	3001      	adds	r0, #1
 80086e8:	d09d      	beq.n	8008626 <_printf_i+0x15a>
 80086ea:	3501      	adds	r5, #1
 80086ec:	68e3      	ldr	r3, [r4, #12]
 80086ee:	9903      	ldr	r1, [sp, #12]
 80086f0:	1a5b      	subs	r3, r3, r1
 80086f2:	42ab      	cmp	r3, r5
 80086f4:	dcf2      	bgt.n	80086dc <_printf_i+0x210>
 80086f6:	e7eb      	b.n	80086d0 <_printf_i+0x204>
 80086f8:	2500      	movs	r5, #0
 80086fa:	f104 0619 	add.w	r6, r4, #25
 80086fe:	e7f5      	b.n	80086ec <_printf_i+0x220>
 8008700:	080089bd 	.word	0x080089bd
 8008704:	080089ce 	.word	0x080089ce

08008708 <memmove>:
 8008708:	4288      	cmp	r0, r1
 800870a:	b510      	push	{r4, lr}
 800870c:	eb01 0402 	add.w	r4, r1, r2
 8008710:	d902      	bls.n	8008718 <memmove+0x10>
 8008712:	4284      	cmp	r4, r0
 8008714:	4623      	mov	r3, r4
 8008716:	d807      	bhi.n	8008728 <memmove+0x20>
 8008718:	1e43      	subs	r3, r0, #1
 800871a:	42a1      	cmp	r1, r4
 800871c:	d008      	beq.n	8008730 <memmove+0x28>
 800871e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008722:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008726:	e7f8      	b.n	800871a <memmove+0x12>
 8008728:	4402      	add	r2, r0
 800872a:	4601      	mov	r1, r0
 800872c:	428a      	cmp	r2, r1
 800872e:	d100      	bne.n	8008732 <memmove+0x2a>
 8008730:	bd10      	pop	{r4, pc}
 8008732:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008736:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800873a:	e7f7      	b.n	800872c <memmove+0x24>

0800873c <_sbrk_r>:
 800873c:	b538      	push	{r3, r4, r5, lr}
 800873e:	4d06      	ldr	r5, [pc, #24]	@ (8008758 <_sbrk_r+0x1c>)
 8008740:	2300      	movs	r3, #0
 8008742:	4604      	mov	r4, r0
 8008744:	4608      	mov	r0, r1
 8008746:	602b      	str	r3, [r5, #0]
 8008748:	f7f9 ff86 	bl	8002658 <_sbrk>
 800874c:	1c43      	adds	r3, r0, #1
 800874e:	d102      	bne.n	8008756 <_sbrk_r+0x1a>
 8008750:	682b      	ldr	r3, [r5, #0]
 8008752:	b103      	cbz	r3, 8008756 <_sbrk_r+0x1a>
 8008754:	6023      	str	r3, [r4, #0]
 8008756:	bd38      	pop	{r3, r4, r5, pc}
 8008758:	200003f4 	.word	0x200003f4

0800875c <_realloc_r>:
 800875c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008760:	4607      	mov	r7, r0
 8008762:	4614      	mov	r4, r2
 8008764:	460d      	mov	r5, r1
 8008766:	b921      	cbnz	r1, 8008772 <_realloc_r+0x16>
 8008768:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800876c:	4611      	mov	r1, r2
 800876e:	f7ff bc5b 	b.w	8008028 <_malloc_r>
 8008772:	b92a      	cbnz	r2, 8008780 <_realloc_r+0x24>
 8008774:	f7ff fbec 	bl	8007f50 <_free_r>
 8008778:	4625      	mov	r5, r4
 800877a:	4628      	mov	r0, r5
 800877c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008780:	f000 f81a 	bl	80087b8 <_malloc_usable_size_r>
 8008784:	4284      	cmp	r4, r0
 8008786:	4606      	mov	r6, r0
 8008788:	d802      	bhi.n	8008790 <_realloc_r+0x34>
 800878a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800878e:	d8f4      	bhi.n	800877a <_realloc_r+0x1e>
 8008790:	4621      	mov	r1, r4
 8008792:	4638      	mov	r0, r7
 8008794:	f7ff fc48 	bl	8008028 <_malloc_r>
 8008798:	4680      	mov	r8, r0
 800879a:	b908      	cbnz	r0, 80087a0 <_realloc_r+0x44>
 800879c:	4645      	mov	r5, r8
 800879e:	e7ec      	b.n	800877a <_realloc_r+0x1e>
 80087a0:	42b4      	cmp	r4, r6
 80087a2:	4622      	mov	r2, r4
 80087a4:	4629      	mov	r1, r5
 80087a6:	bf28      	it	cs
 80087a8:	4632      	movcs	r2, r6
 80087aa:	f7ff fbc3 	bl	8007f34 <memcpy>
 80087ae:	4629      	mov	r1, r5
 80087b0:	4638      	mov	r0, r7
 80087b2:	f7ff fbcd 	bl	8007f50 <_free_r>
 80087b6:	e7f1      	b.n	800879c <_realloc_r+0x40>

080087b8 <_malloc_usable_size_r>:
 80087b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087bc:	1f18      	subs	r0, r3, #4
 80087be:	2b00      	cmp	r3, #0
 80087c0:	bfbc      	itt	lt
 80087c2:	580b      	ldrlt	r3, [r1, r0]
 80087c4:	18c0      	addlt	r0, r0, r3
 80087c6:	4770      	bx	lr

080087c8 <_init>:
 80087c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087ca:	bf00      	nop
 80087cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087ce:	bc08      	pop	{r3}
 80087d0:	469e      	mov	lr, r3
 80087d2:	4770      	bx	lr

080087d4 <_fini>:
 80087d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087d6:	bf00      	nop
 80087d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087da:	bc08      	pop	{r3}
 80087dc:	469e      	mov	lr, r3
 80087de:	4770      	bx	lr
