$date
	Sun Oct 23 08:00:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#84741
b1110 !
1"
#84742
b1110 &
b1110 %
1$
#84743
0"
#84746
b111 &
b111 %
#84750
b10110 &
b10110 %
#84754
b1011 &
b1011 %
#84758
b100010 &
b100010 %
#84762
b10001 &
b10001 %
#84766
b110100 &
b110100 %
#84770
b11010 &
b11010 %
#84774
b1101 &
b1101 %
#84778
b101000 &
b101000 %
#84782
b10100 &
b10100 %
#84786
b1010 &
b1010 %
#84790
b101 &
b101 %
#84794
b10000 &
b10000 %
#84798
b1000 &
b1000 %
#84802
b100 &
b100 %
#84806
b10 &
b10 %
#84810
b1 &
b1 %
1#
#84814
b0 &
0#
b0 %
0$
#1067273
b1 !
1"
#1067274
b1 &
b1 %
1$
#1067275
0"
#1067278
1#
#1067282
b0 &
b0 %
0#
0$
#2100794
b1 &
b1 %
1$
1"
#2100795
0"
#2100798
1#
#2100802
b0 &
b0 %
0#
0$
#4500012
