//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_80
.address_size 64

	// .globl	triton_poi_fused_add_bitwise_and_bitwise_or_ge_lt_mul_sub_0 // -- Begin function triton_poi_fused_add_bitwise_and_bitwise_or_ge_lt_mul_sub_0
                                        // @triton_poi_fused_add_bitwise_and_bitwise_or_ge_lt_mul_sub_0
.visible .entry triton_poi_fused_add_bitwise_and_bitwise_or_ge_lt_mul_sub_0(
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_bitwise_and_bitwise_or_ge_lt_mul_sub_0_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_bitwise_and_bitwise_or_ge_lt_mul_sub_0_param_1,
	.param .u32 triton_poi_fused_add_bitwise_and_bitwise_or_ge_lt_mul_sub_0_param_2,
	.param .u32 triton_poi_fused_add_bitwise_and_bitwise_or_ge_lt_mul_sub_0_param_3,
	.param .u32 triton_poi_fused_add_bitwise_and_bitwise_or_ge_lt_mul_sub_0_param_4,
	.param .u32 triton_poi_fused_add_bitwise_and_bitwise_or_ge_lt_mul_sub_0_param_5,
	.param .u32 triton_poi_fused_add_bitwise_and_bitwise_or_ge_lt_mul_sub_0_param_6
)
.reqntid 32, 1, 1
{
	.reg .pred 	%p<9>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<12>;
	.loc	1 19 0                          // cx2r2fietmkvlhdbgrfxgv46hnz3xcvjehooklfkwzhee7ynbbhz.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cx2r2fietmkvlhdbgrfxgv46hnz3xcvjehooklfkwzhee7ynbbhz.py:19:0

// %bb.0:
	ld.param.u64 	%rd1, [triton_poi_fused_add_bitwise_and_bitwise_or_ge_lt_mul_sub_0_param_0];
	mov.pred 	%p1, -1;
$L__tmp0:
	.loc	1 24 19                         // cx2r2fietmkvlhdbgrfxgv46hnz3xcvjehooklfkwzhee7ynbbhz.py:24:19
	// begin inline asm
	mov.u32 %r1, 0x0;
	@%p1 ld.global.b32 { %r1 }, [ %rd1 + 0 ];
	// end inline asm
	ld.param.u64 	%rd3, [triton_poi_fused_add_bitwise_and_bitwise_or_ge_lt_mul_sub_0_param_1];
	ld.param.u32 	%r2, [triton_poi_fused_add_bitwise_and_bitwise_or_ge_lt_mul_sub_0_param_2];
	.loc	1 27 19                         // cx2r2fietmkvlhdbgrfxgv46hnz3xcvjehooklfkwzhee7ynbbhz.py:27:19
	setp.ge.s32 	%p3, %r1, %r2;
	ld.param.u32 	%r3, [triton_poi_fused_add_bitwise_and_bitwise_or_ge_lt_mul_sub_0_param_3];
	.loc	1 29 18                         // cx2r2fietmkvlhdbgrfxgv46hnz3xcvjehooklfkwzhee7ynbbhz.py:29:18
	setp.lt.s32 	%p4, %r1, %r3;
	.loc	1 30 18                         // cx2r2fietmkvlhdbgrfxgv46hnz3xcvjehooklfkwzhee7ynbbhz.py:30:18
	and.pred  	%p5, %p3, %p4;
	ld.param.u32 	%r4, [triton_poi_fused_add_bitwise_and_bitwise_or_ge_lt_mul_sub_0_param_4];
	.loc	1 32 19                         // cx2r2fietmkvlhdbgrfxgv46hnz3xcvjehooklfkwzhee7ynbbhz.py:32:19
	setp.ge.s32 	%p6, %r1, %r4;
	ld.param.u32 	%r5, [triton_poi_fused_add_bitwise_and_bitwise_or_ge_lt_mul_sub_0_param_5];
	.loc	1 34 19                         // cx2r2fietmkvlhdbgrfxgv46hnz3xcvjehooklfkwzhee7ynbbhz.py:34:19
	setp.lt.s32 	%p7, %r1, %r5;
	ld.param.u32 	%r6, [triton_poi_fused_add_bitwise_and_bitwise_or_ge_lt_mul_sub_0_param_6];
	.loc	1 35 19                         // cx2r2fietmkvlhdbgrfxgv46hnz3xcvjehooklfkwzhee7ynbbhz.py:35:19
	and.pred  	%p8, %p6, %p7;
	.loc	1 38 20                         // cx2r2fietmkvlhdbgrfxgv46hnz3xcvjehooklfkwzhee7ynbbhz.py:38:20
	cvt.s64.s32 	%rd4, %r1;
	.loc	1 40 20                         // cx2r2fietmkvlhdbgrfxgv46hnz3xcvjehooklfkwzhee7ynbbhz.py:40:20
	cvt.s64.s32 	%rd5, %r2;
	selp.b64 	%rd6, %rd5, 0, %p5;
	.loc	1 42 38                         // cx2r2fietmkvlhdbgrfxgv46hnz3xcvjehooklfkwzhee7ynbbhz.py:42:38
	add.s32 	%r7, %r2, %r4;
	add.s32 	%r8, %r3, %r6;
	sub.s32 	%r9, %r7, %r8;
	.loc	1 43 20                         // cx2r2fietmkvlhdbgrfxgv46hnz3xcvjehooklfkwzhee7ynbbhz.py:43:20
	cvt.s64.s32 	%rd7, %r9;
	selp.b64 	%rd8, %rd7, 0, %p8;
	.loc	1 45 20                         // cx2r2fietmkvlhdbgrfxgv46hnz3xcvjehooklfkwzhee7ynbbhz.py:45:20
	add.s64 	%rd9, %rd8, %rd6;
	sub.s64 	%rd10, %rd4, %rd9;
	.loc	1 46 20                         // cx2r2fietmkvlhdbgrfxgv46hnz3xcvjehooklfkwzhee7ynbbhz.py:46:20
	selp.b64 	%rd11, %rd10, 0, %p8;
	selp.b64 	%rd2, %rd10, %rd11, %p5;
	.loc	1 47 65                         // cx2r2fietmkvlhdbgrfxgv46hnz3xcvjehooklfkwzhee7ynbbhz.py:47:65
	mov.u32 	%r10, %tid.x;
	and.b32  	%r11, %r10, 31;
	setp.eq.s32 	%p2, %r11, 0;
	// begin inline asm
	@%p2 st.global.b64 [ %rd3 + 0 ], { %rd2 };
	// end inline asm
	.loc	1 47 4                          // cx2r2fietmkvlhdbgrfxgv46hnz3xcvjehooklfkwzhee7ynbbhz.py:47:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "/root/workspace/VRAG_test/VRAG_lsm/tmp/torchinductor_root/x2/cx2r2fietmkvlhdbgrfxgv46hnz3xcvjehooklfkwzhee7ynbbhz.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 138                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x83 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 120
.b8 50
.b8 114
.b8 50
.b8 102
.b8 105
.b8 101
.b8 116
.b8 109
.b8 107
.b8 118
.b8 108
.b8 104
.b8 100
.b8 98
.b8 103
.b8 114
.b8 102
.b8 120
.b8 103
.b8 118
.b8 52
.b8 54
.b8 104
.b8 110
.b8 122
.b8 51
.b8 120
.b8 99
.b8 118
.b8 106
.b8 101
.b8 104
.b8 111
.b8 111
.b8 107
.b8 108
.b8 102
.b8 107
.b8 119
.b8 122
.b8 104
.b8 101
.b8 101
.b8 55
.b8 121
.b8 110
.b8 98
.b8 98
.b8 104
.b8 122
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 47                                  // DW_AT_comp_dir
.b8 114
.b8 111
.b8 111
.b8 116
.b8 47
.b8 119
.b8 111
.b8 114
.b8 107
.b8 115
.b8 112
.b8 97
.b8 99
.b8 101
.b8 47
.b8 86
.b8 82
.b8 65
.b8 71
.b8 95
.b8 116
.b8 101
.b8 115
.b8 116
.b8 47
.b8 86
.b8 82
.b8 65
.b8 71
.b8 95
.b8 108
.b8 115
.b8 109
.b8 47
.b8 116
.b8 109
.b8 112
.b8 47
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 105
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 114
.b8 111
.b8 111
.b8 116
.b8 47
.b8 120
.b8 50
.b8 0
	}
	.section	.debug_macinfo	{	}
