-- Company: Universidade de Brasilia (UnB)
-- Engineer: Rafael Cleydson da Silva Ramos

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity divisor_clk is
  Port ( clk  : in STD_LOGIC;
         clk1 : out STD_LOGIC;
         clk2 : out STD_LOGIC;
         clk3 : out STD_LOGIC);
end divisor_clk;

architecture Behavioral of divisor_clk is

begin


end Behavioral;
