<stg><name>AWGN.1_Pipeline_VITIS_LOOP_15_1</name>


<trans_list>

<trans id="484" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %p_0_0_09758_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_09758_i"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %lhs_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %p_Val2_s = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %p_Val2_150 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_150"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %sext_ln1245_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1245

]]></Node>
<StgValue><ssdm name="sext_ln1245_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %rngMT19937ICN_uniformRNG_x_k_p_2_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_2_V_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %rngMT19937ICN_uniformRNG_x_k_p_m_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_m_V_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %rngMT19937ICN_uniformRNG_x_k_p_1_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_1_V_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %rngMT19937ICN_uniformRNG_x_k_p_0_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_0_V_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:10 %sext_ln1245_cast = sext i16 %sext_ln1245_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_cast"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %noise_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %channel_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V_read, i32 %p_Val2_150

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i8 0, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V_read, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V_read, i32 %lhs_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V_read, i32 %p_0_0_09758_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %j_4 = load i8 %j

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln15 = icmp_eq  i8 %j_4, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %j_5 = add i8 %j_4, i8 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln15 = br i1 %icmp_ln15, void %.split.i, void %AWGN.1.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="8">
<![CDATA[
.split.i:2 %p_cast_i = zext i8 %j_4

]]></Node>
<StgValue><ssdm name="p_cast_i"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="8">
<![CDATA[
.split.i:4 %trunc_ln229 = trunc i8 %j_4

]]></Node>
<StgValue><ssdm name="trunc_ln229"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.i:5 %addr_head_p_3_V = add i8 %j_4, i8 3

]]></Node>
<StgValue><ssdm name="addr_head_p_3_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.i:6 %addr_head_p_m_p_1_V = add i10 %p_cast_i, i10 398

]]></Node>
<StgValue><ssdm name="addr_head_p_m_p_1_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split.i:7 %addr_head_p_n_V = add i10 %p_cast_i, i10 624

]]></Node>
<StgValue><ssdm name="addr_head_p_n_V"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i:16 %r_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %addr_head_p_3_V, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="r_s"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i:17 %r_11 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %addr_head_p_m_p_1_V, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="r_11"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i:18 %r_12 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %addr_head_p_n_V, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="r_12"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="7">
<![CDATA[
.split.i:19 %zext_ln587 = zext i7 %r_s

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="9">
<![CDATA[
.split.i:20 %zext_ln587_6 = zext i9 %r_11

]]></Node>
<StgValue><ssdm name="zext_ln587_6"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split.i:22 %br_ln736 = br i1 %trunc_ln229, void, void

]]></Node>
<StgValue><ssdm name="br_ln736"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="9">
<![CDATA[
:1 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1 = load i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587_6

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="9">
<![CDATA[
:3 %rngMT19937ICN_uniformRNG_mt_even_0_V_load_1 = load i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V_load_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V_addr"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="9">
<![CDATA[
:1 %rngMT19937ICN_uniformRNG_mt_even_0_V_load = load i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587_6

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="9">
<![CDATA[
:3 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load = load i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V_load"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint..40:255 %store_ln15 = store i8 %j_5, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1 %p_Val2_151 = load i32 %p_Val2_150

]]></Node>
<StgValue><ssdm name="p_Val2_151"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split.i:0 %lhs_V_load = load i32 %lhs_V

]]></Node>
<StgValue><ssdm name="lhs_V_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split.i:1 %p_Val2_load = load i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i:3 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i:8 %tmp_439 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_load, i32 31

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32">
<![CDATA[
.split.i:9 %p_Result_283 = trunc i32 %p_Val2_151

]]></Node>
<StgValue><ssdm name="p_Result_283"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i:10 %tmp_136 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %p_Val2_151, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="30">
<![CDATA[
.split.i:11 %tmp_V = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 %tmp_439, i30 %tmp_136

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="31">
<![CDATA[
.split.i:12 %zext_ln1043 = zext i31 %tmp_V

]]></Node>
<StgValue><ssdm name="zext_ln1043"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i:13 %select_ln724 = select i1 %p_Result_283, i32 2567483615, i32 0

]]></Node>
<StgValue><ssdm name="select_ln724"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i:14 %xor_ln1544 = xor i32 %lhs_V_load, i32 %select_ln724

]]></Node>
<StgValue><ssdm name="xor_ln1544"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i:15 %pre_result_V_10 = xor i32 %xor_ln1544, i32 %zext_ln1043

]]></Node>
<StgValue><ssdm name="pre_result_V_10"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="9">
<![CDATA[
.split.i:21 %zext_ln587_7 = zext i9 %r_12

]]></Node>
<StgValue><ssdm name="zext_ln587_7"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="9">
<![CDATA[
:1 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1 = load i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="9">
<![CDATA[
:3 %rngMT19937ICN_uniformRNG_mt_even_0_V_load_1 = load i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V_load_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587_7

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
:5 %store_ln743 = store i32 %pre_result_V_10, i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln743"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln0 = br void %fpga_resource_hint..40

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="9">
<![CDATA[
:1 %rngMT19937ICN_uniformRNG_mt_even_0_V_load = load i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="9">
<![CDATA[
:3 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load = load i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587_7

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
:5 %store_ln739 = store i32 %pre_result_V_10, i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln739"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln740 = br void %fpga_resource_hint..40

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint..40:0 %p_0_0_0976_i = phi i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1, void, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V_load, void

]]></Node>
<StgValue><ssdm name="p_0_0_0976_i"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint..40:1 %p_0_0_0964_i = phi i32 %rngMT19937ICN_uniformRNG_mt_even_0_V_load_1, void, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load, void

]]></Node>
<StgValue><ssdm name="p_0_0_0964_i"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:2 %p_0_0_09758_i_load = load i32 %p_0_0_09758_i

]]></Node>
<StgValue><ssdm name="p_0_0_09758_i_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:3 %r = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %pre_result_V_10, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="21">
<![CDATA[
fpga_resource_hint..40:4 %zext_ln1691 = zext i21 %r

]]></Node>
<StgValue><ssdm name="zext_ln1691"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:5 %pre_result_V_11 = xor i32 %zext_ln1691, i32 %pre_result_V_10

]]></Node>
<StgValue><ssdm name="pre_result_V_11"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:6 %tmp_440 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_11, i32 24

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:7 %tmp_137 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_11, i32 19, i32 21

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:8 %tmp_441 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:9 %tmp_442 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:10 %tmp_138 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_11, i32 11, i32 12

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:11 %tmp_443 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_11, i32 7

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:12 %tmp_444 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_11, i32 5

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:13 %tmp_139 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_11, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:14 %trunc_ln1542 = trunc i32 %pre_result_V_11

]]></Node>
<StgValue><ssdm name="trunc_ln1542"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="2" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="2" op_7_bw="1" op_8_bw="1" op_9_bw="2" op_10_bw="3" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="2" op_16_bw="1" op_17_bw="1" op_18_bw="7">
<![CDATA[
fpga_resource_hint..40:15 %ret = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i2.i3.i1.i1.i2.i1.i1.i2.i3.i1.i1.i1.i1.i2.i1.i1.i7, i1 %tmp_440, i2 0, i3 %tmp_137, i1 0, i1 %tmp_441, i2 0, i1 %tmp_442, i1 0, i2 %tmp_138, i3 0, i1 %tmp_443, i1 0, i1 %tmp_444, i1 0, i2 %tmp_139, i1 0, i1 %trunc_ln1542, i7 0

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:16 %pre_result_V_12 = xor i32 %ret, i32 %pre_result_V_11

]]></Node>
<StgValue><ssdm name="pre_result_V_12"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:17 %tmp_140 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_12, i32 14, i32 16

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:18 %tmp_141 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %pre_result_V_12, i32 7, i32 12

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:19 %tmp_142 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_12, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="1" op_3_bw="6" op_4_bw="3" op_5_bw="2" op_6_bw="17">
<![CDATA[
fpga_resource_hint..40:20 %ret_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i1.i6.i3.i2.i17, i3 %tmp_140, i1 0, i6 %tmp_141, i3 0, i2 %tmp_142, i17 0

]]></Node>
<StgValue><ssdm name="ret_13"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:21 %pre_result_V_13 = xor i32 %ret_13, i32 %pre_result_V_12

]]></Node>
<StgValue><ssdm name="pre_result_V_13"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:22 %r_13 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %pre_result_V_13, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="r_13"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="14">
<![CDATA[
fpga_resource_hint..40:23 %zext_ln1691_4 = zext i14 %r_13

]]></Node>
<StgValue><ssdm name="zext_ln1691_4"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:24 %pre_result_V = xor i32 %zext_ln1691_4, i32 %pre_result_V_13

]]></Node>
<StgValue><ssdm name="pre_result_V"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:25 %icmp_ln938 = icmp_eq  i32 %zext_ln1691_4, i32 %pre_result_V_13

]]></Node>
<StgValue><ssdm name="icmp_ln938"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:26 %p_Result_278 = partselect i32 @llvm.part.select.i32, i32 %pre_result_V, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_278"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
fpga_resource_hint..40:27 %l = cttz i32 @llvm.cttz.i32, i32 %p_Result_278, i1 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:28 %trunc_ln946 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln946"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:29 %sub_ln947 = sub i32 32, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:30 %lsb_index = add i32 %sub_ln947, i32 4294967243

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:31 %tmp_445 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint..40:32 %icmp_ln949 = icmp_sgt  i31 %tmp_445, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln949"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:33 %zext_ln960 = zext i32 %pre_result_V

]]></Node>
<StgValue><ssdm name="zext_ln960"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:34 %trunc_ln950 = trunc i32 %sub_ln947

]]></Node>
<StgValue><ssdm name="trunc_ln950"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint..40:35 %sub_ln950 = sub i6 22, i6 %trunc_ln950

]]></Node>
<StgValue><ssdm name="sub_ln950"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint..40:36 %zext_ln950 = zext i6 %sub_ln950

]]></Node>
<StgValue><ssdm name="zext_ln950"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:37 %lshr_ln950 = lshr i32 4294967295, i32 %zext_ln950

]]></Node>
<StgValue><ssdm name="lshr_ln950"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:38 %shl_ln952 = shl i32 1, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="shl_ln952"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:39 %or_ln952_5 = or i32 %lshr_ln950, i32 %shl_ln952

]]></Node>
<StgValue><ssdm name="or_ln952_5"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:40 %and_ln952 = and i32 %pre_result_V, i32 %or_ln952_5

]]></Node>
<StgValue><ssdm name="and_ln952"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:41 %icmp_ln952 = icmp_ne  i32 %and_ln952, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln952"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:42 %tmp_446 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:43 %xor_ln952 = xor i1 %tmp_446, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln952"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:44 %p_Result_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_279"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:45 %icmp_ln961 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln961"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:46 %and_ln952_8 = and i1 %p_Result_279, i1 %xor_ln952

]]></Node>
<StgValue><ssdm name="and_ln952_8"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:47 %sub_ln962 = sub i32 54, i32 %sub_ln947

]]></Node>
<StgValue><ssdm name="sub_ln962"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:48 %zext_ln962 = zext i32 %sub_ln962

]]></Node>
<StgValue><ssdm name="zext_ln962"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:49 %shl_ln962 = shl i64 %zext_ln960, i64 %zext_ln962

]]></Node>
<StgValue><ssdm name="shl_ln962"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint..40:50 %select_ln949 = select i1 %icmp_ln949, i1 %icmp_ln952, i1 %p_Result_279

]]></Node>
<StgValue><ssdm name="select_ln949"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:51 %add_ln961 = add i32 %sub_ln947, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln961"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:52 %zext_ln961 = zext i32 %add_ln961

]]></Node>
<StgValue><ssdm name="zext_ln961"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:53 %lshr_ln961 = lshr i64 %zext_ln960, i64 %zext_ln961

]]></Node>
<StgValue><ssdm name="lshr_ln961"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint..40:54 %select_ln961 = select i1 %icmp_ln961, i1 %select_ln949, i1 %and_ln952_8

]]></Node>
<StgValue><ssdm name="select_ln961"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:55 %m_34 = select i1 %icmp_ln961, i64 %lshr_ln961, i64 %shl_ln962

]]></Node>
<StgValue><ssdm name="m_34"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="1">
<![CDATA[
fpga_resource_hint..40:56 %zext_ln964 = zext i1 %select_ln961

]]></Node>
<StgValue><ssdm name="zext_ln964"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:57 %m_35 = add i64 %m_34, i64 %zext_ln964

]]></Node>
<StgValue><ssdm name="m_35"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:58 %m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_35, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="63">
<![CDATA[
fpga_resource_hint..40:59 %zext_ln965 = zext i63 %m

]]></Node>
<StgValue><ssdm name="zext_ln965"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:60 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_35, i32 54

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint..40:61 %sub_ln969 = sub i11 1022, i11 %trunc_ln946

]]></Node>
<StgValue><ssdm name="sub_ln969"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint..40:62 %add_ln968 = add i11 %sub_ln969, i11 1

]]></Node>
<StgValue><ssdm name="add_ln968"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
fpga_resource_hint..40:63 %select_ln968 = select i1 %p_Result_s, i11 %add_ln968, i11 %sub_ln969

]]></Node>
<StgValue><ssdm name="select_ln968"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
fpga_resource_hint..40:64 %tmp_i = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %select_ln968

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
fpga_resource_hint..40:65 %p_Result_280 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965, i12 %tmp_i, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_280"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:66 %bitcast_ln746 = bitcast i64 %p_Result_280

]]></Node>
<StgValue><ssdm name="bitcast_ln746"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:67 %tmp_uniform = select i1 %icmp_ln938, i64 0, i64 %bitcast_ln746

]]></Node>
<StgValue><ssdm name="tmp_uniform"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:88 %tmp_6 = dsub i64 1, i64 %tmp_uniform

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint..40:254 %store_ln0 = store i32 %p_0_0_09758_i_load, i32 %p_Val2_150

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint..40:256 %store_ln414 = store i32 %p_Val2_151, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint..40:257 %store_ln742 = store i32 %p_0_0_0964_i, i32 %lhs_V

]]></Node>
<StgValue><ssdm name="store_ln742"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint..40:258 %store_ln741 = store i32 %p_0_0_0976_i, i32 %p_0_0_09758_i

]]></Node>
<StgValue><ssdm name="store_ln741"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="194" st_id="3" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:74 %tmp_s = fcmp_olt  i64 %tmp_uniform, i64 0.02425

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:88 %tmp_6 = dsub i64 1, i64 %tmp_uniform

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:89 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmp_6, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:68 %bitcast_ln443 = bitcast i64 %tmp_uniform

]]></Node>
<StgValue><ssdm name="bitcast_ln443"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:69 %tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln443, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:70 %trunc_ln443 = trunc i64 %bitcast_ln443

]]></Node>
<StgValue><ssdm name="trunc_ln443"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint..40:71 %icmp_ln443 = icmp_ne  i11 %tmp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln443"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint..40:72 %icmp_ln443_4 = icmp_eq  i52 %trunc_ln443, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln443_4"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:73 %or_ln443 = or i1 %icmp_ln443_4, i1 %icmp_ln443

]]></Node>
<StgValue><ssdm name="or_ln443"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:75 %and_ln443 = and i1 %or_ln443, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln443"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:91 %tmp_448 = select i1 %and_ln443, i64 %tmp_uniform, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="5" lat="5">
<core>DLog_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:93 %t1 = dlog i64 @llvm.log.f64, i64 %tmp_448

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="206" st_id="5" stage="4" lat="5">
<core>DLog_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:93 %t1 = dlog i64 @llvm.log.f64, i64 %tmp_448

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="207" st_id="6" stage="3" lat="5">
<core>DLog_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:93 %t1 = dlog i64 @llvm.log.f64, i64 %tmp_448

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="208" st_id="7" stage="2" lat="5">
<core>DLog_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:93 %t1 = dlog i64 @llvm.log.f64, i64 %tmp_448

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="209" st_id="8" stage="1" lat="5">
<core>DLog_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:93 %t1 = dlog i64 @llvm.log.f64, i64 %tmp_448

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:94 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t1, i64 521, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="211" st_id="9" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:97 %t2 = dmul i64 %t1, i64 2

]]></Node>
<StgValue><ssdm name="t2"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="212" st_id="10" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:97 %t2 = dmul i64 %t1, i64 2

]]></Node>
<StgValue><ssdm name="t2"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:98 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t2, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:100 %bitcast_ln456 = bitcast i64 %t2

]]></Node>
<StgValue><ssdm name="bitcast_ln456"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:101 %xor_ln456 = xor i64 %bitcast_ln456, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln456"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:102 %t3 = bitcast i64 %xor_ln456

]]></Node>
<StgValue><ssdm name="t3"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="7" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:103 %z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3

]]></Node>
<StgValue><ssdm name="z_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="218" st_id="12" stage="6" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:103 %z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3

]]></Node>
<StgValue><ssdm name="z_10"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="219" st_id="13" stage="5" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:103 %z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3

]]></Node>
<StgValue><ssdm name="z_10"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="220" st_id="14" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:76 %tmp_5 = fcmp_ogt  i64 %tmp_uniform, i64 0.97575

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:77 %and_ln443_4 = and i1 %or_ln443, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln443_4"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:78 %or_ln443_4 = or i1 %and_ln443, i1 %and_ln443_4

]]></Node>
<StgValue><ssdm name="or_ln443_4"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:80 %z = dadd i64 %tmp_uniform, i64 -0.5

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="4" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:103 %z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3

]]></Node>
<StgValue><ssdm name="z_10"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="225" st_id="15" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:80 %z = dadd i64 %tmp_uniform, i64 -0.5

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:81 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %z, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="3" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:103 %z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3

]]></Node>
<StgValue><ssdm name="z_10"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="228" st_id="16" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:84 %r_14 = dmul i64 %z, i64 %z

]]></Node>
<StgValue><ssdm name="r_14"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="2" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:103 %z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3

]]></Node>
<StgValue><ssdm name="z_10"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="230" st_id="17" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:84 %r_14 = dmul i64 %z, i64 %z

]]></Node>
<StgValue><ssdm name="r_14"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:85 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %r_14, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:103 %z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3

]]></Node>
<StgValue><ssdm name="z_10"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:104 %z_9 = select i1 %or_ln443_4, i64 %z_10, i64 %z

]]></Node>
<StgValue><ssdm name="z_9"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:105 %r_16 = select i1 %or_ln443_4, i64 %z_10, i64 %r_14

]]></Node>
<StgValue><ssdm name="r_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="235" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:106 %p1 = select i1 %or_ln443_4, i64 -0.00778489, i64 -39.6968

]]></Node>
<StgValue><ssdm name="p1"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:117 %t4 = dmul i64 %p1, i64 %r_16

]]></Node>
<StgValue><ssdm name="t4"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="237" st_id="19" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:117 %t4 = dmul i64 %p1, i64 %r_16

]]></Node>
<StgValue><ssdm name="t4"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:118 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t4, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="239" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:107 %p2 = select i1 %or_ln443_4, i64 -0.322396, i64 220.946

]]></Node>
<StgValue><ssdm name="p2"/></StgValue>
</operation>

<operation id="240" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:112 %q1 = select i1 %or_ln443_4, i64 0.0077847, i64 -54.4761

]]></Node>
<StgValue><ssdm name="q1"/></StgValue>
</operation>

<operation id="241" st_id="20" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:121 %t5 = dadd i64 %t4, i64 %p2

]]></Node>
<StgValue><ssdm name="t5"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:162 %t13 = dmul i64 %q1, i64 %r_16

]]></Node>
<StgValue><ssdm name="t13"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="243" st_id="21" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:121 %t5 = dadd i64 %t4, i64 %p2

]]></Node>
<StgValue><ssdm name="t5"/></StgValue>
</operation>

<operation id="244" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:122 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t5, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="245" st_id="21" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:162 %t13 = dmul i64 %q1, i64 %r_16

]]></Node>
<StgValue><ssdm name="t13"/></StgValue>
</operation>

<operation id="246" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:163 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t13, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="247" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:113 %q2 = select i1 %or_ln443_4, i64 0.322467, i64 161.586

]]></Node>
<StgValue><ssdm name="q2"/></StgValue>
</operation>

<operation id="248" st_id="22" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:125 %t6 = dmul i64 %t5, i64 %r_16

]]></Node>
<StgValue><ssdm name="t6"/></StgValue>
</operation>

<operation id="249" st_id="22" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:166 %t14 = dadd i64 %t13, i64 %q2

]]></Node>
<StgValue><ssdm name="t14"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="250" st_id="23" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:125 %t6 = dmul i64 %t5, i64 %r_16

]]></Node>
<StgValue><ssdm name="t6"/></StgValue>
</operation>

<operation id="251" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:126 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t6, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="252" st_id="23" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:166 %t14 = dadd i64 %t13, i64 %q2

]]></Node>
<StgValue><ssdm name="t14"/></StgValue>
</operation>

<operation id="253" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:167 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t14, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="254" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:108 %p3 = select i1 %or_ln443_4, i64 -2.40076, i64 -275.929

]]></Node>
<StgValue><ssdm name="p3"/></StgValue>
</operation>

<operation id="255" st_id="24" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:129 %t7 = dadd i64 %t6, i64 %p3

]]></Node>
<StgValue><ssdm name="t7"/></StgValue>
</operation>

<operation id="256" st_id="24" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:170 %t15 = dmul i64 %t14, i64 %r_16

]]></Node>
<StgValue><ssdm name="t15"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="257" st_id="25" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:129 %t7 = dadd i64 %t6, i64 %p3

]]></Node>
<StgValue><ssdm name="t7"/></StgValue>
</operation>

<operation id="258" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:130 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t7, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="259" st_id="25" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:170 %t15 = dmul i64 %t14, i64 %r_16

]]></Node>
<StgValue><ssdm name="t15"/></StgValue>
</operation>

<operation id="260" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:171 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t15, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="261" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:114 %q3 = select i1 %or_ln443_4, i64 2.44513, i64 -155.699

]]></Node>
<StgValue><ssdm name="q3"/></StgValue>
</operation>

<operation id="262" st_id="26" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:133 %t8 = dmul i64 %t7, i64 %r_16

]]></Node>
<StgValue><ssdm name="t8"/></StgValue>
</operation>

<operation id="263" st_id="26" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:174 %t16 = dadd i64 %t15, i64 %q3

]]></Node>
<StgValue><ssdm name="t16"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="264" st_id="27" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:133 %t8 = dmul i64 %t7, i64 %r_16

]]></Node>
<StgValue><ssdm name="t8"/></StgValue>
</operation>

<operation id="265" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:134 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t8, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="266" st_id="27" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:174 %t16 = dadd i64 %t15, i64 %q3

]]></Node>
<StgValue><ssdm name="t16"/></StgValue>
</operation>

<operation id="267" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:175 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t16, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="268" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:109 %p4 = select i1 %or_ln443_4, i64 -2.54973, i64 138.358

]]></Node>
<StgValue><ssdm name="p4"/></StgValue>
</operation>

<operation id="269" st_id="28" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:137 %t9 = dadd i64 %t8, i64 %p4

]]></Node>
<StgValue><ssdm name="t9"/></StgValue>
</operation>

<operation id="270" st_id="28" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:178 %t17 = dmul i64 %t16, i64 %r_16

]]></Node>
<StgValue><ssdm name="t17"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="271" st_id="29" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:137 %t9 = dadd i64 %t8, i64 %p4

]]></Node>
<StgValue><ssdm name="t9"/></StgValue>
</operation>

<operation id="272" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:138 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t9, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="273" st_id="29" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:178 %t17 = dmul i64 %t16, i64 %r_16

]]></Node>
<StgValue><ssdm name="t17"/></StgValue>
</operation>

<operation id="274" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:179 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t17, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="275" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:115 %q4 = select i1 %or_ln443_4, i64 3.75441, i64 66.8013

]]></Node>
<StgValue><ssdm name="q4"/></StgValue>
</operation>

<operation id="276" st_id="30" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:141 %t10 = dmul i64 %t9, i64 %r_16

]]></Node>
<StgValue><ssdm name="t10"/></StgValue>
</operation>

<operation id="277" st_id="30" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:182 %f2 = dadd i64 %t17, i64 %q4

]]></Node>
<StgValue><ssdm name="f2"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="278" st_id="31" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:141 %t10 = dmul i64 %t9, i64 %r_16

]]></Node>
<StgValue><ssdm name="t10"/></StgValue>
</operation>

<operation id="279" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:142 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t10, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="280" st_id="31" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:182 %f2 = dadd i64 %t17, i64 %q4

]]></Node>
<StgValue><ssdm name="f2"/></StgValue>
</operation>

<operation id="281" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:183 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="282" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:110 %p5 = select i1 %or_ln443_4, i64 4.37466, i64 -30.6648

]]></Node>
<StgValue><ssdm name="p5"/></StgValue>
</operation>

<operation id="283" st_id="32" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:145 %t11 = dadd i64 %t10, i64 %p5

]]></Node>
<StgValue><ssdm name="t11"/></StgValue>
</operation>

<operation id="284" st_id="32" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:186 %t18 = dmul i64 %f2, i64 %r_16

]]></Node>
<StgValue><ssdm name="t18"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="285" st_id="33" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:145 %t11 = dadd i64 %t10, i64 %p5

]]></Node>
<StgValue><ssdm name="t11"/></StgValue>
</operation>

<operation id="286" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:146 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t11, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>

<operation id="287" st_id="33" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:186 %t18 = dmul i64 %f2, i64 %r_16

]]></Node>
<StgValue><ssdm name="t18"/></StgValue>
</operation>

<operation id="288" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:187 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t18, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="289" st_id="34" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:149 %t12 = dmul i64 %t11, i64 %r_16

]]></Node>
<StgValue><ssdm name="t12"/></StgValue>
</operation>

<operation id="290" st_id="34" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:190 %f2_8 = dadd i64 %t18, i64 -13.2807

]]></Node>
<StgValue><ssdm name="f2_8"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="291" st_id="35" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:149 %t12 = dmul i64 %t11, i64 %r_16

]]></Node>
<StgValue><ssdm name="t12"/></StgValue>
</operation>

<operation id="292" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:150 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t12, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>

<operation id="293" st_id="35" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:190 %f2_8 = dadd i64 %t18, i64 -13.2807

]]></Node>
<StgValue><ssdm name="f2_8"/></StgValue>
</operation>

<operation id="294" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:191 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_8, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>

<operation id="295" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:193 %f2_9 = select i1 %or_ln443_4, i64 %f2, i64 %f2_8

]]></Node>
<StgValue><ssdm name="f2_9"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="296" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:111 %p6 = select i1 %or_ln443_4, i64 2.93816, i64 2.50663

]]></Node>
<StgValue><ssdm name="p6"/></StgValue>
</operation>

<operation id="297" st_id="36" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:153 %f1_1 = dadd i64 %t12, i64 %p6

]]></Node>
<StgValue><ssdm name="f1_1"/></StgValue>
</operation>

<operation id="298" st_id="36" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:195 %t19 = dmul i64 %f2_9, i64 %r_16

]]></Node>
<StgValue><ssdm name="t19"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="299" st_id="37" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:153 %f1_1 = dadd i64 %t12, i64 %p6

]]></Node>
<StgValue><ssdm name="f1_1"/></StgValue>
</operation>

<operation id="300" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:154 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1_1, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>

<operation id="301" st_id="37" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:195 %t19 = dmul i64 %f2_9, i64 %r_16

]]></Node>
<StgValue><ssdm name="t19"/></StgValue>
</operation>

<operation id="302" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:196 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t19, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="303" st_id="38" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:157 %f1 = dmul i64 %f1_1, i64 %z_9

]]></Node>
<StgValue><ssdm name="f1"/></StgValue>
</operation>

<operation id="304" st_id="38" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:199 %f2_10 = dadd i64 %t19, i64 1

]]></Node>
<StgValue><ssdm name="f2_10"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="305" st_id="39" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:157 %f1 = dmul i64 %f1_1, i64 %z_9

]]></Node>
<StgValue><ssdm name="f1"/></StgValue>
</operation>

<operation id="306" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:158 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>

<operation id="307" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:160 %f1_4 = select i1 %or_ln443_4, i64 %f1_1, i64 %f1

]]></Node>
<StgValue><ssdm name="f1_4"/></StgValue>
</operation>

<operation id="308" st_id="39" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:199 %f2_10 = dadd i64 %t19, i64 1

]]></Node>
<StgValue><ssdm name="f2_10"/></StgValue>
</operation>

<operation id="309" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:200 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_10, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="310" st_id="40" stage="7" lat="7">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:202 %standard_value = ddiv i64 %f1_4, i64 %f2_10

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="311" st_id="41" stage="6" lat="7">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:202 %standard_value = ddiv i64 %f1_4, i64 %f2_10

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="312" st_id="42" stage="5" lat="7">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:202 %standard_value = ddiv i64 %f1_4, i64 %f2_10

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="313" st_id="43" stage="4" lat="7">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:202 %standard_value = ddiv i64 %f1_4, i64 %f2_10

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="314" st_id="44" stage="3" lat="7">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:202 %standard_value = ddiv i64 %f1_4, i64 %f2_10

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="315" st_id="45" stage="2" lat="7">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:202 %standard_value = ddiv i64 %f1_4, i64 %f2_10

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="316" st_id="46" stage="1" lat="7">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:202 %standard_value = ddiv i64 %f1_4, i64 %f2_10

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>

<operation id="317" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln443" val="0"/>
<literal name="or_ln443_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:203 %bitcast_ln541 = bitcast i64 %standard_value

]]></Node>
<StgValue><ssdm name="bitcast_ln541"/></StgValue>
</operation>

<operation id="318" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln443" val="0"/>
<literal name="or_ln443_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:204 %xor_ln541 = xor i64 %bitcast_ln541, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln541"/></StgValue>
</operation>

<operation id="319" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln443" val="0"/>
<literal name="or_ln443_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:205 %bitcast_ln541_4 = bitcast i64 %xor_ln541

]]></Node>
<StgValue><ssdm name="bitcast_ln541_4"/></StgValue>
</operation>

<operation id="320" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:206 %select_ln540 = select i1 %and_ln443, i64 %standard_value, i64 %bitcast_ln541_4

]]></Node>
<StgValue><ssdm name="select_ln540"/></StgValue>
</operation>

<operation id="321" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:207 %result = select i1 %or_ln443_4, i64 %select_ln540, i64 %standard_value

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="322" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:208 %ireg = bitcast i64 %result

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="323" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="63" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:209 %trunc_ln564 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln564"/></StgValue>
</operation>

<operation id="324" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:210 %p_Result_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_281"/></StgValue>
</operation>

<operation id="325" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:211 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="326" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint..40:212 %zext_ln501 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln501"/></StgValue>
</operation>

<operation id="327" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:213 %trunc_ln574 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln574"/></StgValue>
</operation>

<operation id="328" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
fpga_resource_hint..40:214 %p_Result_282 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574

]]></Node>
<StgValue><ssdm name="p_Result_282"/></StgValue>
</operation>

<operation id="329" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="54" op_0_bw="53">
<![CDATA[
fpga_resource_hint..40:215 %zext_ln578 = zext i53 %p_Result_282

]]></Node>
<StgValue><ssdm name="zext_ln578"/></StgValue>
</operation>

<operation id="330" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
fpga_resource_hint..40:216 %man_V_496 = sub i54 0, i54 %zext_ln578

]]></Node>
<StgValue><ssdm name="man_V_496"/></StgValue>
</operation>

<operation id="331" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
fpga_resource_hint..40:217 %man_V_497 = select i1 %p_Result_281, i54 %man_V_496, i54 %zext_ln578

]]></Node>
<StgValue><ssdm name="man_V_497"/></StgValue>
</operation>

<operation id="332" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
fpga_resource_hint..40:218 %icmp_ln580 = icmp_eq  i63 %trunc_ln564, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580"/></StgValue>
</operation>

<operation id="333" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint..40:219 %F2 = sub i12 1075, i12 %zext_ln501

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="334" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint..40:220 %icmp_ln590 = icmp_sgt  i12 %F2, i12 8

]]></Node>
<StgValue><ssdm name="icmp_ln590"/></StgValue>
</operation>

<operation id="335" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint..40:221 %add_ln590 = add i12 %F2, i12 4088

]]></Node>
<StgValue><ssdm name="add_ln590"/></StgValue>
</operation>

<operation id="336" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint..40:222 %sub_ln590 = sub i12 8, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln590"/></StgValue>
</operation>

<operation id="337" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
fpga_resource_hint..40:223 %sh_amt = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="338" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint..40:224 %sext_ln590 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln590"/></StgValue>
</operation>

<operation id="339" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint..40:225 %icmp_ln591 = icmp_eq  i12 %F2, i12 8

]]></Node>
<StgValue><ssdm name="icmp_ln591"/></StgValue>
</operation>

<operation id="340" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="54">
<![CDATA[
fpga_resource_hint..40:226 %trunc_ln592 = trunc i54 %man_V_497

]]></Node>
<StgValue><ssdm name="trunc_ln592"/></StgValue>
</operation>

<operation id="341" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint..40:227 %icmp_ln594 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594"/></StgValue>
</operation>

<operation id="342" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="54" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:228 %zext_ln595 = zext i32 %sext_ln590

]]></Node>
<StgValue><ssdm name="zext_ln595"/></StgValue>
</operation>

<operation id="343" st_id="47" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
fpga_resource_hint..40:229 %ashr_ln595 = ashr i54 %man_V_497, i54 %zext_ln595

]]></Node>
<StgValue><ssdm name="ashr_ln595"/></StgValue>
</operation>

<operation id="344" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="54">
<![CDATA[
fpga_resource_hint..40:230 %trunc_ln595 = trunc i54 %ashr_ln595

]]></Node>
<StgValue><ssdm name="trunc_ln595"/></StgValue>
</operation>

<operation id="345" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:231 %tmp_450 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="346" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint..40:232 %select_ln597 = select i1 %tmp_450, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln597"/></StgValue>
</operation>

<operation id="347" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint..40:233 %select_ln594 = select i1 %icmp_ln594, i16 %trunc_ln595, i16 %select_ln597

]]></Node>
<StgValue><ssdm name="select_ln594"/></StgValue>
</operation>

<operation id="348" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:234 %tmp_451 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="349" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint..40:235 %icmp_ln612 = icmp_eq  i8 %tmp_451, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln612"/></StgValue>
</operation>

<operation id="350" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:236 %sext_ln590cast = trunc i32 %sext_ln590

]]></Node>
<StgValue><ssdm name="sext_ln590cast"/></StgValue>
</operation>

<operation id="351" st_id="47" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint..40:237 %shl_ln613 = shl i16 %trunc_ln592, i16 %sext_ln590cast

]]></Node>
<StgValue><ssdm name="shl_ln613"/></StgValue>
</operation>

<operation id="352" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint..40:238 %select_ln612 = select i1 %icmp_ln612, i16 %shl_ln613, i16 0

]]></Node>
<StgValue><ssdm name="select_ln612"/></StgValue>
</operation>

<operation id="353" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:239 %xor_ln580 = xor i1 %icmp_ln580, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580"/></StgValue>
</operation>

<operation id="354" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:240 %and_ln591 = and i1 %icmp_ln591, i1 %xor_ln580

]]></Node>
<StgValue><ssdm name="and_ln591"/></StgValue>
</operation>

<operation id="355" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint..40:241 %select_ln591 = select i1 %and_ln591, i16 %trunc_ln592, i16 %select_ln612

]]></Node>
<StgValue><ssdm name="select_ln591"/></StgValue>
</operation>

<operation id="356" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:242 %or_ln591 = or i1 %icmp_ln580, i1 %icmp_ln591

]]></Node>
<StgValue><ssdm name="or_ln591"/></StgValue>
</operation>

<operation id="357" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:243 %xor_ln591 = xor i1 %or_ln591, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln591"/></StgValue>
</operation>

<operation id="358" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:244 %and_ln590 = and i1 %icmp_ln590, i1 %xor_ln591

]]></Node>
<StgValue><ssdm name="and_ln590"/></StgValue>
</operation>

<operation id="359" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint..40:245 %select_ln590 = select i1 %and_ln590, i16 %select_ln594, i16 %select_ln591

]]></Node>
<StgValue><ssdm name="select_ln590"/></StgValue>
</operation>

<operation id="360" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint..40:246 %TEMP_V = select i1 %icmp_ln580, i16 0, i16 %select_ln590

]]></Node>
<StgValue><ssdm name="TEMP_V"/></StgValue>
</operation>

<operation id="361" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="24" op_0_bw="16">
<![CDATA[
fpga_resource_hint..40:248 %sext_ln1245_14 = sext i16 %TEMP_V

]]></Node>
<StgValue><ssdm name="sext_ln1245_14"/></StgValue>
</operation>

<operation id="362" st_id="47" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint..40:249 %mul_ln1245 = mul i24 %sext_ln1245_14, i24 %sext_ln1245_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="363" st_id="48" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint..40:249 %mul_ln1245 = mul i24 %sext_ln1245_14, i24 %sext_ln1245_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="364" st_id="49" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint..40:247 %tmp_V_18 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %channel_out

]]></Node>
<StgValue><ssdm name="tmp_V_18"/></StgValue>
</operation>

<operation id="365" st_id="49" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint..40:249 %mul_ln1245 = mul i24 %sext_ln1245_14, i24 %sext_ln1245_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="366" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
fpga_resource_hint..40:250 %lhs_V_54 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_V_18, i8 0

]]></Node>
<StgValue><ssdm name="lhs_V_54"/></StgValue>
</operation>

<operation id="367" st_id="49" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint..40:251 %ret_V = add i24 %lhs_V_54, i24 %mul_ln1245

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="424" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0">
<![CDATA[
AWGN.1.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="368" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:79 %rbegin2_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin2_i"/></StgValue>
</operation>

<operation id="369" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:82 %rend72_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin2_i

]]></Node>
<StgValue><ssdm name="rend72_i"/></StgValue>
</operation>

<operation id="370" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:83 %rbegin4_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64

]]></Node>
<StgValue><ssdm name="rbegin4_i"/></StgValue>
</operation>

<operation id="371" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:86 %rend68_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin4_i

]]></Node>
<StgValue><ssdm name="rend68_i"/></StgValue>
</operation>

<operation id="372" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:87 %rbegin8_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin8_i"/></StgValue>
</operation>

<operation id="373" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:90 %rend80_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin8_i

]]></Node>
<StgValue><ssdm name="rend80_i"/></StgValue>
</operation>

<operation id="374" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:92 %rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin1_i"/></StgValue>
</operation>

<operation id="375" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:95 %rend78_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin1_i

]]></Node>
<StgValue><ssdm name="rend78_i"/></StgValue>
</operation>

<operation id="376" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:96 %rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin3_i"/></StgValue>
</operation>

<operation id="377" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:99 %rend76_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin3_i

]]></Node>
<StgValue><ssdm name="rend76_i"/></StgValue>
</operation>

<operation id="378" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:116 %rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54

]]></Node>
<StgValue><ssdm name="rbegin5_i"/></StgValue>
</operation>

<operation id="379" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:119 %rend66_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin5_i

]]></Node>
<StgValue><ssdm name="rend66_i"/></StgValue>
</operation>

<operation id="380" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:120 %rbegin6_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin6_i"/></StgValue>
</operation>

<operation id="381" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:123 %rend62_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin6_i

]]></Node>
<StgValue><ssdm name="rend62_i"/></StgValue>
</operation>

<operation id="382" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:124 %rbegin10_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin10_i"/></StgValue>
</operation>

<operation id="383" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:127 %rend60_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin10_i

]]></Node>
<StgValue><ssdm name="rend60_i"/></StgValue>
</operation>

<operation id="384" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:128 %rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin11_i"/></StgValue>
</operation>

<operation id="385" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:131 %rend56_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin11_i

]]></Node>
<StgValue><ssdm name="rend56_i"/></StgValue>
</operation>

<operation id="386" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:132 %rbegin12_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin12_i"/></StgValue>
</operation>

<operation id="387" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:135 %rend54_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin12_i

]]></Node>
<StgValue><ssdm name="rend54_i"/></StgValue>
</operation>

<operation id="388" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:136 %rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin13_i"/></StgValue>
</operation>

<operation id="389" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:139 %rend50_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin13_i

]]></Node>
<StgValue><ssdm name="rend50_i"/></StgValue>
</operation>

<operation id="390" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:140 %rbegin14_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin14_i"/></StgValue>
</operation>

<operation id="391" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:143 %rend46_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin14_i

]]></Node>
<StgValue><ssdm name="rend46_i"/></StgValue>
</operation>

<operation id="392" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:144 %rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin15_i"/></StgValue>
</operation>

<operation id="393" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:147 %rend42_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin15_i

]]></Node>
<StgValue><ssdm name="rend42_i"/></StgValue>
</operation>

<operation id="394" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:148 %rbegin16_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin16_i"/></StgValue>
</operation>

<operation id="395" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:151 %rend40_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin16_i

]]></Node>
<StgValue><ssdm name="rend40_i"/></StgValue>
</operation>

<operation id="396" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:152 %rbegin18_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin18_i"/></StgValue>
</operation>

<operation id="397" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:155 %rend36_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin18_i

]]></Node>
<StgValue><ssdm name="rend36_i"/></StgValue>
</operation>

<operation id="398" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:156 %rbegin20_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin20_i"/></StgValue>
</operation>

<operation id="399" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:159 %rend34_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin20_i

]]></Node>
<StgValue><ssdm name="rend34_i"/></StgValue>
</operation>

<operation id="400" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:161 %rbegin21_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin21_i"/></StgValue>
</operation>

<operation id="401" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:164 %rend32_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin21_i

]]></Node>
<StgValue><ssdm name="rend32_i"/></StgValue>
</operation>

<operation id="402" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:165 %rbegin22_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin22_i"/></StgValue>
</operation>

<operation id="403" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:168 %rend28_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin22_i

]]></Node>
<StgValue><ssdm name="rend28_i"/></StgValue>
</operation>

<operation id="404" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:169 %rbegin23_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin23_i"/></StgValue>
</operation>

<operation id="405" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:172 %rend24_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin23_i

]]></Node>
<StgValue><ssdm name="rend24_i"/></StgValue>
</operation>

<operation id="406" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:173 %rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin19_i"/></StgValue>
</operation>

<operation id="407" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:176 %rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin19_i

]]></Node>
<StgValue><ssdm name="rend20_i"/></StgValue>
</operation>

<operation id="408" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:177 %rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin17_i"/></StgValue>
</operation>

<operation id="409" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:180 %rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin17_i

]]></Node>
<StgValue><ssdm name="rend18_i"/></StgValue>
</operation>

<operation id="410" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:181 %rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin9_i"/></StgValue>
</operation>

<operation id="411" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:184 %rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin9_i

]]></Node>
<StgValue><ssdm name="rend10_i"/></StgValue>
</operation>

<operation id="412" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:185 %rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34

]]></Node>
<StgValue><ssdm name="rbegin7_i"/></StgValue>
</operation>

<operation id="413" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:188 %rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin7_i

]]></Node>
<StgValue><ssdm name="rend8_i"/></StgValue>
</operation>

<operation id="414" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:189 %rbegin24_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin24_i"/></StgValue>
</operation>

<operation id="415" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:192 %rend84_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin24_i

]]></Node>
<StgValue><ssdm name="rend84_i"/></StgValue>
</operation>

<operation id="416" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:194 %rbegin25_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin25_i"/></StgValue>
</operation>

<operation id="417" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:197 %rend70_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin25_i

]]></Node>
<StgValue><ssdm name="rend70_i"/></StgValue>
</operation>

<operation id="418" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:198 %rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="419" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:201 %rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin_i

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="420" st_id="50" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint..40:251 %ret_V = add i24 %lhs_V_54, i24 %mul_ln1245

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="421" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:252 %p_0 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="422" st_id="50" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint..40:253 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %noise_out, i16 %p_0

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="423" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint..40:259 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="535" name="rngMT19937ICN_uniformRNG_x_k_p_0_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_0_V"/></StgValue>
</port>
<port id="536" name="rngMT19937ICN_uniformRNG_x_k_p_1_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_1_V"/></StgValue>
</port>
<port id="537" name="rngMT19937ICN_uniformRNG_x_k_p_m_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_m_V"/></StgValue>
</port>
<port id="538" name="rngMT19937ICN_uniformRNG_x_k_p_2_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_2_V"/></StgValue>
</port>
<port id="539" name="sext_ln1245" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln1245"/></StgValue>
</port>
<port id="540" name="rngMT19937ICN_uniformRNG_mt_even_0_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="541" name="rngMT19937ICN_uniformRNG_mt_odd_0_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="542" name="channel_out" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="channel_out"/></StgValue>
</port>
<port id="543" name="noise_out" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="noise_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="545" from="StgValue_544" to="p_0_0_09758_i" fromId="544" toId="53">
</dataflow>
<dataflow id="546" from="StgValue_544" to="lhs_V" fromId="544" toId="54">
</dataflow>
<dataflow id="547" from="StgValue_544" to="p_Val2_s" fromId="544" toId="55">
</dataflow>
<dataflow id="548" from="StgValue_544" to="j" fromId="544" toId="56">
</dataflow>
<dataflow id="549" from="StgValue_544" to="p_Val2_150" fromId="544" toId="57">
</dataflow>
<dataflow id="551" from="_ssdm_op_Read.ap_auto.i16" to="sext_ln1245_read" fromId="550" toId="58">
</dataflow>
<dataflow id="552" from="sext_ln1245" to="sext_ln1245_read" fromId="539" toId="58">
</dataflow>
<dataflow id="554" from="_ssdm_op_Read.ap_auto.i32" to="rngMT19937ICN_uniformRNG_x_k_p_2_V_read" fromId="553" toId="59">
</dataflow>
<dataflow id="555" from="rngMT19937ICN_uniformRNG_x_k_p_2_V" to="rngMT19937ICN_uniformRNG_x_k_p_2_V_read" fromId="538" toId="59">
</dataflow>
<dataflow id="556" from="_ssdm_op_Read.ap_auto.i32" to="rngMT19937ICN_uniformRNG_x_k_p_m_V_read" fromId="553" toId="60">
</dataflow>
<dataflow id="557" from="rngMT19937ICN_uniformRNG_x_k_p_m_V" to="rngMT19937ICN_uniformRNG_x_k_p_m_V_read" fromId="537" toId="60">
</dataflow>
<dataflow id="558" from="_ssdm_op_Read.ap_auto.i32" to="rngMT19937ICN_uniformRNG_x_k_p_1_V_read" fromId="553" toId="61">
</dataflow>
<dataflow id="559" from="rngMT19937ICN_uniformRNG_x_k_p_1_V" to="rngMT19937ICN_uniformRNG_x_k_p_1_V_read" fromId="536" toId="61">
</dataflow>
<dataflow id="560" from="_ssdm_op_Read.ap_auto.i32" to="rngMT19937ICN_uniformRNG_x_k_p_0_V_read" fromId="553" toId="62">
</dataflow>
<dataflow id="561" from="rngMT19937ICN_uniformRNG_x_k_p_0_V" to="rngMT19937ICN_uniformRNG_x_k_p_0_V_read" fromId="535" toId="62">
</dataflow>
<dataflow id="562" from="sext_ln1245_read" to="sext_ln1245_cast" fromId="58" toId="63">
</dataflow>
<dataflow id="564" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="563" toId="64">
</dataflow>
<dataflow id="565" from="noise_out" to="specinterface_ln0" fromId="543" toId="64">
</dataflow>
<dataflow id="567" from="empty_60" to="specinterface_ln0" fromId="566" toId="64">
</dataflow>
<dataflow id="569" from="StgValue_568" to="specinterface_ln0" fromId="568" toId="64">
</dataflow>
<dataflow id="570" from="StgValue_568" to="specinterface_ln0" fromId="568" toId="64">
</dataflow>
<dataflow id="572" from="empty_59" to="specinterface_ln0" fromId="571" toId="64">
</dataflow>
<dataflow id="573" from="StgValue_568" to="specinterface_ln0" fromId="568" toId="64">
</dataflow>
<dataflow id="574" from="StgValue_568" to="specinterface_ln0" fromId="568" toId="64">
</dataflow>
<dataflow id="575" from="empty_59" to="specinterface_ln0" fromId="571" toId="64">
</dataflow>
<dataflow id="576" from="empty_59" to="specinterface_ln0" fromId="571" toId="64">
</dataflow>
<dataflow id="577" from="empty_59" to="specinterface_ln0" fromId="571" toId="64">
</dataflow>
<dataflow id="578" from="StgValue_568" to="specinterface_ln0" fromId="568" toId="64">
</dataflow>
<dataflow id="579" from="StgValue_568" to="specinterface_ln0" fromId="568" toId="64">
</dataflow>
<dataflow id="580" from="StgValue_568" to="specinterface_ln0" fromId="568" toId="64">
</dataflow>
<dataflow id="581" from="StgValue_568" to="specinterface_ln0" fromId="568" toId="64">
</dataflow>
<dataflow id="582" from="empty_59" to="specinterface_ln0" fromId="571" toId="64">
</dataflow>
<dataflow id="583" from="empty_59" to="specinterface_ln0" fromId="571" toId="64">
</dataflow>
<dataflow id="584" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="563" toId="65">
</dataflow>
<dataflow id="585" from="channel_out" to="specinterface_ln0" fromId="542" toId="65">
</dataflow>
<dataflow id="586" from="empty_60" to="specinterface_ln0" fromId="566" toId="65">
</dataflow>
<dataflow id="587" from="StgValue_568" to="specinterface_ln0" fromId="568" toId="65">
</dataflow>
<dataflow id="588" from="StgValue_568" to="specinterface_ln0" fromId="568" toId="65">
</dataflow>
<dataflow id="589" from="empty_59" to="specinterface_ln0" fromId="571" toId="65">
</dataflow>
<dataflow id="590" from="StgValue_568" to="specinterface_ln0" fromId="568" toId="65">
</dataflow>
<dataflow id="591" from="StgValue_568" to="specinterface_ln0" fromId="568" toId="65">
</dataflow>
<dataflow id="592" from="empty_59" to="specinterface_ln0" fromId="571" toId="65">
</dataflow>
<dataflow id="593" from="empty_59" to="specinterface_ln0" fromId="571" toId="65">
</dataflow>
<dataflow id="594" from="empty_59" to="specinterface_ln0" fromId="571" toId="65">
</dataflow>
<dataflow id="595" from="StgValue_568" to="specinterface_ln0" fromId="568" toId="65">
</dataflow>
<dataflow id="596" from="StgValue_568" to="specinterface_ln0" fromId="568" toId="65">
</dataflow>
<dataflow id="597" from="StgValue_568" to="specinterface_ln0" fromId="568" toId="65">
</dataflow>
<dataflow id="598" from="StgValue_568" to="specinterface_ln0" fromId="568" toId="65">
</dataflow>
<dataflow id="599" from="empty_59" to="specinterface_ln0" fromId="571" toId="65">
</dataflow>
<dataflow id="600" from="empty_59" to="specinterface_ln0" fromId="571" toId="65">
</dataflow>
<dataflow id="601" from="rngMT19937ICN_uniformRNG_x_k_p_1_V_read" to="store_ln0" fromId="61" toId="66">
</dataflow>
<dataflow id="602" from="p_Val2_150" to="store_ln0" fromId="57" toId="66">
</dataflow>
<dataflow id="604" from="StgValue_603" to="store_ln0" fromId="603" toId="67">
</dataflow>
<dataflow id="605" from="j" to="store_ln0" fromId="56" toId="67">
</dataflow>
<dataflow id="606" from="rngMT19937ICN_uniformRNG_x_k_p_0_V_read" to="store_ln0" fromId="62" toId="68">
</dataflow>
<dataflow id="607" from="p_Val2_s" to="store_ln0" fromId="55" toId="68">
</dataflow>
<dataflow id="608" from="rngMT19937ICN_uniformRNG_x_k_p_m_V_read" to="store_ln0" fromId="60" toId="69">
</dataflow>
<dataflow id="609" from="lhs_V" to="store_ln0" fromId="54" toId="69">
</dataflow>
<dataflow id="610" from="rngMT19937ICN_uniformRNG_x_k_p_2_V_read" to="store_ln0" fromId="59" toId="70">
</dataflow>
<dataflow id="611" from="p_0_0_09758_i" to="store_ln0" fromId="53" toId="70">
</dataflow>
<dataflow id="612" from="j" to="j_4" fromId="56" toId="72">
</dataflow>
<dataflow id="613" from="j_4" to="icmp_ln15" fromId="72" toId="73">
</dataflow>
<dataflow id="615" from="StgValue_614" to="icmp_ln15" fromId="614" toId="73">
</dataflow>
<dataflow id="616" from="j_4" to="j_5" fromId="72" toId="74">
</dataflow>
<dataflow id="618" from="StgValue_617" to="j_5" fromId="617" toId="74">
</dataflow>
<dataflow id="619" from="icmp_ln15" to="br_ln15" fromId="73" toId="75">
</dataflow>
<dataflow id="620" from="j_4" to="p_cast_i" fromId="72" toId="76">
</dataflow>
<dataflow id="621" from="j_4" to="trunc_ln229" fromId="72" toId="77">
</dataflow>
<dataflow id="622" from="j_4" to="addr_head_p_3_V" fromId="72" toId="78">
</dataflow>
<dataflow id="624" from="StgValue_623" to="addr_head_p_3_V" fromId="623" toId="78">
</dataflow>
<dataflow id="625" from="p_cast_i" to="addr_head_p_m_p_1_V" fromId="76" toId="79">
</dataflow>
<dataflow id="627" from="StgValue_626" to="addr_head_p_m_p_1_V" fromId="626" toId="79">
</dataflow>
<dataflow id="628" from="p_cast_i" to="addr_head_p_n_V" fromId="76" toId="80">
</dataflow>
<dataflow id="630" from="StgValue_629" to="addr_head_p_n_V" fromId="629" toId="80">
</dataflow>
<dataflow id="632" from="_ssdm_op_PartSelect.i7.i8.i32.i32" to="r_s" fromId="631" toId="81">
</dataflow>
<dataflow id="633" from="addr_head_p_3_V" to="r_s" fromId="78" toId="81">
</dataflow>
<dataflow id="634" from="StgValue_544" to="r_s" fromId="544" toId="81">
</dataflow>
<dataflow id="636" from="StgValue_635" to="r_s" fromId="635" toId="81">
</dataflow>
<dataflow id="638" from="_ssdm_op_PartSelect.i9.i10.i32.i32" to="r_11" fromId="637" toId="82">
</dataflow>
<dataflow id="639" from="addr_head_p_m_p_1_V" to="r_11" fromId="79" toId="82">
</dataflow>
<dataflow id="640" from="StgValue_544" to="r_11" fromId="544" toId="82">
</dataflow>
<dataflow id="642" from="StgValue_641" to="r_11" fromId="641" toId="82">
</dataflow>
<dataflow id="643" from="_ssdm_op_PartSelect.i9.i10.i32.i32" to="r_12" fromId="637" toId="83">
</dataflow>
<dataflow id="644" from="addr_head_p_n_V" to="r_12" fromId="80" toId="83">
</dataflow>
<dataflow id="645" from="StgValue_544" to="r_12" fromId="544" toId="83">
</dataflow>
<dataflow id="646" from="StgValue_641" to="r_12" fromId="641" toId="83">
</dataflow>
<dataflow id="647" from="r_s" to="zext_ln587" fromId="81" toId="84">
</dataflow>
<dataflow id="648" from="r_11" to="zext_ln587_6" fromId="82" toId="85">
</dataflow>
<dataflow id="649" from="trunc_ln229" to="br_ln736" fromId="77" toId="86">
</dataflow>
<dataflow id="650" from="rngMT19937ICN_uniformRNG_mt_odd_0_V" to="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2" fromId="541" toId="87">
</dataflow>
<dataflow id="652" from="StgValue_651" to="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2" fromId="651" toId="87">
</dataflow>
<dataflow id="653" from="zext_ln587" to="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2" fromId="84" toId="87">
</dataflow>
<dataflow id="654" from="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2" to="rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1" fromId="87" toId="88">
</dataflow>
<dataflow id="655" from="rngMT19937ICN_uniformRNG_mt_even_0_V" to="rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1" fromId="540" toId="89">
</dataflow>
<dataflow id="656" from="StgValue_651" to="rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1" fromId="651" toId="89">
</dataflow>
<dataflow id="657" from="zext_ln587_6" to="rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1" fromId="85" toId="89">
</dataflow>
<dataflow id="658" from="rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1" to="rngMT19937ICN_uniformRNG_mt_even_0_V_load_1" fromId="89" toId="90">
</dataflow>
<dataflow id="659" from="rngMT19937ICN_uniformRNG_mt_even_0_V" to="rngMT19937ICN_uniformRNG_mt_even_0_V_addr" fromId="540" toId="91">
</dataflow>
<dataflow id="660" from="StgValue_651" to="rngMT19937ICN_uniformRNG_mt_even_0_V_addr" fromId="651" toId="91">
</dataflow>
<dataflow id="661" from="zext_ln587" to="rngMT19937ICN_uniformRNG_mt_even_0_V_addr" fromId="84" toId="91">
</dataflow>
<dataflow id="662" from="rngMT19937ICN_uniformRNG_mt_even_0_V_addr" to="rngMT19937ICN_uniformRNG_mt_even_0_V_load" fromId="91" toId="92">
</dataflow>
<dataflow id="663" from="rngMT19937ICN_uniformRNG_mt_odd_0_V" to="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr" fromId="541" toId="93">
</dataflow>
<dataflow id="664" from="StgValue_651" to="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr" fromId="651" toId="93">
</dataflow>
<dataflow id="665" from="zext_ln587_6" to="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr" fromId="85" toId="93">
</dataflow>
<dataflow id="666" from="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr" to="rngMT19937ICN_uniformRNG_mt_odd_0_V_load" fromId="93" toId="94">
</dataflow>
<dataflow id="667" from="j_5" to="store_ln15" fromId="74" toId="95">
</dataflow>
<dataflow id="668" from="j" to="store_ln15" fromId="56" toId="95">
</dataflow>
<dataflow id="669" from="p_Val2_150" to="p_Val2_151" fromId="57" toId="96">
</dataflow>
<dataflow id="671" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="670" toId="97">
</dataflow>
<dataflow id="673" from="StgValue_672" to="specpipeline_ln0" fromId="672" toId="97">
</dataflow>
<dataflow id="674" from="StgValue_568" to="specpipeline_ln0" fromId="568" toId="97">
</dataflow>
<dataflow id="675" from="StgValue_544" to="specpipeline_ln0" fromId="544" toId="97">
</dataflow>
<dataflow id="676" from="StgValue_568" to="specpipeline_ln0" fromId="568" toId="97">
</dataflow>
<dataflow id="678" from="p_str" to="specpipeline_ln0" fromId="677" toId="97">
</dataflow>
<dataflow id="680" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="679" toId="98">
</dataflow>
<dataflow id="682" from="StgValue_681" to="empty" fromId="681" toId="98">
</dataflow>
<dataflow id="683" from="StgValue_681" to="empty" fromId="681" toId="98">
</dataflow>
<dataflow id="684" from="StgValue_681" to="empty" fromId="681" toId="98">
</dataflow>
<dataflow id="685" from="lhs_V" to="lhs_V_load" fromId="54" toId="99">
</dataflow>
<dataflow id="686" from="p_Val2_s" to="p_Val2_load" fromId="55" toId="100">
</dataflow>
<dataflow id="688" from="_ssdm_op_SpecLoopName" to="specloopname_ln15" fromId="687" toId="101">
</dataflow>
<dataflow id="690" from="empty_24" to="specloopname_ln15" fromId="689" toId="101">
</dataflow>
<dataflow id="692" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_439" fromId="691" toId="102">
</dataflow>
<dataflow id="693" from="p_Val2_load" to="tmp_439" fromId="100" toId="102">
</dataflow>
<dataflow id="695" from="StgValue_694" to="tmp_439" fromId="694" toId="102">
</dataflow>
<dataflow id="696" from="p_Val2_151" to="p_Result_283" fromId="96" toId="103">
</dataflow>
<dataflow id="698" from="_ssdm_op_PartSelect.i30.i32.i32.i32" to="tmp_136" fromId="697" toId="104">
</dataflow>
<dataflow id="699" from="p_Val2_151" to="tmp_136" fromId="96" toId="104">
</dataflow>
<dataflow id="700" from="StgValue_544" to="tmp_136" fromId="544" toId="104">
</dataflow>
<dataflow id="702" from="StgValue_701" to="tmp_136" fromId="701" toId="104">
</dataflow>
<dataflow id="704" from="_ssdm_op_BitConcatenate.i31.i1.i30" to="tmp_V" fromId="703" toId="105">
</dataflow>
<dataflow id="705" from="tmp_439" to="tmp_V" fromId="102" toId="105">
</dataflow>
<dataflow id="706" from="tmp_136" to="tmp_V" fromId="104" toId="105">
</dataflow>
<dataflow id="707" from="tmp_V" to="zext_ln1043" fromId="105" toId="106">
</dataflow>
<dataflow id="708" from="p_Result_283" to="select_ln724" fromId="103" toId="107">
</dataflow>
<dataflow id="710" from="StgValue_709" to="select_ln724" fromId="709" toId="107">
</dataflow>
<dataflow id="711" from="StgValue_568" to="select_ln724" fromId="568" toId="107">
</dataflow>
<dataflow id="712" from="lhs_V_load" to="xor_ln1544" fromId="99" toId="108">
</dataflow>
<dataflow id="713" from="select_ln724" to="xor_ln1544" fromId="107" toId="108">
</dataflow>
<dataflow id="714" from="xor_ln1544" to="pre_result_V_10" fromId="108" toId="109">
</dataflow>
<dataflow id="715" from="zext_ln1043" to="pre_result_V_10" fromId="106" toId="109">
</dataflow>
<dataflow id="716" from="r_12" to="zext_ln587_7" fromId="83" toId="110">
</dataflow>
<dataflow id="717" from="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2" to="rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1" fromId="87" toId="111">
</dataflow>
<dataflow id="718" from="rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1" to="rngMT19937ICN_uniformRNG_mt_even_0_V_load_1" fromId="89" toId="112">
</dataflow>
<dataflow id="719" from="rngMT19937ICN_uniformRNG_mt_even_0_V" to="rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2" fromId="540" toId="113">
</dataflow>
<dataflow id="720" from="StgValue_651" to="rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2" fromId="651" toId="113">
</dataflow>
<dataflow id="721" from="zext_ln587_7" to="rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2" fromId="110" toId="113">
</dataflow>
<dataflow id="722" from="pre_result_V_10" to="store_ln743" fromId="109" toId="114">
</dataflow>
<dataflow id="723" from="rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2" to="store_ln743" fromId="113" toId="114">
</dataflow>
<dataflow id="724" from="rngMT19937ICN_uniformRNG_mt_even_0_V_addr" to="rngMT19937ICN_uniformRNG_mt_even_0_V_load" fromId="91" toId="116">
</dataflow>
<dataflow id="725" from="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr" to="rngMT19937ICN_uniformRNG_mt_odd_0_V_load" fromId="93" toId="117">
</dataflow>
<dataflow id="726" from="rngMT19937ICN_uniformRNG_mt_odd_0_V" to="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1" fromId="541" toId="118">
</dataflow>
<dataflow id="727" from="StgValue_651" to="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1" fromId="651" toId="118">
</dataflow>
<dataflow id="728" from="zext_ln587_7" to="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1" fromId="110" toId="118">
</dataflow>
<dataflow id="729" from="pre_result_V_10" to="store_ln739" fromId="109" toId="119">
</dataflow>
<dataflow id="730" from="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1" to="store_ln739" fromId="118" toId="119">
</dataflow>
<dataflow id="731" from="rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1" to="p_0_0_0976_i" fromId="111" toId="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln229" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="732" from="br_ln0" to="p_0_0_0976_i" fromId="115" toId="121">
</dataflow>
<dataflow id="733" from="rngMT19937ICN_uniformRNG_mt_even_0_V_load" to="p_0_0_0976_i" fromId="116" toId="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln229" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="734" from="br_ln740" to="p_0_0_0976_i" fromId="120" toId="121">
</dataflow>
<dataflow id="735" from="rngMT19937ICN_uniformRNG_mt_even_0_V_load_1" to="p_0_0_0964_i" fromId="112" toId="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln229" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="736" from="br_ln0" to="p_0_0_0964_i" fromId="115" toId="122">
</dataflow>
<dataflow id="737" from="rngMT19937ICN_uniformRNG_mt_odd_0_V_load" to="p_0_0_0964_i" fromId="117" toId="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln229" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="738" from="br_ln740" to="p_0_0_0964_i" fromId="120" toId="122">
</dataflow>
<dataflow id="739" from="p_0_0_09758_i" to="p_0_0_09758_i_load" fromId="53" toId="123">
</dataflow>
<dataflow id="741" from="_ssdm_op_PartSelect.i21.i32.i32.i32" to="r" fromId="740" toId="124">
</dataflow>
<dataflow id="742" from="pre_result_V_10" to="r" fromId="109" toId="124">
</dataflow>
<dataflow id="744" from="StgValue_743" to="r" fromId="743" toId="124">
</dataflow>
<dataflow id="745" from="StgValue_694" to="r" fromId="694" toId="124">
</dataflow>
<dataflow id="746" from="r" to="zext_ln1691" fromId="124" toId="125">
</dataflow>
<dataflow id="747" from="zext_ln1691" to="pre_result_V_11" fromId="125" toId="126">
</dataflow>
<dataflow id="748" from="pre_result_V_10" to="pre_result_V_11" fromId="109" toId="126">
</dataflow>
<dataflow id="749" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_440" fromId="691" toId="127">
</dataflow>
<dataflow id="750" from="pre_result_V_11" to="tmp_440" fromId="126" toId="127">
</dataflow>
<dataflow id="752" from="StgValue_751" to="tmp_440" fromId="751" toId="127">
</dataflow>
<dataflow id="754" from="_ssdm_op_PartSelect.i3.i32.i32.i32" to="tmp_137" fromId="753" toId="128">
</dataflow>
<dataflow id="755" from="pre_result_V_11" to="tmp_137" fromId="126" toId="128">
</dataflow>
<dataflow id="757" from="StgValue_756" to="tmp_137" fromId="756" toId="128">
</dataflow>
<dataflow id="759" from="StgValue_758" to="tmp_137" fromId="758" toId="128">
</dataflow>
<dataflow id="760" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_441" fromId="691" toId="129">
</dataflow>
<dataflow id="761" from="pre_result_V_11" to="tmp_441" fromId="126" toId="129">
</dataflow>
<dataflow id="763" from="StgValue_762" to="tmp_441" fromId="762" toId="129">
</dataflow>
<dataflow id="764" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_442" fromId="691" toId="130">
</dataflow>
<dataflow id="765" from="pre_result_V_11" to="tmp_442" fromId="126" toId="130">
</dataflow>
<dataflow id="767" from="StgValue_766" to="tmp_442" fromId="766" toId="130">
</dataflow>
<dataflow id="769" from="_ssdm_op_PartSelect.i2.i32.i32.i32" to="tmp_138" fromId="768" toId="131">
</dataflow>
<dataflow id="770" from="pre_result_V_11" to="tmp_138" fromId="126" toId="131">
</dataflow>
<dataflow id="771" from="StgValue_743" to="tmp_138" fromId="743" toId="131">
</dataflow>
<dataflow id="773" from="StgValue_772" to="tmp_138" fromId="772" toId="131">
</dataflow>
<dataflow id="774" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_443" fromId="691" toId="132">
</dataflow>
<dataflow id="775" from="pre_result_V_11" to="tmp_443" fromId="126" toId="132">
</dataflow>
<dataflow id="776" from="StgValue_635" to="tmp_443" fromId="635" toId="132">
</dataflow>
<dataflow id="777" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_444" fromId="691" toId="133">
</dataflow>
<dataflow id="778" from="pre_result_V_11" to="tmp_444" fromId="126" toId="133">
</dataflow>
<dataflow id="780" from="StgValue_779" to="tmp_444" fromId="779" toId="133">
</dataflow>
<dataflow id="781" from="_ssdm_op_PartSelect.i2.i32.i32.i32" to="tmp_139" fromId="768" toId="134">
</dataflow>
<dataflow id="782" from="pre_result_V_11" to="tmp_139" fromId="126" toId="134">
</dataflow>
<dataflow id="784" from="StgValue_783" to="tmp_139" fromId="783" toId="134">
</dataflow>
<dataflow id="786" from="StgValue_785" to="tmp_139" fromId="785" toId="134">
</dataflow>
<dataflow id="787" from="pre_result_V_11" to="trunc_ln1542" fromId="126" toId="135">
</dataflow>
<dataflow id="789" from="_ssdm_op_BitConcatenate.i32.i1.i2.i3.i1.i1.i2.i1.i1.i2.i3.i1.i1.i1.i1.i2.i1.i1.i7" to="ret" fromId="788" toId="136">
</dataflow>
<dataflow id="790" from="tmp_440" to="ret" fromId="127" toId="136">
</dataflow>
<dataflow id="792" from="StgValue_791" to="ret" fromId="791" toId="136">
</dataflow>
<dataflow id="793" from="tmp_137" to="ret" fromId="128" toId="136">
</dataflow>
<dataflow id="795" from="StgValue_794" to="ret" fromId="794" toId="136">
</dataflow>
<dataflow id="796" from="tmp_441" to="ret" fromId="129" toId="136">
</dataflow>
<dataflow id="797" from="StgValue_791" to="ret" fromId="791" toId="136">
</dataflow>
<dataflow id="798" from="tmp_442" to="ret" fromId="130" toId="136">
</dataflow>
<dataflow id="799" from="StgValue_794" to="ret" fromId="794" toId="136">
</dataflow>
<dataflow id="800" from="tmp_138" to="ret" fromId="131" toId="136">
</dataflow>
<dataflow id="802" from="StgValue_801" to="ret" fromId="801" toId="136">
</dataflow>
<dataflow id="803" from="tmp_443" to="ret" fromId="132" toId="136">
</dataflow>
<dataflow id="804" from="StgValue_794" to="ret" fromId="794" toId="136">
</dataflow>
<dataflow id="805" from="tmp_444" to="ret" fromId="133" toId="136">
</dataflow>
<dataflow id="806" from="StgValue_794" to="ret" fromId="794" toId="136">
</dataflow>
<dataflow id="807" from="tmp_139" to="ret" fromId="134" toId="136">
</dataflow>
<dataflow id="808" from="StgValue_794" to="ret" fromId="794" toId="136">
</dataflow>
<dataflow id="809" from="trunc_ln1542" to="ret" fromId="135" toId="136">
</dataflow>
<dataflow id="811" from="StgValue_810" to="ret" fromId="810" toId="136">
</dataflow>
<dataflow id="812" from="ret" to="pre_result_V_12" fromId="136" toId="137">
</dataflow>
<dataflow id="813" from="pre_result_V_11" to="pre_result_V_12" fromId="126" toId="137">
</dataflow>
<dataflow id="814" from="_ssdm_op_PartSelect.i3.i32.i32.i32" to="tmp_140" fromId="753" toId="138">
</dataflow>
<dataflow id="815" from="pre_result_V_12" to="tmp_140" fromId="137" toId="138">
</dataflow>
<dataflow id="816" from="StgValue_766" to="tmp_140" fromId="766" toId="138">
</dataflow>
<dataflow id="818" from="StgValue_817" to="tmp_140" fromId="817" toId="138">
</dataflow>
<dataflow id="820" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_141" fromId="819" toId="139">
</dataflow>
<dataflow id="821" from="pre_result_V_12" to="tmp_141" fromId="137" toId="139">
</dataflow>
<dataflow id="822" from="StgValue_635" to="tmp_141" fromId="635" toId="139">
</dataflow>
<dataflow id="823" from="StgValue_772" to="tmp_141" fromId="772" toId="139">
</dataflow>
<dataflow id="824" from="_ssdm_op_PartSelect.i2.i32.i32.i32" to="tmp_142" fromId="768" toId="140">
</dataflow>
<dataflow id="825" from="pre_result_V_12" to="tmp_142" fromId="137" toId="140">
</dataflow>
<dataflow id="826" from="StgValue_783" to="tmp_142" fromId="783" toId="140">
</dataflow>
<dataflow id="827" from="StgValue_785" to="tmp_142" fromId="785" toId="140">
</dataflow>
<dataflow id="829" from="_ssdm_op_BitConcatenate.i32.i3.i1.i6.i3.i2.i17" to="ret_13" fromId="828" toId="141">
</dataflow>
<dataflow id="830" from="tmp_140" to="ret_13" fromId="138" toId="141">
</dataflow>
<dataflow id="831" from="StgValue_794" to="ret_13" fromId="794" toId="141">
</dataflow>
<dataflow id="832" from="tmp_141" to="ret_13" fromId="139" toId="141">
</dataflow>
<dataflow id="833" from="StgValue_801" to="ret_13" fromId="801" toId="141">
</dataflow>
<dataflow id="834" from="tmp_142" to="ret_13" fromId="140" toId="141">
</dataflow>
<dataflow id="836" from="StgValue_835" to="ret_13" fromId="835" toId="141">
</dataflow>
<dataflow id="837" from="ret_13" to="pre_result_V_13" fromId="141" toId="142">
</dataflow>
<dataflow id="838" from="pre_result_V_12" to="pre_result_V_13" fromId="137" toId="142">
</dataflow>
<dataflow id="840" from="_ssdm_op_PartSelect.i14.i32.i32.i32" to="r_13" fromId="839" toId="143">
</dataflow>
<dataflow id="841" from="pre_result_V_13" to="r_13" fromId="142" toId="143">
</dataflow>
<dataflow id="843" from="StgValue_842" to="r_13" fromId="842" toId="143">
</dataflow>
<dataflow id="844" from="StgValue_694" to="r_13" fromId="694" toId="143">
</dataflow>
<dataflow id="845" from="r_13" to="zext_ln1691_4" fromId="143" toId="144">
</dataflow>
<dataflow id="846" from="zext_ln1691_4" to="pre_result_V" fromId="144" toId="145">
</dataflow>
<dataflow id="847" from="pre_result_V_13" to="pre_result_V" fromId="142" toId="145">
</dataflow>
<dataflow id="848" from="zext_ln1691_4" to="icmp_ln938" fromId="144" toId="146">
</dataflow>
<dataflow id="849" from="pre_result_V_13" to="icmp_ln938" fromId="142" toId="146">
</dataflow>
<dataflow id="851" from="llvm.part.select.i32" to="p_Result_278" fromId="850" toId="147">
</dataflow>
<dataflow id="852" from="pre_result_V" to="p_Result_278" fromId="145" toId="147">
</dataflow>
<dataflow id="853" from="StgValue_694" to="p_Result_278" fromId="694" toId="147">
</dataflow>
<dataflow id="854" from="StgValue_568" to="p_Result_278" fromId="568" toId="147">
</dataflow>
<dataflow id="856" from="llvm.cttz.i32" to="l" fromId="855" toId="148">
</dataflow>
<dataflow id="857" from="p_Result_278" to="l" fromId="147" toId="148">
</dataflow>
<dataflow id="859" from="StgValue_858" to="l" fromId="858" toId="148">
</dataflow>
<dataflow id="860" from="l" to="trunc_ln946" fromId="148" toId="149">
</dataflow>
<dataflow id="862" from="StgValue_861" to="sub_ln947" fromId="861" toId="150">
</dataflow>
<dataflow id="863" from="l" to="sub_ln947" fromId="148" toId="150">
</dataflow>
<dataflow id="864" from="sub_ln947" to="lsb_index" fromId="150" toId="151">
</dataflow>
<dataflow id="866" from="StgValue_865" to="lsb_index" fromId="865" toId="151">
</dataflow>
<dataflow id="868" from="_ssdm_op_PartSelect.i31.i32.i32.i32" to="tmp_445" fromId="867" toId="152">
</dataflow>
<dataflow id="869" from="lsb_index" to="tmp_445" fromId="151" toId="152">
</dataflow>
<dataflow id="870" from="StgValue_544" to="tmp_445" fromId="544" toId="152">
</dataflow>
<dataflow id="871" from="StgValue_694" to="tmp_445" fromId="694" toId="152">
</dataflow>
<dataflow id="872" from="tmp_445" to="icmp_ln949" fromId="152" toId="153">
</dataflow>
<dataflow id="874" from="StgValue_873" to="icmp_ln949" fromId="873" toId="153">
</dataflow>
<dataflow id="875" from="pre_result_V" to="zext_ln960" fromId="145" toId="154">
</dataflow>
<dataflow id="876" from="sub_ln947" to="trunc_ln950" fromId="150" toId="155">
</dataflow>
<dataflow id="878" from="StgValue_877" to="sub_ln950" fromId="877" toId="156">
</dataflow>
<dataflow id="879" from="trunc_ln950" to="sub_ln950" fromId="155" toId="156">
</dataflow>
<dataflow id="880" from="sub_ln950" to="zext_ln950" fromId="156" toId="157">
</dataflow>
<dataflow id="881" from="StgValue_672" to="lshr_ln950" fromId="672" toId="158">
</dataflow>
<dataflow id="882" from="zext_ln950" to="lshr_ln950" fromId="157" toId="158">
</dataflow>
<dataflow id="883" from="StgValue_544" to="shl_ln952" fromId="544" toId="159">
</dataflow>
<dataflow id="884" from="lsb_index" to="shl_ln952" fromId="151" toId="159">
</dataflow>
<dataflow id="885" from="lshr_ln950" to="or_ln952_5" fromId="158" toId="160">
</dataflow>
<dataflow id="886" from="shl_ln952" to="or_ln952_5" fromId="159" toId="160">
</dataflow>
<dataflow id="887" from="pre_result_V" to="and_ln952" fromId="145" toId="161">
</dataflow>
<dataflow id="888" from="or_ln952_5" to="and_ln952" fromId="160" toId="161">
</dataflow>
<dataflow id="889" from="and_ln952" to="icmp_ln952" fromId="161" toId="162">
</dataflow>
<dataflow id="890" from="StgValue_568" to="icmp_ln952" fromId="568" toId="162">
</dataflow>
<dataflow id="891" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_446" fromId="691" toId="163">
</dataflow>
<dataflow id="892" from="lsb_index" to="tmp_446" fromId="151" toId="163">
</dataflow>
<dataflow id="893" from="StgValue_694" to="tmp_446" fromId="694" toId="163">
</dataflow>
<dataflow id="894" from="tmp_446" to="xor_ln952" fromId="163" toId="164">
</dataflow>
<dataflow id="895" from="StgValue_858" to="xor_ln952" fromId="858" toId="164">
</dataflow>
<dataflow id="896" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_279" fromId="691" toId="165">
</dataflow>
<dataflow id="897" from="pre_result_V" to="p_Result_279" fromId="145" toId="165">
</dataflow>
<dataflow id="898" from="lsb_index" to="p_Result_279" fromId="151" toId="165">
</dataflow>
<dataflow id="899" from="lsb_index" to="icmp_ln961" fromId="151" toId="166">
</dataflow>
<dataflow id="900" from="StgValue_568" to="icmp_ln961" fromId="568" toId="166">
</dataflow>
<dataflow id="901" from="p_Result_279" to="and_ln952_8" fromId="165" toId="167">
</dataflow>
<dataflow id="902" from="xor_ln952" to="and_ln952_8" fromId="164" toId="167">
</dataflow>
<dataflow id="904" from="StgValue_903" to="sub_ln962" fromId="903" toId="168">
</dataflow>
<dataflow id="905" from="sub_ln947" to="sub_ln962" fromId="150" toId="168">
</dataflow>
<dataflow id="906" from="sub_ln962" to="zext_ln962" fromId="168" toId="169">
</dataflow>
<dataflow id="907" from="zext_ln960" to="shl_ln962" fromId="154" toId="170">
</dataflow>
<dataflow id="908" from="zext_ln962" to="shl_ln962" fromId="169" toId="170">
</dataflow>
<dataflow id="909" from="icmp_ln949" to="select_ln949" fromId="153" toId="171">
</dataflow>
<dataflow id="910" from="icmp_ln952" to="select_ln949" fromId="162" toId="171">
</dataflow>
<dataflow id="911" from="p_Result_279" to="select_ln949" fromId="165" toId="171">
</dataflow>
<dataflow id="912" from="sub_ln947" to="add_ln961" fromId="150" toId="172">
</dataflow>
<dataflow id="914" from="StgValue_913" to="add_ln961" fromId="913" toId="172">
</dataflow>
<dataflow id="915" from="add_ln961" to="zext_ln961" fromId="172" toId="173">
</dataflow>
<dataflow id="916" from="zext_ln960" to="lshr_ln961" fromId="154" toId="174">
</dataflow>
<dataflow id="917" from="zext_ln961" to="lshr_ln961" fromId="173" toId="174">
</dataflow>
<dataflow id="918" from="icmp_ln961" to="select_ln961" fromId="166" toId="175">
</dataflow>
<dataflow id="919" from="select_ln949" to="select_ln961" fromId="171" toId="175">
</dataflow>
<dataflow id="920" from="and_ln952_8" to="select_ln961" fromId="167" toId="175">
</dataflow>
<dataflow id="921" from="icmp_ln961" to="m_34" fromId="166" toId="176">
</dataflow>
<dataflow id="922" from="lshr_ln961" to="m_34" fromId="174" toId="176">
</dataflow>
<dataflow id="923" from="shl_ln962" to="m_34" fromId="170" toId="176">
</dataflow>
<dataflow id="924" from="select_ln961" to="zext_ln964" fromId="175" toId="177">
</dataflow>
<dataflow id="925" from="m_34" to="m_35" fromId="176" toId="178">
</dataflow>
<dataflow id="926" from="zext_ln964" to="m_35" fromId="177" toId="178">
</dataflow>
<dataflow id="928" from="_ssdm_op_PartSelect.i63.i64.i32.i32" to="m" fromId="927" toId="179">
</dataflow>
<dataflow id="929" from="m_35" to="m" fromId="178" toId="179">
</dataflow>
<dataflow id="930" from="StgValue_544" to="m" fromId="544" toId="179">
</dataflow>
<dataflow id="932" from="StgValue_931" to="m" fromId="931" toId="179">
</dataflow>
<dataflow id="933" from="m" to="zext_ln965" fromId="179" toId="180">
</dataflow>
<dataflow id="935" from="_ssdm_op_BitSelect.i1.i64.i32" to="p_Result_s" fromId="934" toId="181">
</dataflow>
<dataflow id="936" from="m_35" to="p_Result_s" fromId="178" toId="181">
</dataflow>
<dataflow id="937" from="StgValue_903" to="p_Result_s" fromId="903" toId="181">
</dataflow>
<dataflow id="939" from="StgValue_938" to="sub_ln969" fromId="938" toId="182">
</dataflow>
<dataflow id="940" from="trunc_ln946" to="sub_ln969" fromId="149" toId="182">
</dataflow>
<dataflow id="941" from="sub_ln969" to="add_ln968" fromId="182" toId="183">
</dataflow>
<dataflow id="943" from="StgValue_942" to="add_ln968" fromId="942" toId="183">
</dataflow>
<dataflow id="944" from="p_Result_s" to="select_ln968" fromId="181" toId="184">
</dataflow>
<dataflow id="945" from="add_ln968" to="select_ln968" fromId="183" toId="184">
</dataflow>
<dataflow id="946" from="sub_ln969" to="select_ln968" fromId="182" toId="184">
</dataflow>
<dataflow id="948" from="_ssdm_op_BitConcatenate.i12.i1.i11" to="tmp_i" fromId="947" toId="185">
</dataflow>
<dataflow id="949" from="StgValue_794" to="tmp_i" fromId="794" toId="185">
</dataflow>
<dataflow id="950" from="select_ln968" to="tmp_i" fromId="184" toId="185">
</dataflow>
<dataflow id="952" from="_ssdm_op_PartSet.i64.i64.i12.i32.i32" to="p_Result_280" fromId="951" toId="186">
</dataflow>
<dataflow id="953" from="zext_ln965" to="p_Result_280" fromId="180" toId="186">
</dataflow>
<dataflow id="954" from="tmp_i" to="p_Result_280" fromId="185" toId="186">
</dataflow>
<dataflow id="956" from="StgValue_955" to="p_Result_280" fromId="955" toId="186">
</dataflow>
<dataflow id="957" from="StgValue_931" to="p_Result_280" fromId="931" toId="186">
</dataflow>
<dataflow id="958" from="p_Result_280" to="bitcast_ln746" fromId="186" toId="187">
</dataflow>
<dataflow id="959" from="icmp_ln938" to="tmp_uniform" fromId="146" toId="188">
</dataflow>
<dataflow id="961" from="StgValue_960" to="tmp_uniform" fromId="960" toId="188">
</dataflow>
<dataflow id="962" from="bitcast_ln746" to="tmp_uniform" fromId="187" toId="188">
</dataflow>
<dataflow id="964" from="StgValue_963" to="tmp_6" fromId="963" toId="189">
</dataflow>
<dataflow id="965" from="tmp_uniform" to="tmp_6" fromId="188" toId="189">
</dataflow>
<dataflow id="966" from="p_0_0_09758_i_load" to="store_ln0" fromId="123" toId="190">
</dataflow>
<dataflow id="967" from="p_Val2_150" to="store_ln0" fromId="57" toId="190">
</dataflow>
<dataflow id="968" from="p_Val2_151" to="store_ln414" fromId="96" toId="191">
</dataflow>
<dataflow id="969" from="p_Val2_s" to="store_ln414" fromId="55" toId="191">
</dataflow>
<dataflow id="970" from="p_0_0_0964_i" to="store_ln742" fromId="122" toId="192">
</dataflow>
<dataflow id="971" from="lhs_V" to="store_ln742" fromId="54" toId="192">
</dataflow>
<dataflow id="972" from="p_0_0_0976_i" to="store_ln741" fromId="121" toId="193">
</dataflow>
<dataflow id="973" from="p_0_0_09758_i" to="store_ln741" fromId="53" toId="193">
</dataflow>
<dataflow id="974" from="tmp_uniform" to="tmp_s" fromId="188" toId="194">
</dataflow>
<dataflow id="976" from="StgValue_975" to="tmp_s" fromId="975" toId="194">
</dataflow>
<dataflow id="977" from="StgValue_963" to="tmp_6" fromId="963" toId="195">
</dataflow>
<dataflow id="978" from="tmp_uniform" to="tmp_6" fromId="188" toId="195">
</dataflow>
<dataflow id="980" from="_ssdm_op_SpecFUCore" to="specfucore_ln434" fromId="979" toId="196">
</dataflow>
<dataflow id="981" from="tmp_6" to="specfucore_ln434" fromId="195" toId="196">
</dataflow>
<dataflow id="983" from="StgValue_982" to="specfucore_ln434" fromId="982" toId="196">
</dataflow>
<dataflow id="985" from="StgValue_984" to="specfucore_ln434" fromId="984" toId="196">
</dataflow>
<dataflow id="987" from="StgValue_986" to="specfucore_ln434" fromId="986" toId="196">
</dataflow>
<dataflow id="988" from="tmp_uniform" to="bitcast_ln443" fromId="188" toId="197">
</dataflow>
<dataflow id="990" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp" fromId="989" toId="198">
</dataflow>
<dataflow id="991" from="bitcast_ln443" to="tmp" fromId="197" toId="198">
</dataflow>
<dataflow id="992" from="StgValue_955" to="tmp" fromId="955" toId="198">
</dataflow>
<dataflow id="994" from="StgValue_993" to="tmp" fromId="993" toId="198">
</dataflow>
<dataflow id="995" from="bitcast_ln443" to="trunc_ln443" fromId="197" toId="199">
</dataflow>
<dataflow id="996" from="tmp" to="icmp_ln443" fromId="198" toId="200">
</dataflow>
<dataflow id="998" from="StgValue_997" to="icmp_ln443" fromId="997" toId="200">
</dataflow>
<dataflow id="999" from="trunc_ln443" to="icmp_ln443_4" fromId="199" toId="201">
</dataflow>
<dataflow id="1001" from="StgValue_1000" to="icmp_ln443_4" fromId="1000" toId="201">
</dataflow>
<dataflow id="1002" from="icmp_ln443_4" to="or_ln443" fromId="201" toId="202">
</dataflow>
<dataflow id="1003" from="icmp_ln443" to="or_ln443" fromId="200" toId="202">
</dataflow>
<dataflow id="1004" from="or_ln443" to="and_ln443" fromId="202" toId="203">
</dataflow>
<dataflow id="1005" from="tmp_s" to="and_ln443" fromId="194" toId="203">
</dataflow>
<dataflow id="1006" from="and_ln443" to="tmp_448" fromId="203" toId="204">
</dataflow>
<dataflow id="1007" from="tmp_uniform" to="tmp_448" fromId="188" toId="204">
</dataflow>
<dataflow id="1008" from="tmp_6" to="tmp_448" fromId="195" toId="204">
</dataflow>
<dataflow id="1010" from="llvm.log.f64" to="t1" fromId="1009" toId="205">
</dataflow>
<dataflow id="1011" from="tmp_448" to="t1" fromId="204" toId="205">
</dataflow>
<dataflow id="1012" from="llvm.log.f64" to="t1" fromId="1009" toId="206">
</dataflow>
<dataflow id="1013" from="tmp_448" to="t1" fromId="204" toId="206">
</dataflow>
<dataflow id="1014" from="llvm.log.f64" to="t1" fromId="1009" toId="207">
</dataflow>
<dataflow id="1015" from="tmp_448" to="t1" fromId="204" toId="207">
</dataflow>
<dataflow id="1016" from="llvm.log.f64" to="t1" fromId="1009" toId="208">
</dataflow>
<dataflow id="1017" from="tmp_448" to="t1" fromId="204" toId="208">
</dataflow>
<dataflow id="1018" from="llvm.log.f64" to="t1" fromId="1009" toId="209">
</dataflow>
<dataflow id="1019" from="tmp_448" to="t1" fromId="204" toId="209">
</dataflow>
<dataflow id="1020" from="_ssdm_op_SpecFUCore" to="specfucore_ln440" fromId="979" toId="210">
</dataflow>
<dataflow id="1021" from="t1" to="specfucore_ln440" fromId="209" toId="210">
</dataflow>
<dataflow id="1023" from="StgValue_1022" to="specfucore_ln440" fromId="1022" toId="210">
</dataflow>
<dataflow id="1025" from="StgValue_1024" to="specfucore_ln440" fromId="1024" toId="210">
</dataflow>
<dataflow id="1026" from="StgValue_986" to="specfucore_ln440" fromId="986" toId="210">
</dataflow>
<dataflow id="1027" from="t1" to="t2" fromId="209" toId="211">
</dataflow>
<dataflow id="1029" from="StgValue_1028" to="t2" fromId="1028" toId="211">
</dataflow>
<dataflow id="1030" from="t1" to="t2" fromId="209" toId="212">
</dataflow>
<dataflow id="1031" from="StgValue_1028" to="t2" fromId="1028" toId="212">
</dataflow>
<dataflow id="1032" from="_ssdm_op_SpecFUCore" to="specfucore_ln440" fromId="979" toId="213">
</dataflow>
<dataflow id="1033" from="t2" to="specfucore_ln440" fromId="212" toId="213">
</dataflow>
<dataflow id="1035" from="StgValue_1034" to="specfucore_ln440" fromId="1034" toId="213">
</dataflow>
<dataflow id="1036" from="StgValue_1024" to="specfucore_ln440" fromId="1024" toId="213">
</dataflow>
<dataflow id="1037" from="StgValue_986" to="specfucore_ln440" fromId="986" toId="213">
</dataflow>
<dataflow id="1038" from="t2" to="bitcast_ln456" fromId="212" toId="214">
</dataflow>
<dataflow id="1039" from="bitcast_ln456" to="xor_ln456" fromId="214" toId="215">
</dataflow>
<dataflow id="1041" from="StgValue_1040" to="xor_ln456" fromId="1040" toId="215">
</dataflow>
<dataflow id="1042" from="xor_ln456" to="t3" fromId="215" toId="216">
</dataflow>
<dataflow id="1044" from="llvm.sqrt.f64" to="z_10" fromId="1043" toId="217">
</dataflow>
<dataflow id="1045" from="t3" to="z_10" fromId="216" toId="217">
</dataflow>
<dataflow id="1046" from="llvm.sqrt.f64" to="z_10" fromId="1043" toId="218">
</dataflow>
<dataflow id="1047" from="t3" to="z_10" fromId="216" toId="218">
</dataflow>
<dataflow id="1048" from="llvm.sqrt.f64" to="z_10" fromId="1043" toId="219">
</dataflow>
<dataflow id="1049" from="t3" to="z_10" fromId="216" toId="219">
</dataflow>
<dataflow id="1050" from="tmp_uniform" to="tmp_5" fromId="188" toId="220">
</dataflow>
<dataflow id="1052" from="StgValue_1051" to="tmp_5" fromId="1051" toId="220">
</dataflow>
<dataflow id="1053" from="or_ln443" to="and_ln443_4" fromId="202" toId="221">
</dataflow>
<dataflow id="1054" from="tmp_5" to="and_ln443_4" fromId="220" toId="221">
</dataflow>
<dataflow id="1055" from="and_ln443" to="or_ln443_4" fromId="203" toId="222">
</dataflow>
<dataflow id="1056" from="and_ln443_4" to="or_ln443_4" fromId="221" toId="222">
</dataflow>
<dataflow id="1057" from="tmp_uniform" to="z" fromId="188" toId="223">
</dataflow>
<dataflow id="1059" from="StgValue_1058" to="z" fromId="1058" toId="223">
</dataflow>
<dataflow id="1060" from="llvm.sqrt.f64" to="z_10" fromId="1043" toId="224">
</dataflow>
<dataflow id="1061" from="t3" to="z_10" fromId="216" toId="224">
</dataflow>
<dataflow id="1062" from="tmp_uniform" to="z" fromId="188" toId="225">
</dataflow>
<dataflow id="1063" from="StgValue_1058" to="z" fromId="1058" toId="225">
</dataflow>
<dataflow id="1064" from="_ssdm_op_SpecFUCore" to="specfucore_ln434" fromId="979" toId="226">
</dataflow>
<dataflow id="1065" from="z" to="specfucore_ln434" fromId="225" toId="226">
</dataflow>
<dataflow id="1066" from="StgValue_982" to="specfucore_ln434" fromId="982" toId="226">
</dataflow>
<dataflow id="1067" from="StgValue_984" to="specfucore_ln434" fromId="984" toId="226">
</dataflow>
<dataflow id="1068" from="StgValue_986" to="specfucore_ln434" fromId="986" toId="226">
</dataflow>
<dataflow id="1069" from="llvm.sqrt.f64" to="z_10" fromId="1043" toId="227">
</dataflow>
<dataflow id="1070" from="t3" to="z_10" fromId="216" toId="227">
</dataflow>
<dataflow id="1071" from="z" to="r_14" fromId="225" toId="228">
</dataflow>
<dataflow id="1072" from="z" to="r_14" fromId="225" toId="228">
</dataflow>
<dataflow id="1073" from="llvm.sqrt.f64" to="z_10" fromId="1043" toId="229">
</dataflow>
<dataflow id="1074" from="t3" to="z_10" fromId="216" toId="229">
</dataflow>
<dataflow id="1075" from="z" to="r_14" fromId="225" toId="230">
</dataflow>
<dataflow id="1076" from="z" to="r_14" fromId="225" toId="230">
</dataflow>
<dataflow id="1077" from="_ssdm_op_SpecFUCore" to="specfucore_ln434" fromId="979" toId="231">
</dataflow>
<dataflow id="1078" from="r_14" to="specfucore_ln434" fromId="230" toId="231">
</dataflow>
<dataflow id="1079" from="StgValue_1034" to="specfucore_ln434" fromId="1034" toId="231">
</dataflow>
<dataflow id="1080" from="StgValue_1024" to="specfucore_ln434" fromId="1024" toId="231">
</dataflow>
<dataflow id="1081" from="StgValue_986" to="specfucore_ln434" fromId="986" toId="231">
</dataflow>
<dataflow id="1082" from="llvm.sqrt.f64" to="z_10" fromId="1043" toId="232">
</dataflow>
<dataflow id="1083" from="t3" to="z_10" fromId="216" toId="232">
</dataflow>
<dataflow id="1084" from="or_ln443_4" to="z_9" fromId="222" toId="233">
</dataflow>
<dataflow id="1085" from="z_10" to="z_9" fromId="232" toId="233">
</dataflow>
<dataflow id="1086" from="z" to="z_9" fromId="225" toId="233">
</dataflow>
<dataflow id="1087" from="or_ln443_4" to="r_16" fromId="222" toId="234">
</dataflow>
<dataflow id="1088" from="z_10" to="r_16" fromId="232" toId="234">
</dataflow>
<dataflow id="1089" from="r_14" to="r_16" fromId="230" toId="234">
</dataflow>
<dataflow id="1090" from="or_ln443_4" to="p1" fromId="222" toId="235">
</dataflow>
<dataflow id="1092" from="StgValue_1091" to="p1" fromId="1091" toId="235">
</dataflow>
<dataflow id="1094" from="StgValue_1093" to="p1" fromId="1093" toId="235">
</dataflow>
<dataflow id="1095" from="p1" to="t4" fromId="235" toId="236">
</dataflow>
<dataflow id="1096" from="r_16" to="t4" fromId="234" toId="236">
</dataflow>
<dataflow id="1097" from="p1" to="t4" fromId="235" toId="237">
</dataflow>
<dataflow id="1098" from="r_16" to="t4" fromId="234" toId="237">
</dataflow>
<dataflow id="1099" from="_ssdm_op_SpecFUCore" to="specfucore_ln440" fromId="979" toId="238">
</dataflow>
<dataflow id="1100" from="t4" to="specfucore_ln440" fromId="237" toId="238">
</dataflow>
<dataflow id="1101" from="StgValue_1034" to="specfucore_ln440" fromId="1034" toId="238">
</dataflow>
<dataflow id="1102" from="StgValue_1024" to="specfucore_ln440" fromId="1024" toId="238">
</dataflow>
<dataflow id="1103" from="StgValue_986" to="specfucore_ln440" fromId="986" toId="238">
</dataflow>
<dataflow id="1104" from="or_ln443_4" to="p2" fromId="222" toId="239">
</dataflow>
<dataflow id="1106" from="StgValue_1105" to="p2" fromId="1105" toId="239">
</dataflow>
<dataflow id="1108" from="StgValue_1107" to="p2" fromId="1107" toId="239">
</dataflow>
<dataflow id="1109" from="or_ln443_4" to="q1" fromId="222" toId="240">
</dataflow>
<dataflow id="1111" from="StgValue_1110" to="q1" fromId="1110" toId="240">
</dataflow>
<dataflow id="1113" from="StgValue_1112" to="q1" fromId="1112" toId="240">
</dataflow>
<dataflow id="1114" from="t4" to="t5" fromId="237" toId="241">
</dataflow>
<dataflow id="1115" from="p2" to="t5" fromId="239" toId="241">
</dataflow>
<dataflow id="1116" from="q1" to="t13" fromId="240" toId="242">
</dataflow>
<dataflow id="1117" from="r_16" to="t13" fromId="234" toId="242">
</dataflow>
<dataflow id="1118" from="t4" to="t5" fromId="237" toId="243">
</dataflow>
<dataflow id="1119" from="p2" to="t5" fromId="239" toId="243">
</dataflow>
<dataflow id="1120" from="_ssdm_op_SpecFUCore" to="specfucore_ln440" fromId="979" toId="244">
</dataflow>
<dataflow id="1121" from="t5" to="specfucore_ln440" fromId="243" toId="244">
</dataflow>
<dataflow id="1123" from="StgValue_1122" to="specfucore_ln440" fromId="1122" toId="244">
</dataflow>
<dataflow id="1124" from="StgValue_984" to="specfucore_ln440" fromId="984" toId="244">
</dataflow>
<dataflow id="1125" from="StgValue_986" to="specfucore_ln440" fromId="986" toId="244">
</dataflow>
<dataflow id="1126" from="q1" to="t13" fromId="240" toId="245">
</dataflow>
<dataflow id="1127" from="r_16" to="t13" fromId="234" toId="245">
</dataflow>
<dataflow id="1128" from="_ssdm_op_SpecFUCore" to="specfucore_ln441" fromId="979" toId="246">
</dataflow>
<dataflow id="1129" from="t13" to="specfucore_ln441" fromId="245" toId="246">
</dataflow>
<dataflow id="1130" from="StgValue_1034" to="specfucore_ln441" fromId="1034" toId="246">
</dataflow>
<dataflow id="1131" from="StgValue_1024" to="specfucore_ln441" fromId="1024" toId="246">
</dataflow>
<dataflow id="1132" from="StgValue_986" to="specfucore_ln441" fromId="986" toId="246">
</dataflow>
<dataflow id="1133" from="or_ln443_4" to="q2" fromId="222" toId="247">
</dataflow>
<dataflow id="1135" from="StgValue_1134" to="q2" fromId="1134" toId="247">
</dataflow>
<dataflow id="1137" from="StgValue_1136" to="q2" fromId="1136" toId="247">
</dataflow>
<dataflow id="1138" from="t5" to="t6" fromId="243" toId="248">
</dataflow>
<dataflow id="1139" from="r_16" to="t6" fromId="234" toId="248">
</dataflow>
<dataflow id="1140" from="t13" to="t14" fromId="245" toId="249">
</dataflow>
<dataflow id="1141" from="q2" to="t14" fromId="247" toId="249">
</dataflow>
<dataflow id="1142" from="t5" to="t6" fromId="243" toId="250">
</dataflow>
<dataflow id="1143" from="r_16" to="t6" fromId="234" toId="250">
</dataflow>
<dataflow id="1144" from="_ssdm_op_SpecFUCore" to="specfucore_ln440" fromId="979" toId="251">
</dataflow>
<dataflow id="1145" from="t6" to="specfucore_ln440" fromId="250" toId="251">
</dataflow>
<dataflow id="1146" from="StgValue_1034" to="specfucore_ln440" fromId="1034" toId="251">
</dataflow>
<dataflow id="1147" from="StgValue_1024" to="specfucore_ln440" fromId="1024" toId="251">
</dataflow>
<dataflow id="1148" from="StgValue_986" to="specfucore_ln440" fromId="986" toId="251">
</dataflow>
<dataflow id="1149" from="t13" to="t14" fromId="245" toId="252">
</dataflow>
<dataflow id="1150" from="q2" to="t14" fromId="247" toId="252">
</dataflow>
<dataflow id="1151" from="_ssdm_op_SpecFUCore" to="specfucore_ln441" fromId="979" toId="253">
</dataflow>
<dataflow id="1152" from="t14" to="specfucore_ln441" fromId="252" toId="253">
</dataflow>
<dataflow id="1153" from="StgValue_1122" to="specfucore_ln441" fromId="1122" toId="253">
</dataflow>
<dataflow id="1154" from="StgValue_984" to="specfucore_ln441" fromId="984" toId="253">
</dataflow>
<dataflow id="1155" from="StgValue_986" to="specfucore_ln441" fromId="986" toId="253">
</dataflow>
<dataflow id="1156" from="or_ln443_4" to="p3" fromId="222" toId="254">
</dataflow>
<dataflow id="1158" from="StgValue_1157" to="p3" fromId="1157" toId="254">
</dataflow>
<dataflow id="1160" from="StgValue_1159" to="p3" fromId="1159" toId="254">
</dataflow>
<dataflow id="1161" from="t6" to="t7" fromId="250" toId="255">
</dataflow>
<dataflow id="1162" from="p3" to="t7" fromId="254" toId="255">
</dataflow>
<dataflow id="1163" from="t14" to="t15" fromId="252" toId="256">
</dataflow>
<dataflow id="1164" from="r_16" to="t15" fromId="234" toId="256">
</dataflow>
<dataflow id="1165" from="t6" to="t7" fromId="250" toId="257">
</dataflow>
<dataflow id="1166" from="p3" to="t7" fromId="254" toId="257">
</dataflow>
<dataflow id="1167" from="_ssdm_op_SpecFUCore" to="specfucore_ln440" fromId="979" toId="258">
</dataflow>
<dataflow id="1168" from="t7" to="specfucore_ln440" fromId="257" toId="258">
</dataflow>
<dataflow id="1169" from="StgValue_1122" to="specfucore_ln440" fromId="1122" toId="258">
</dataflow>
<dataflow id="1170" from="StgValue_984" to="specfucore_ln440" fromId="984" toId="258">
</dataflow>
<dataflow id="1171" from="StgValue_986" to="specfucore_ln440" fromId="986" toId="258">
</dataflow>
<dataflow id="1172" from="t14" to="t15" fromId="252" toId="259">
</dataflow>
<dataflow id="1173" from="r_16" to="t15" fromId="234" toId="259">
</dataflow>
<dataflow id="1174" from="_ssdm_op_SpecFUCore" to="specfucore_ln441" fromId="979" toId="260">
</dataflow>
<dataflow id="1175" from="t15" to="specfucore_ln441" fromId="259" toId="260">
</dataflow>
<dataflow id="1176" from="StgValue_1034" to="specfucore_ln441" fromId="1034" toId="260">
</dataflow>
<dataflow id="1177" from="StgValue_1024" to="specfucore_ln441" fromId="1024" toId="260">
</dataflow>
<dataflow id="1178" from="StgValue_986" to="specfucore_ln441" fromId="986" toId="260">
</dataflow>
<dataflow id="1179" from="or_ln443_4" to="q3" fromId="222" toId="261">
</dataflow>
<dataflow id="1181" from="StgValue_1180" to="q3" fromId="1180" toId="261">
</dataflow>
<dataflow id="1183" from="StgValue_1182" to="q3" fromId="1182" toId="261">
</dataflow>
<dataflow id="1184" from="t7" to="t8" fromId="257" toId="262">
</dataflow>
<dataflow id="1185" from="r_16" to="t8" fromId="234" toId="262">
</dataflow>
<dataflow id="1186" from="t15" to="t16" fromId="259" toId="263">
</dataflow>
<dataflow id="1187" from="q3" to="t16" fromId="261" toId="263">
</dataflow>
<dataflow id="1188" from="t7" to="t8" fromId="257" toId="264">
</dataflow>
<dataflow id="1189" from="r_16" to="t8" fromId="234" toId="264">
</dataflow>
<dataflow id="1190" from="_ssdm_op_SpecFUCore" to="specfucore_ln440" fromId="979" toId="265">
</dataflow>
<dataflow id="1191" from="t8" to="specfucore_ln440" fromId="264" toId="265">
</dataflow>
<dataflow id="1192" from="StgValue_1034" to="specfucore_ln440" fromId="1034" toId="265">
</dataflow>
<dataflow id="1193" from="StgValue_1024" to="specfucore_ln440" fromId="1024" toId="265">
</dataflow>
<dataflow id="1194" from="StgValue_986" to="specfucore_ln440" fromId="986" toId="265">
</dataflow>
<dataflow id="1195" from="t15" to="t16" fromId="259" toId="266">
</dataflow>
<dataflow id="1196" from="q3" to="t16" fromId="261" toId="266">
</dataflow>
<dataflow id="1197" from="_ssdm_op_SpecFUCore" to="specfucore_ln441" fromId="979" toId="267">
</dataflow>
<dataflow id="1198" from="t16" to="specfucore_ln441" fromId="266" toId="267">
</dataflow>
<dataflow id="1199" from="StgValue_1122" to="specfucore_ln441" fromId="1122" toId="267">
</dataflow>
<dataflow id="1200" from="StgValue_984" to="specfucore_ln441" fromId="984" toId="267">
</dataflow>
<dataflow id="1201" from="StgValue_986" to="specfucore_ln441" fromId="986" toId="267">
</dataflow>
<dataflow id="1202" from="or_ln443_4" to="p4" fromId="222" toId="268">
</dataflow>
<dataflow id="1204" from="StgValue_1203" to="p4" fromId="1203" toId="268">
</dataflow>
<dataflow id="1206" from="StgValue_1205" to="p4" fromId="1205" toId="268">
</dataflow>
<dataflow id="1207" from="t8" to="t9" fromId="264" toId="269">
</dataflow>
<dataflow id="1208" from="p4" to="t9" fromId="268" toId="269">
</dataflow>
<dataflow id="1209" from="t16" to="t17" fromId="266" toId="270">
</dataflow>
<dataflow id="1210" from="r_16" to="t17" fromId="234" toId="270">
</dataflow>
<dataflow id="1211" from="t8" to="t9" fromId="264" toId="271">
</dataflow>
<dataflow id="1212" from="p4" to="t9" fromId="268" toId="271">
</dataflow>
<dataflow id="1213" from="_ssdm_op_SpecFUCore" to="specfucore_ln440" fromId="979" toId="272">
</dataflow>
<dataflow id="1214" from="t9" to="specfucore_ln440" fromId="271" toId="272">
</dataflow>
<dataflow id="1215" from="StgValue_1122" to="specfucore_ln440" fromId="1122" toId="272">
</dataflow>
<dataflow id="1216" from="StgValue_984" to="specfucore_ln440" fromId="984" toId="272">
</dataflow>
<dataflow id="1217" from="StgValue_986" to="specfucore_ln440" fromId="986" toId="272">
</dataflow>
<dataflow id="1218" from="t16" to="t17" fromId="266" toId="273">
</dataflow>
<dataflow id="1219" from="r_16" to="t17" fromId="234" toId="273">
</dataflow>
<dataflow id="1220" from="_ssdm_op_SpecFUCore" to="specfucore_ln441" fromId="979" toId="274">
</dataflow>
<dataflow id="1221" from="t17" to="specfucore_ln441" fromId="273" toId="274">
</dataflow>
<dataflow id="1222" from="StgValue_1034" to="specfucore_ln441" fromId="1034" toId="274">
</dataflow>
<dataflow id="1223" from="StgValue_1024" to="specfucore_ln441" fromId="1024" toId="274">
</dataflow>
<dataflow id="1224" from="StgValue_986" to="specfucore_ln441" fromId="986" toId="274">
</dataflow>
<dataflow id="1225" from="or_ln443_4" to="q4" fromId="222" toId="275">
</dataflow>
<dataflow id="1227" from="StgValue_1226" to="q4" fromId="1226" toId="275">
</dataflow>
<dataflow id="1229" from="StgValue_1228" to="q4" fromId="1228" toId="275">
</dataflow>
<dataflow id="1230" from="t9" to="t10" fromId="271" toId="276">
</dataflow>
<dataflow id="1231" from="r_16" to="t10" fromId="234" toId="276">
</dataflow>
<dataflow id="1232" from="t17" to="f2" fromId="273" toId="277">
</dataflow>
<dataflow id="1233" from="q4" to="f2" fromId="275" toId="277">
</dataflow>
<dataflow id="1234" from="t9" to="t10" fromId="271" toId="278">
</dataflow>
<dataflow id="1235" from="r_16" to="t10" fromId="234" toId="278">
</dataflow>
<dataflow id="1236" from="_ssdm_op_SpecFUCore" to="specfucore_ln440" fromId="979" toId="279">
</dataflow>
<dataflow id="1237" from="t10" to="specfucore_ln440" fromId="278" toId="279">
</dataflow>
<dataflow id="1238" from="StgValue_1034" to="specfucore_ln440" fromId="1034" toId="279">
</dataflow>
<dataflow id="1239" from="StgValue_1024" to="specfucore_ln440" fromId="1024" toId="279">
</dataflow>
<dataflow id="1240" from="StgValue_986" to="specfucore_ln440" fromId="986" toId="279">
</dataflow>
<dataflow id="1241" from="t17" to="f2" fromId="273" toId="280">
</dataflow>
<dataflow id="1242" from="q4" to="f2" fromId="275" toId="280">
</dataflow>
<dataflow id="1243" from="_ssdm_op_SpecFUCore" to="specfucore_ln434" fromId="979" toId="281">
</dataflow>
<dataflow id="1244" from="f2" to="specfucore_ln434" fromId="280" toId="281">
</dataflow>
<dataflow id="1245" from="StgValue_1122" to="specfucore_ln434" fromId="1122" toId="281">
</dataflow>
<dataflow id="1246" from="StgValue_984" to="specfucore_ln434" fromId="984" toId="281">
</dataflow>
<dataflow id="1247" from="StgValue_986" to="specfucore_ln434" fromId="986" toId="281">
</dataflow>
<dataflow id="1248" from="or_ln443_4" to="p5" fromId="222" toId="282">
</dataflow>
<dataflow id="1250" from="StgValue_1249" to="p5" fromId="1249" toId="282">
</dataflow>
<dataflow id="1252" from="StgValue_1251" to="p5" fromId="1251" toId="282">
</dataflow>
<dataflow id="1253" from="t10" to="t11" fromId="278" toId="283">
</dataflow>
<dataflow id="1254" from="p5" to="t11" fromId="282" toId="283">
</dataflow>
<dataflow id="1255" from="f2" to="t18" fromId="280" toId="284">
</dataflow>
<dataflow id="1256" from="r_16" to="t18" fromId="234" toId="284">
</dataflow>
<dataflow id="1257" from="t10" to="t11" fromId="278" toId="285">
</dataflow>
<dataflow id="1258" from="p5" to="t11" fromId="282" toId="285">
</dataflow>
<dataflow id="1259" from="_ssdm_op_SpecFUCore" to="specfucore_ln441" fromId="979" toId="286">
</dataflow>
<dataflow id="1260" from="t11" to="specfucore_ln441" fromId="285" toId="286">
</dataflow>
<dataflow id="1261" from="StgValue_1122" to="specfucore_ln441" fromId="1122" toId="286">
</dataflow>
<dataflow id="1262" from="StgValue_984" to="specfucore_ln441" fromId="984" toId="286">
</dataflow>
<dataflow id="1263" from="StgValue_986" to="specfucore_ln441" fromId="986" toId="286">
</dataflow>
<dataflow id="1264" from="f2" to="t18" fromId="280" toId="287">
</dataflow>
<dataflow id="1265" from="r_16" to="t18" fromId="234" toId="287">
</dataflow>
<dataflow id="1266" from="_ssdm_op_SpecFUCore" to="specfucore_ln441" fromId="979" toId="288">
</dataflow>
<dataflow id="1267" from="t18" to="specfucore_ln441" fromId="287" toId="288">
</dataflow>
<dataflow id="1268" from="StgValue_1034" to="specfucore_ln441" fromId="1034" toId="288">
</dataflow>
<dataflow id="1269" from="StgValue_1024" to="specfucore_ln441" fromId="1024" toId="288">
</dataflow>
<dataflow id="1270" from="StgValue_986" to="specfucore_ln441" fromId="986" toId="288">
</dataflow>
<dataflow id="1271" from="t11" to="t12" fromId="285" toId="289">
</dataflow>
<dataflow id="1272" from="r_16" to="t12" fromId="234" toId="289">
</dataflow>
<dataflow id="1273" from="t18" to="f2_8" fromId="287" toId="290">
</dataflow>
<dataflow id="1275" from="StgValue_1274" to="f2_8" fromId="1274" toId="290">
</dataflow>
<dataflow id="1276" from="t11" to="t12" fromId="285" toId="291">
</dataflow>
<dataflow id="1277" from="r_16" to="t12" fromId="234" toId="291">
</dataflow>
<dataflow id="1278" from="_ssdm_op_SpecFUCore" to="specfucore_ln441" fromId="979" toId="292">
</dataflow>
<dataflow id="1279" from="t12" to="specfucore_ln441" fromId="291" toId="292">
</dataflow>
<dataflow id="1280" from="StgValue_1034" to="specfucore_ln441" fromId="1034" toId="292">
</dataflow>
<dataflow id="1281" from="StgValue_1024" to="specfucore_ln441" fromId="1024" toId="292">
</dataflow>
<dataflow id="1282" from="StgValue_986" to="specfucore_ln441" fromId="986" toId="292">
</dataflow>
<dataflow id="1283" from="t18" to="f2_8" fromId="287" toId="293">
</dataflow>
<dataflow id="1284" from="StgValue_1274" to="f2_8" fromId="1274" toId="293">
</dataflow>
<dataflow id="1285" from="_ssdm_op_SpecFUCore" to="specfucore_ln434" fromId="979" toId="294">
</dataflow>
<dataflow id="1286" from="f2_8" to="specfucore_ln434" fromId="293" toId="294">
</dataflow>
<dataflow id="1287" from="StgValue_1122" to="specfucore_ln434" fromId="1122" toId="294">
</dataflow>
<dataflow id="1288" from="StgValue_984" to="specfucore_ln434" fromId="984" toId="294">
</dataflow>
<dataflow id="1289" from="StgValue_986" to="specfucore_ln434" fromId="986" toId="294">
</dataflow>
<dataflow id="1290" from="or_ln443_4" to="f2_9" fromId="222" toId="295">
</dataflow>
<dataflow id="1291" from="f2" to="f2_9" fromId="280" toId="295">
</dataflow>
<dataflow id="1292" from="f2_8" to="f2_9" fromId="293" toId="295">
</dataflow>
<dataflow id="1293" from="or_ln443_4" to="p6" fromId="222" toId="296">
</dataflow>
<dataflow id="1295" from="StgValue_1294" to="p6" fromId="1294" toId="296">
</dataflow>
<dataflow id="1297" from="StgValue_1296" to="p6" fromId="1296" toId="296">
</dataflow>
<dataflow id="1298" from="t12" to="f1_1" fromId="291" toId="297">
</dataflow>
<dataflow id="1299" from="p6" to="f1_1" fromId="296" toId="297">
</dataflow>
<dataflow id="1300" from="f2_9" to="t19" fromId="295" toId="298">
</dataflow>
<dataflow id="1301" from="r_16" to="t19" fromId="234" toId="298">
</dataflow>
<dataflow id="1302" from="t12" to="f1_1" fromId="291" toId="299">
</dataflow>
<dataflow id="1303" from="p6" to="f1_1" fromId="296" toId="299">
</dataflow>
<dataflow id="1304" from="_ssdm_op_SpecFUCore" to="specfucore_ln434" fromId="979" toId="300">
</dataflow>
<dataflow id="1305" from="f1_1" to="specfucore_ln434" fromId="299" toId="300">
</dataflow>
<dataflow id="1306" from="StgValue_1122" to="specfucore_ln434" fromId="1122" toId="300">
</dataflow>
<dataflow id="1307" from="StgValue_984" to="specfucore_ln434" fromId="984" toId="300">
</dataflow>
<dataflow id="1308" from="StgValue_986" to="specfucore_ln434" fromId="986" toId="300">
</dataflow>
<dataflow id="1309" from="f2_9" to="t19" fromId="295" toId="301">
</dataflow>
<dataflow id="1310" from="r_16" to="t19" fromId="234" toId="301">
</dataflow>
<dataflow id="1311" from="_ssdm_op_SpecFUCore" to="specfucore_ln441" fromId="979" toId="302">
</dataflow>
<dataflow id="1312" from="t19" to="specfucore_ln441" fromId="301" toId="302">
</dataflow>
<dataflow id="1313" from="StgValue_1034" to="specfucore_ln441" fromId="1034" toId="302">
</dataflow>
<dataflow id="1314" from="StgValue_1024" to="specfucore_ln441" fromId="1024" toId="302">
</dataflow>
<dataflow id="1315" from="StgValue_986" to="specfucore_ln441" fromId="986" toId="302">
</dataflow>
<dataflow id="1316" from="f1_1" to="f1" fromId="299" toId="303">
</dataflow>
<dataflow id="1317" from="z_9" to="f1" fromId="233" toId="303">
</dataflow>
<dataflow id="1318" from="t19" to="f2_10" fromId="301" toId="304">
</dataflow>
<dataflow id="1319" from="StgValue_963" to="f2_10" fromId="963" toId="304">
</dataflow>
<dataflow id="1320" from="f1_1" to="f1" fromId="299" toId="305">
</dataflow>
<dataflow id="1321" from="z_9" to="f1" fromId="233" toId="305">
</dataflow>
<dataflow id="1322" from="_ssdm_op_SpecFUCore" to="specfucore_ln434" fromId="979" toId="306">
</dataflow>
<dataflow id="1323" from="f1" to="specfucore_ln434" fromId="305" toId="306">
</dataflow>
<dataflow id="1324" from="StgValue_1034" to="specfucore_ln434" fromId="1034" toId="306">
</dataflow>
<dataflow id="1325" from="StgValue_1024" to="specfucore_ln434" fromId="1024" toId="306">
</dataflow>
<dataflow id="1326" from="StgValue_986" to="specfucore_ln434" fromId="986" toId="306">
</dataflow>
<dataflow id="1327" from="or_ln443_4" to="f1_4" fromId="222" toId="307">
</dataflow>
<dataflow id="1328" from="f1_1" to="f1_4" fromId="299" toId="307">
</dataflow>
<dataflow id="1329" from="f1" to="f1_4" fromId="305" toId="307">
</dataflow>
<dataflow id="1330" from="t19" to="f2_10" fromId="301" toId="308">
</dataflow>
<dataflow id="1331" from="StgValue_963" to="f2_10" fromId="963" toId="308">
</dataflow>
<dataflow id="1332" from="_ssdm_op_SpecFUCore" to="specfucore_ln434" fromId="979" toId="309">
</dataflow>
<dataflow id="1333" from="f2_10" to="specfucore_ln434" fromId="308" toId="309">
</dataflow>
<dataflow id="1334" from="StgValue_1122" to="specfucore_ln434" fromId="1122" toId="309">
</dataflow>
<dataflow id="1335" from="StgValue_984" to="specfucore_ln434" fromId="984" toId="309">
</dataflow>
<dataflow id="1336" from="StgValue_986" to="specfucore_ln434" fromId="986" toId="309">
</dataflow>
<dataflow id="1337" from="f1_4" to="standard_value" fromId="307" toId="310">
</dataflow>
<dataflow id="1338" from="f2_10" to="standard_value" fromId="308" toId="310">
</dataflow>
<dataflow id="1339" from="f1_4" to="standard_value" fromId="307" toId="311">
</dataflow>
<dataflow id="1340" from="f2_10" to="standard_value" fromId="308" toId="311">
</dataflow>
<dataflow id="1341" from="f1_4" to="standard_value" fromId="307" toId="312">
</dataflow>
<dataflow id="1342" from="f2_10" to="standard_value" fromId="308" toId="312">
</dataflow>
<dataflow id="1343" from="f1_4" to="standard_value" fromId="307" toId="313">
</dataflow>
<dataflow id="1344" from="f2_10" to="standard_value" fromId="308" toId="313">
</dataflow>
<dataflow id="1345" from="f1_4" to="standard_value" fromId="307" toId="314">
</dataflow>
<dataflow id="1346" from="f2_10" to="standard_value" fromId="308" toId="314">
</dataflow>
<dataflow id="1347" from="f1_4" to="standard_value" fromId="307" toId="315">
</dataflow>
<dataflow id="1348" from="f2_10" to="standard_value" fromId="308" toId="315">
</dataflow>
<dataflow id="1349" from="f1_4" to="standard_value" fromId="307" toId="316">
</dataflow>
<dataflow id="1350" from="f2_10" to="standard_value" fromId="308" toId="316">
</dataflow>
<dataflow id="1351" from="standard_value" to="bitcast_ln541" fromId="316" toId="317">
</dataflow>
<dataflow id="1352" from="bitcast_ln541" to="xor_ln541" fromId="317" toId="318">
</dataflow>
<dataflow id="1353" from="StgValue_1040" to="xor_ln541" fromId="1040" toId="318">
</dataflow>
<dataflow id="1354" from="xor_ln541" to="bitcast_ln541_4" fromId="318" toId="319">
</dataflow>
<dataflow id="1355" from="and_ln443" to="select_ln540" fromId="203" toId="320">
</dataflow>
<dataflow id="1356" from="standard_value" to="select_ln540" fromId="316" toId="320">
</dataflow>
<dataflow id="1357" from="bitcast_ln541_4" to="select_ln540" fromId="319" toId="320">
</dataflow>
<dataflow id="1358" from="or_ln443_4" to="result" fromId="222" toId="321">
</dataflow>
<dataflow id="1359" from="select_ln540" to="result" fromId="320" toId="321">
</dataflow>
<dataflow id="1360" from="standard_value" to="result" fromId="316" toId="321">
</dataflow>
<dataflow id="1361" from="result" to="ireg" fromId="321" toId="322">
</dataflow>
<dataflow id="1362" from="ireg" to="trunc_ln564" fromId="322" toId="323">
</dataflow>
<dataflow id="1363" from="_ssdm_op_BitSelect.i1.i64.i32" to="p_Result_281" fromId="934" toId="324">
</dataflow>
<dataflow id="1364" from="ireg" to="p_Result_281" fromId="322" toId="324">
</dataflow>
<dataflow id="1365" from="StgValue_931" to="p_Result_281" fromId="931" toId="324">
</dataflow>
<dataflow id="1366" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="exp_tmp" fromId="989" toId="325">
</dataflow>
<dataflow id="1367" from="ireg" to="exp_tmp" fromId="322" toId="325">
</dataflow>
<dataflow id="1368" from="StgValue_955" to="exp_tmp" fromId="955" toId="325">
</dataflow>
<dataflow id="1369" from="StgValue_993" to="exp_tmp" fromId="993" toId="325">
</dataflow>
<dataflow id="1370" from="exp_tmp" to="zext_ln501" fromId="325" toId="326">
</dataflow>
<dataflow id="1371" from="ireg" to="trunc_ln574" fromId="322" toId="327">
</dataflow>
<dataflow id="1373" from="_ssdm_op_BitConcatenate.i53.i1.i52" to="p_Result_282" fromId="1372" toId="328">
</dataflow>
<dataflow id="1374" from="StgValue_858" to="p_Result_282" fromId="858" toId="328">
</dataflow>
<dataflow id="1375" from="trunc_ln574" to="p_Result_282" fromId="327" toId="328">
</dataflow>
<dataflow id="1376" from="p_Result_282" to="zext_ln578" fromId="328" toId="329">
</dataflow>
<dataflow id="1378" from="StgValue_1377" to="man_V_496" fromId="1377" toId="330">
</dataflow>
<dataflow id="1379" from="zext_ln578" to="man_V_496" fromId="329" toId="330">
</dataflow>
<dataflow id="1380" from="p_Result_281" to="man_V_497" fromId="324" toId="331">
</dataflow>
<dataflow id="1381" from="man_V_496" to="man_V_497" fromId="330" toId="331">
</dataflow>
<dataflow id="1382" from="zext_ln578" to="man_V_497" fromId="329" toId="331">
</dataflow>
<dataflow id="1383" from="trunc_ln564" to="icmp_ln580" fromId="323" toId="332">
</dataflow>
<dataflow id="1385" from="StgValue_1384" to="icmp_ln580" fromId="1384" toId="332">
</dataflow>
<dataflow id="1387" from="StgValue_1386" to="F2" fromId="1386" toId="333">
</dataflow>
<dataflow id="1388" from="zext_ln501" to="F2" fromId="326" toId="333">
</dataflow>
<dataflow id="1389" from="F2" to="icmp_ln590" fromId="333" toId="334">
</dataflow>
<dataflow id="1391" from="StgValue_1390" to="icmp_ln590" fromId="1390" toId="334">
</dataflow>
<dataflow id="1392" from="F2" to="add_ln590" fromId="333" toId="335">
</dataflow>
<dataflow id="1394" from="StgValue_1393" to="add_ln590" fromId="1393" toId="335">
</dataflow>
<dataflow id="1395" from="StgValue_1390" to="sub_ln590" fromId="1390" toId="336">
</dataflow>
<dataflow id="1396" from="F2" to="sub_ln590" fromId="333" toId="336">
</dataflow>
<dataflow id="1397" from="icmp_ln590" to="sh_amt" fromId="334" toId="337">
</dataflow>
<dataflow id="1398" from="add_ln590" to="sh_amt" fromId="335" toId="337">
</dataflow>
<dataflow id="1399" from="sub_ln590" to="sh_amt" fromId="336" toId="337">
</dataflow>
<dataflow id="1400" from="sh_amt" to="sext_ln590" fromId="337" toId="338">
</dataflow>
<dataflow id="1401" from="F2" to="icmp_ln591" fromId="333" toId="339">
</dataflow>
<dataflow id="1402" from="StgValue_1390" to="icmp_ln591" fromId="1390" toId="339">
</dataflow>
<dataflow id="1403" from="man_V_497" to="trunc_ln592" fromId="331" toId="340">
</dataflow>
<dataflow id="1404" from="sh_amt" to="icmp_ln594" fromId="337" toId="341">
</dataflow>
<dataflow id="1406" from="StgValue_1405" to="icmp_ln594" fromId="1405" toId="341">
</dataflow>
<dataflow id="1407" from="sext_ln590" to="zext_ln595" fromId="338" toId="342">
</dataflow>
<dataflow id="1408" from="man_V_497" to="ashr_ln595" fromId="331" toId="343">
</dataflow>
<dataflow id="1409" from="zext_ln595" to="ashr_ln595" fromId="342" toId="343">
</dataflow>
<dataflow id="1410" from="ashr_ln595" to="trunc_ln595" fromId="343" toId="344">
</dataflow>
<dataflow id="1411" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_450" fromId="934" toId="345">
</dataflow>
<dataflow id="1412" from="ireg" to="tmp_450" fromId="322" toId="345">
</dataflow>
<dataflow id="1413" from="StgValue_931" to="tmp_450" fromId="931" toId="345">
</dataflow>
<dataflow id="1414" from="tmp_450" to="select_ln597" fromId="345" toId="346">
</dataflow>
<dataflow id="1416" from="StgValue_1415" to="select_ln597" fromId="1415" toId="346">
</dataflow>
<dataflow id="1418" from="StgValue_1417" to="select_ln597" fromId="1417" toId="346">
</dataflow>
<dataflow id="1419" from="icmp_ln594" to="select_ln594" fromId="341" toId="347">
</dataflow>
<dataflow id="1420" from="trunc_ln595" to="select_ln594" fromId="344" toId="347">
</dataflow>
<dataflow id="1421" from="select_ln597" to="select_ln594" fromId="346" toId="347">
</dataflow>
<dataflow id="1423" from="_ssdm_op_PartSelect.i8.i12.i32.i32" to="tmp_451" fromId="1422" toId="348">
</dataflow>
<dataflow id="1424" from="sh_amt" to="tmp_451" fromId="337" toId="348">
</dataflow>
<dataflow id="1426" from="StgValue_1425" to="tmp_451" fromId="1425" toId="348">
</dataflow>
<dataflow id="1427" from="StgValue_743" to="tmp_451" fromId="743" toId="348">
</dataflow>
<dataflow id="1428" from="tmp_451" to="icmp_ln612" fromId="348" toId="349">
</dataflow>
<dataflow id="1429" from="StgValue_603" to="icmp_ln612" fromId="603" toId="349">
</dataflow>
<dataflow id="1430" from="sext_ln590" to="sext_ln590cast" fromId="338" toId="350">
</dataflow>
<dataflow id="1431" from="trunc_ln592" to="shl_ln613" fromId="340" toId="351">
</dataflow>
<dataflow id="1432" from="sext_ln590cast" to="shl_ln613" fromId="350" toId="351">
</dataflow>
<dataflow id="1433" from="icmp_ln612" to="select_ln612" fromId="349" toId="352">
</dataflow>
<dataflow id="1434" from="shl_ln613" to="select_ln612" fromId="351" toId="352">
</dataflow>
<dataflow id="1435" from="StgValue_1417" to="select_ln612" fromId="1417" toId="352">
</dataflow>
<dataflow id="1436" from="icmp_ln580" to="xor_ln580" fromId="332" toId="353">
</dataflow>
<dataflow id="1437" from="StgValue_858" to="xor_ln580" fromId="858" toId="353">
</dataflow>
<dataflow id="1438" from="icmp_ln591" to="and_ln591" fromId="339" toId="354">
</dataflow>
<dataflow id="1439" from="xor_ln580" to="and_ln591" fromId="353" toId="354">
</dataflow>
<dataflow id="1440" from="and_ln591" to="select_ln591" fromId="354" toId="355">
</dataflow>
<dataflow id="1441" from="trunc_ln592" to="select_ln591" fromId="340" toId="355">
</dataflow>
<dataflow id="1442" from="select_ln612" to="select_ln591" fromId="352" toId="355">
</dataflow>
<dataflow id="1443" from="icmp_ln580" to="or_ln591" fromId="332" toId="356">
</dataflow>
<dataflow id="1444" from="icmp_ln591" to="or_ln591" fromId="339" toId="356">
</dataflow>
<dataflow id="1445" from="or_ln591" to="xor_ln591" fromId="356" toId="357">
</dataflow>
<dataflow id="1446" from="StgValue_858" to="xor_ln591" fromId="858" toId="357">
</dataflow>
<dataflow id="1447" from="icmp_ln590" to="and_ln590" fromId="334" toId="358">
</dataflow>
<dataflow id="1448" from="xor_ln591" to="and_ln590" fromId="357" toId="358">
</dataflow>
<dataflow id="1449" from="and_ln590" to="select_ln590" fromId="358" toId="359">
</dataflow>
<dataflow id="1450" from="select_ln594" to="select_ln590" fromId="347" toId="359">
</dataflow>
<dataflow id="1451" from="select_ln591" to="select_ln590" fromId="355" toId="359">
</dataflow>
<dataflow id="1452" from="icmp_ln580" to="TEMP_V" fromId="332" toId="360">
</dataflow>
<dataflow id="1453" from="StgValue_1417" to="TEMP_V" fromId="1417" toId="360">
</dataflow>
<dataflow id="1454" from="select_ln590" to="TEMP_V" fromId="359" toId="360">
</dataflow>
<dataflow id="1455" from="TEMP_V" to="sext_ln1245_14" fromId="360" toId="361">
</dataflow>
<dataflow id="1456" from="sext_ln1245_14" to="mul_ln1245" fromId="361" toId="362">
</dataflow>
<dataflow id="1457" from="sext_ln1245_cast" to="mul_ln1245" fromId="63" toId="362">
</dataflow>
<dataflow id="1458" from="sext_ln1245_14" to="mul_ln1245" fromId="361" toId="363">
</dataflow>
<dataflow id="1459" from="sext_ln1245_cast" to="mul_ln1245" fromId="63" toId="363">
</dataflow>
<dataflow id="1461" from="_ssdm_op_Read.ap_fifo.volatile.i16P0A" to="tmp_V_18" fromId="1460" toId="364">
</dataflow>
<dataflow id="1462" from="channel_out" to="tmp_V_18" fromId="542" toId="364">
</dataflow>
<dataflow id="1463" from="sext_ln1245_14" to="mul_ln1245" fromId="361" toId="365">
</dataflow>
<dataflow id="1464" from="sext_ln1245_cast" to="mul_ln1245" fromId="63" toId="365">
</dataflow>
<dataflow id="1466" from="_ssdm_op_BitConcatenate.i24.i16.i8" to="lhs_V_54" fromId="1465" toId="366">
</dataflow>
<dataflow id="1467" from="tmp_V_18" to="lhs_V_54" fromId="364" toId="366">
</dataflow>
<dataflow id="1468" from="StgValue_603" to="lhs_V_54" fromId="603" toId="366">
</dataflow>
<dataflow id="1469" from="lhs_V_54" to="ret_V" fromId="366" toId="367">
</dataflow>
<dataflow id="1470" from="mul_ln1245" to="ret_V" fromId="365" toId="367">
</dataflow>
<dataflow id="1472" from="_ssdm_op_SpecRegionBegin" to="rbegin2_i" fromId="1471" toId="368">
</dataflow>
<dataflow id="1474" from="empty_55" to="rbegin2_i" fromId="1473" toId="368">
</dataflow>
<dataflow id="1476" from="_ssdm_op_SpecRegionEnd" to="rend72_i" fromId="1475" toId="369">
</dataflow>
<dataflow id="1477" from="empty_55" to="rend72_i" fromId="1473" toId="369">
</dataflow>
<dataflow id="1478" from="rbegin2_i" to="rend72_i" fromId="368" toId="369">
</dataflow>
<dataflow id="1479" from="_ssdm_op_SpecRegionBegin" to="rbegin4_i" fromId="1471" toId="370">
</dataflow>
<dataflow id="1481" from="empty_64" to="rbegin4_i" fromId="1480" toId="370">
</dataflow>
<dataflow id="1482" from="_ssdm_op_SpecRegionEnd" to="rend68_i" fromId="1475" toId="371">
</dataflow>
<dataflow id="1483" from="empty_64" to="rend68_i" fromId="1480" toId="371">
</dataflow>
<dataflow id="1484" from="rbegin4_i" to="rend68_i" fromId="370" toId="371">
</dataflow>
<dataflow id="1485" from="_ssdm_op_SpecRegionBegin" to="rbegin8_i" fromId="1471" toId="372">
</dataflow>
<dataflow id="1487" from="empty_58" to="rbegin8_i" fromId="1486" toId="372">
</dataflow>
<dataflow id="1488" from="_ssdm_op_SpecRegionEnd" to="rend80_i" fromId="1475" toId="373">
</dataflow>
<dataflow id="1489" from="empty_58" to="rend80_i" fromId="1486" toId="373">
</dataflow>
<dataflow id="1490" from="rbegin8_i" to="rend80_i" fromId="372" toId="373">
</dataflow>
<dataflow id="1491" from="_ssdm_op_SpecRegionBegin" to="rbegin1_i" fromId="1471" toId="374">
</dataflow>
<dataflow id="1493" from="empty_57" to="rbegin1_i" fromId="1492" toId="374">
</dataflow>
<dataflow id="1494" from="_ssdm_op_SpecRegionEnd" to="rend78_i" fromId="1475" toId="375">
</dataflow>
<dataflow id="1495" from="empty_57" to="rend78_i" fromId="1492" toId="375">
</dataflow>
<dataflow id="1496" from="rbegin1_i" to="rend78_i" fromId="374" toId="375">
</dataflow>
<dataflow id="1497" from="_ssdm_op_SpecRegionBegin" to="rbegin3_i" fromId="1471" toId="376">
</dataflow>
<dataflow id="1499" from="empty_56" to="rbegin3_i" fromId="1498" toId="376">
</dataflow>
<dataflow id="1500" from="_ssdm_op_SpecRegionEnd" to="rend76_i" fromId="1475" toId="377">
</dataflow>
<dataflow id="1501" from="empty_56" to="rend76_i" fromId="1498" toId="377">
</dataflow>
<dataflow id="1502" from="rbegin3_i" to="rend76_i" fromId="376" toId="377">
</dataflow>
<dataflow id="1503" from="_ssdm_op_SpecRegionBegin" to="rbegin5_i" fromId="1471" toId="378">
</dataflow>
<dataflow id="1505" from="empty_54" to="rbegin5_i" fromId="1504" toId="378">
</dataflow>
<dataflow id="1506" from="_ssdm_op_SpecRegionEnd" to="rend66_i" fromId="1475" toId="379">
</dataflow>
<dataflow id="1507" from="empty_54" to="rend66_i" fromId="1504" toId="379">
</dataflow>
<dataflow id="1508" from="rbegin5_i" to="rend66_i" fromId="378" toId="379">
</dataflow>
<dataflow id="1509" from="_ssdm_op_SpecRegionBegin" to="rbegin6_i" fromId="1471" toId="380">
</dataflow>
<dataflow id="1511" from="empty_52" to="rbegin6_i" fromId="1510" toId="380">
</dataflow>
<dataflow id="1512" from="_ssdm_op_SpecRegionEnd" to="rend62_i" fromId="1475" toId="381">
</dataflow>
<dataflow id="1513" from="empty_52" to="rend62_i" fromId="1510" toId="381">
</dataflow>
<dataflow id="1514" from="rbegin6_i" to="rend62_i" fromId="380" toId="381">
</dataflow>
<dataflow id="1515" from="_ssdm_op_SpecRegionBegin" to="rbegin10_i" fromId="1471" toId="382">
</dataflow>
<dataflow id="1517" from="empty_51" to="rbegin10_i" fromId="1516" toId="382">
</dataflow>
<dataflow id="1518" from="_ssdm_op_SpecRegionEnd" to="rend60_i" fromId="1475" toId="383">
</dataflow>
<dataflow id="1519" from="empty_51" to="rend60_i" fromId="1516" toId="383">
</dataflow>
<dataflow id="1520" from="rbegin10_i" to="rend60_i" fromId="382" toId="383">
</dataflow>
<dataflow id="1521" from="_ssdm_op_SpecRegionBegin" to="rbegin11_i" fromId="1471" toId="384">
</dataflow>
<dataflow id="1523" from="empty_50" to="rbegin11_i" fromId="1522" toId="384">
</dataflow>
<dataflow id="1524" from="_ssdm_op_SpecRegionEnd" to="rend56_i" fromId="1475" toId="385">
</dataflow>
<dataflow id="1525" from="empty_50" to="rend56_i" fromId="1522" toId="385">
</dataflow>
<dataflow id="1526" from="rbegin11_i" to="rend56_i" fromId="384" toId="385">
</dataflow>
<dataflow id="1527" from="_ssdm_op_SpecRegionBegin" to="rbegin12_i" fromId="1471" toId="386">
</dataflow>
<dataflow id="1529" from="empty_49" to="rbegin12_i" fromId="1528" toId="386">
</dataflow>
<dataflow id="1530" from="_ssdm_op_SpecRegionEnd" to="rend54_i" fromId="1475" toId="387">
</dataflow>
<dataflow id="1531" from="empty_49" to="rend54_i" fromId="1528" toId="387">
</dataflow>
<dataflow id="1532" from="rbegin12_i" to="rend54_i" fromId="386" toId="387">
</dataflow>
<dataflow id="1533" from="_ssdm_op_SpecRegionBegin" to="rbegin13_i" fromId="1471" toId="388">
</dataflow>
<dataflow id="1535" from="empty_48" to="rbegin13_i" fromId="1534" toId="388">
</dataflow>
<dataflow id="1536" from="_ssdm_op_SpecRegionEnd" to="rend50_i" fromId="1475" toId="389">
</dataflow>
<dataflow id="1537" from="empty_48" to="rend50_i" fromId="1534" toId="389">
</dataflow>
<dataflow id="1538" from="rbegin13_i" to="rend50_i" fromId="388" toId="389">
</dataflow>
<dataflow id="1539" from="_ssdm_op_SpecRegionBegin" to="rbegin14_i" fromId="1471" toId="390">
</dataflow>
<dataflow id="1541" from="empty_47" to="rbegin14_i" fromId="1540" toId="390">
</dataflow>
<dataflow id="1542" from="_ssdm_op_SpecRegionEnd" to="rend46_i" fromId="1475" toId="391">
</dataflow>
<dataflow id="1543" from="empty_47" to="rend46_i" fromId="1540" toId="391">
</dataflow>
<dataflow id="1544" from="rbegin14_i" to="rend46_i" fromId="390" toId="391">
</dataflow>
<dataflow id="1545" from="_ssdm_op_SpecRegionBegin" to="rbegin15_i" fromId="1471" toId="392">
</dataflow>
<dataflow id="1547" from="empty_46" to="rbegin15_i" fromId="1546" toId="392">
</dataflow>
<dataflow id="1548" from="_ssdm_op_SpecRegionEnd" to="rend42_i" fromId="1475" toId="393">
</dataflow>
<dataflow id="1549" from="empty_46" to="rend42_i" fromId="1546" toId="393">
</dataflow>
<dataflow id="1550" from="rbegin15_i" to="rend42_i" fromId="392" toId="393">
</dataflow>
<dataflow id="1551" from="_ssdm_op_SpecRegionBegin" to="rbegin16_i" fromId="1471" toId="394">
</dataflow>
<dataflow id="1553" from="empty_17" to="rbegin16_i" fromId="1552" toId="394">
</dataflow>
<dataflow id="1554" from="_ssdm_op_SpecRegionEnd" to="rend40_i" fromId="1475" toId="395">
</dataflow>
<dataflow id="1555" from="empty_17" to="rend40_i" fromId="1552" toId="395">
</dataflow>
<dataflow id="1556" from="rbegin16_i" to="rend40_i" fromId="394" toId="395">
</dataflow>
<dataflow id="1557" from="_ssdm_op_SpecRegionBegin" to="rbegin18_i" fromId="1471" toId="396">
</dataflow>
<dataflow id="1559" from="empty_43" to="rbegin18_i" fromId="1558" toId="396">
</dataflow>
<dataflow id="1560" from="_ssdm_op_SpecRegionEnd" to="rend36_i" fromId="1475" toId="397">
</dataflow>
<dataflow id="1561" from="empty_43" to="rend36_i" fromId="1558" toId="397">
</dataflow>
<dataflow id="1562" from="rbegin18_i" to="rend36_i" fromId="396" toId="397">
</dataflow>
<dataflow id="1563" from="_ssdm_op_SpecRegionBegin" to="rbegin20_i" fromId="1471" toId="398">
</dataflow>
<dataflow id="1565" from="empty_42" to="rbegin20_i" fromId="1564" toId="398">
</dataflow>
<dataflow id="1566" from="_ssdm_op_SpecRegionEnd" to="rend34_i" fromId="1475" toId="399">
</dataflow>
<dataflow id="1567" from="empty_42" to="rend34_i" fromId="1564" toId="399">
</dataflow>
<dataflow id="1568" from="rbegin20_i" to="rend34_i" fromId="398" toId="399">
</dataflow>
<dataflow id="1569" from="_ssdm_op_SpecRegionBegin" to="rbegin21_i" fromId="1471" toId="400">
</dataflow>
<dataflow id="1571" from="empty_41" to="rbegin21_i" fromId="1570" toId="400">
</dataflow>
<dataflow id="1572" from="_ssdm_op_SpecRegionEnd" to="rend32_i" fromId="1475" toId="401">
</dataflow>
<dataflow id="1573" from="empty_41" to="rend32_i" fromId="1570" toId="401">
</dataflow>
<dataflow id="1574" from="rbegin21_i" to="rend32_i" fromId="400" toId="401">
</dataflow>
<dataflow id="1575" from="_ssdm_op_SpecRegionBegin" to="rbegin22_i" fromId="1471" toId="402">
</dataflow>
<dataflow id="1577" from="empty_40" to="rbegin22_i" fromId="1576" toId="402">
</dataflow>
<dataflow id="1578" from="_ssdm_op_SpecRegionEnd" to="rend28_i" fromId="1475" toId="403">
</dataflow>
<dataflow id="1579" from="empty_40" to="rend28_i" fromId="1576" toId="403">
</dataflow>
<dataflow id="1580" from="rbegin22_i" to="rend28_i" fromId="402" toId="403">
</dataflow>
<dataflow id="1581" from="_ssdm_op_SpecRegionBegin" to="rbegin23_i" fromId="1471" toId="404">
</dataflow>
<dataflow id="1583" from="empty_39" to="rbegin23_i" fromId="1582" toId="404">
</dataflow>
<dataflow id="1584" from="_ssdm_op_SpecRegionEnd" to="rend24_i" fromId="1475" toId="405">
</dataflow>
<dataflow id="1585" from="empty_39" to="rend24_i" fromId="1582" toId="405">
</dataflow>
<dataflow id="1586" from="rbegin23_i" to="rend24_i" fromId="404" toId="405">
</dataflow>
<dataflow id="1587" from="_ssdm_op_SpecRegionBegin" to="rbegin19_i" fromId="1471" toId="406">
</dataflow>
<dataflow id="1589" from="empty_20" to="rbegin19_i" fromId="1588" toId="406">
</dataflow>
<dataflow id="1590" from="_ssdm_op_SpecRegionEnd" to="rend20_i" fromId="1475" toId="407">
</dataflow>
<dataflow id="1591" from="empty_20" to="rend20_i" fromId="1588" toId="407">
</dataflow>
<dataflow id="1592" from="rbegin19_i" to="rend20_i" fromId="406" toId="407">
</dataflow>
<dataflow id="1593" from="_ssdm_op_SpecRegionBegin" to="rbegin17_i" fromId="1471" toId="408">
</dataflow>
<dataflow id="1595" from="empty_38" to="rbegin17_i" fromId="1594" toId="408">
</dataflow>
<dataflow id="1596" from="_ssdm_op_SpecRegionEnd" to="rend18_i" fromId="1475" toId="409">
</dataflow>
<dataflow id="1597" from="empty_38" to="rend18_i" fromId="1594" toId="409">
</dataflow>
<dataflow id="1598" from="rbegin17_i" to="rend18_i" fromId="408" toId="409">
</dataflow>
<dataflow id="1599" from="_ssdm_op_SpecRegionBegin" to="rbegin9_i" fromId="1471" toId="410">
</dataflow>
<dataflow id="1601" from="empty_36" to="rbegin9_i" fromId="1600" toId="410">
</dataflow>
<dataflow id="1602" from="_ssdm_op_SpecRegionEnd" to="rend10_i" fromId="1475" toId="411">
</dataflow>
<dataflow id="1603" from="empty_36" to="rend10_i" fromId="1600" toId="411">
</dataflow>
<dataflow id="1604" from="rbegin9_i" to="rend10_i" fromId="410" toId="411">
</dataflow>
<dataflow id="1605" from="_ssdm_op_SpecRegionBegin" to="rbegin7_i" fromId="1471" toId="412">
</dataflow>
<dataflow id="1607" from="empty_34" to="rbegin7_i" fromId="1606" toId="412">
</dataflow>
<dataflow id="1608" from="_ssdm_op_SpecRegionEnd" to="rend8_i" fromId="1475" toId="413">
</dataflow>
<dataflow id="1609" from="empty_34" to="rend8_i" fromId="1606" toId="413">
</dataflow>
<dataflow id="1610" from="rbegin7_i" to="rend8_i" fromId="412" toId="413">
</dataflow>
<dataflow id="1611" from="_ssdm_op_SpecRegionBegin" to="rbegin24_i" fromId="1471" toId="414">
</dataflow>
<dataflow id="1613" from="empty_33" to="rbegin24_i" fromId="1612" toId="414">
</dataflow>
<dataflow id="1614" from="_ssdm_op_SpecRegionEnd" to="rend84_i" fromId="1475" toId="415">
</dataflow>
<dataflow id="1615" from="empty_33" to="rend84_i" fromId="1612" toId="415">
</dataflow>
<dataflow id="1616" from="rbegin24_i" to="rend84_i" fromId="414" toId="415">
</dataflow>
<dataflow id="1617" from="_ssdm_op_SpecRegionBegin" to="rbegin25_i" fromId="1471" toId="416">
</dataflow>
<dataflow id="1619" from="empty_32" to="rbegin25_i" fromId="1618" toId="416">
</dataflow>
<dataflow id="1620" from="_ssdm_op_SpecRegionEnd" to="rend70_i" fromId="1475" toId="417">
</dataflow>
<dataflow id="1621" from="empty_32" to="rend70_i" fromId="1618" toId="417">
</dataflow>
<dataflow id="1622" from="rbegin25_i" to="rend70_i" fromId="416" toId="417">
</dataflow>
<dataflow id="1623" from="_ssdm_op_SpecRegionBegin" to="rbegin_i" fromId="1471" toId="418">
</dataflow>
<dataflow id="1625" from="empty_31" to="rbegin_i" fromId="1624" toId="418">
</dataflow>
<dataflow id="1626" from="_ssdm_op_SpecRegionEnd" to="rend_i" fromId="1475" toId="419">
</dataflow>
<dataflow id="1627" from="empty_31" to="rend_i" fromId="1624" toId="419">
</dataflow>
<dataflow id="1628" from="rbegin_i" to="rend_i" fromId="418" toId="419">
</dataflow>
<dataflow id="1629" from="lhs_V_54" to="ret_V" fromId="366" toId="420">
</dataflow>
<dataflow id="1630" from="mul_ln1245" to="ret_V" fromId="365" toId="420">
</dataflow>
<dataflow id="1632" from="_ssdm_op_PartSelect.i16.i24.i32.i32" to="p_0" fromId="1631" toId="421">
</dataflow>
<dataflow id="1633" from="ret_V" to="p_0" fromId="420" toId="421">
</dataflow>
<dataflow id="1635" from="StgValue_1634" to="p_0" fromId="1634" toId="421">
</dataflow>
<dataflow id="1637" from="StgValue_1636" to="p_0" fromId="1636" toId="421">
</dataflow>
<dataflow id="1639" from="_ssdm_op_Write.ap_fifo.volatile.i16P0A" to="write_ln173" fromId="1638" toId="422">
</dataflow>
<dataflow id="1640" from="noise_out" to="write_ln173" fromId="543" toId="422">
</dataflow>
<dataflow id="1641" from="p_0" to="write_ln173" fromId="421" toId="422">
</dataflow>
<dataflow id="1642" from="icmp_ln15" to="StgValue_2" fromId="73" toId="2">
</dataflow>
<dataflow id="1643" from="trunc_ln229" to="StgValue_2" fromId="77" toId="2">
</dataflow>
<dataflow id="1644" from="icmp_ln15" to="StgValue_3" fromId="73" toId="3">
</dataflow>
<dataflow id="1645" from="trunc_ln229" to="StgValue_3" fromId="77" toId="3">
</dataflow>
<dataflow id="1646" from="or_ln443_4" to="StgValue_17" fromId="222" toId="17">
</dataflow>
<dataflow id="1647" from="or_ln443_4" to="StgValue_18" fromId="222" toId="18">
</dataflow>
<dataflow id="1648" from="or_ln443_4" to="StgValue_33" fromId="222" toId="33">
</dataflow>
<dataflow id="1649" from="or_ln443_4" to="StgValue_34" fromId="222" toId="34">
</dataflow>
<dataflow id="1650" from="or_ln443_4" to="StgValue_35" fromId="222" toId="35">
</dataflow>
<dataflow id="1651" from="or_ln443_4" to="StgValue_36" fromId="222" toId="36">
</dataflow>
<dataflow id="1652" from="or_ln443_4" to="StgValue_39" fromId="222" toId="39">
</dataflow>
<dataflow id="1653" from="or_ln443_4" to="StgValue_40" fromId="222" toId="40">
</dataflow>
<dataflow id="1654" from="and_ln443" to="StgValue_47" fromId="203" toId="47">
</dataflow>
<dataflow id="1655" from="or_ln443_4" to="StgValue_47" fromId="222" toId="47">
</dataflow>
<dataflow id="1656" from="icmp_ln15" to="StgValue_50" fromId="73" toId="50">
</dataflow>
<dataflow id="1657" from="icmp_ln15" to="StgValue_4" fromId="73" toId="4">
</dataflow>
<dataflow id="1658" from="trunc_ln229" to="StgValue_4" fromId="77" toId="4">
</dataflow>
<dataflow id="1659" from="icmp_ln15" to="StgValue_5" fromId="73" toId="5">
</dataflow>
<dataflow id="1660" from="trunc_ln229" to="StgValue_5" fromId="77" toId="5">
</dataflow>
<dataflow id="1661" from="icmp_ln15" to="StgValue_6" fromId="73" toId="6">
</dataflow>
<dataflow id="1662" from="trunc_ln229" to="StgValue_6" fromId="77" toId="6">
</dataflow>
<dataflow id="1663" from="icmp_ln15" to="StgValue_7" fromId="73" toId="7">
</dataflow>
<dataflow id="1664" from="trunc_ln229" to="StgValue_7" fromId="77" toId="7">
</dataflow>
<dataflow id="1665" from="icmp_ln15" to="StgValue_8" fromId="73" toId="8">
</dataflow>
<dataflow id="1666" from="trunc_ln229" to="StgValue_8" fromId="77" toId="8">
</dataflow>
<dataflow id="1667" from="icmp_ln15" to="StgValue_9" fromId="73" toId="9">
</dataflow>
<dataflow id="1668" from="trunc_ln229" to="StgValue_9" fromId="77" toId="9">
</dataflow>
<dataflow id="1669" from="icmp_ln15" to="StgValue_10" fromId="73" toId="10">
</dataflow>
<dataflow id="1670" from="trunc_ln229" to="StgValue_10" fromId="77" toId="10">
</dataflow>
<dataflow id="1671" from="icmp_ln15" to="StgValue_11" fromId="73" toId="11">
</dataflow>
<dataflow id="1672" from="trunc_ln229" to="StgValue_11" fromId="77" toId="11">
</dataflow>
<dataflow id="1673" from="icmp_ln15" to="StgValue_12" fromId="73" toId="12">
</dataflow>
<dataflow id="1674" from="trunc_ln229" to="StgValue_12" fromId="77" toId="12">
</dataflow>
<dataflow id="1675" from="icmp_ln15" to="StgValue_13" fromId="73" toId="13">
</dataflow>
<dataflow id="1676" from="trunc_ln229" to="StgValue_13" fromId="77" toId="13">
</dataflow>
<dataflow id="1677" from="icmp_ln15" to="StgValue_14" fromId="73" toId="14">
</dataflow>
<dataflow id="1678" from="trunc_ln229" to="StgValue_14" fromId="77" toId="14">
</dataflow>
<dataflow id="1679" from="icmp_ln15" to="StgValue_15" fromId="73" toId="15">
</dataflow>
<dataflow id="1680" from="trunc_ln229" to="StgValue_15" fromId="77" toId="15">
</dataflow>
<dataflow id="1681" from="icmp_ln15" to="StgValue_16" fromId="73" toId="16">
</dataflow>
<dataflow id="1682" from="trunc_ln229" to="StgValue_16" fromId="77" toId="16">
</dataflow>
<dataflow id="1683" from="icmp_ln15" to="StgValue_17" fromId="73" toId="17">
</dataflow>
<dataflow id="1684" from="trunc_ln229" to="StgValue_17" fromId="77" toId="17">
</dataflow>
<dataflow id="1685" from="icmp_ln15" to="StgValue_18" fromId="73" toId="18">
</dataflow>
<dataflow id="1686" from="trunc_ln229" to="StgValue_18" fromId="77" toId="18">
</dataflow>
<dataflow id="1687" from="icmp_ln15" to="StgValue_19" fromId="73" toId="19">
</dataflow>
<dataflow id="1688" from="trunc_ln229" to="StgValue_19" fromId="77" toId="19">
</dataflow>
<dataflow id="1689" from="icmp_ln15" to="StgValue_20" fromId="73" toId="20">
</dataflow>
<dataflow id="1690" from="trunc_ln229" to="StgValue_20" fromId="77" toId="20">
</dataflow>
<dataflow id="1691" from="icmp_ln15" to="StgValue_21" fromId="73" toId="21">
</dataflow>
<dataflow id="1692" from="trunc_ln229" to="StgValue_21" fromId="77" toId="21">
</dataflow>
<dataflow id="1693" from="icmp_ln15" to="StgValue_22" fromId="73" toId="22">
</dataflow>
<dataflow id="1694" from="trunc_ln229" to="StgValue_22" fromId="77" toId="22">
</dataflow>
<dataflow id="1695" from="icmp_ln15" to="StgValue_23" fromId="73" toId="23">
</dataflow>
<dataflow id="1696" from="trunc_ln229" to="StgValue_23" fromId="77" toId="23">
</dataflow>
<dataflow id="1697" from="icmp_ln15" to="StgValue_24" fromId="73" toId="24">
</dataflow>
<dataflow id="1698" from="trunc_ln229" to="StgValue_24" fromId="77" toId="24">
</dataflow>
<dataflow id="1699" from="icmp_ln15" to="StgValue_25" fromId="73" toId="25">
</dataflow>
<dataflow id="1700" from="trunc_ln229" to="StgValue_25" fromId="77" toId="25">
</dataflow>
<dataflow id="1701" from="icmp_ln15" to="StgValue_26" fromId="73" toId="26">
</dataflow>
<dataflow id="1702" from="trunc_ln229" to="StgValue_26" fromId="77" toId="26">
</dataflow>
<dataflow id="1703" from="icmp_ln15" to="StgValue_27" fromId="73" toId="27">
</dataflow>
<dataflow id="1704" from="trunc_ln229" to="StgValue_27" fromId="77" toId="27">
</dataflow>
<dataflow id="1705" from="icmp_ln15" to="StgValue_28" fromId="73" toId="28">
</dataflow>
<dataflow id="1706" from="trunc_ln229" to="StgValue_28" fromId="77" toId="28">
</dataflow>
<dataflow id="1707" from="icmp_ln15" to="StgValue_29" fromId="73" toId="29">
</dataflow>
<dataflow id="1708" from="trunc_ln229" to="StgValue_29" fromId="77" toId="29">
</dataflow>
<dataflow id="1709" from="icmp_ln15" to="StgValue_30" fromId="73" toId="30">
</dataflow>
<dataflow id="1710" from="trunc_ln229" to="StgValue_30" fromId="77" toId="30">
</dataflow>
<dataflow id="1711" from="icmp_ln15" to="StgValue_31" fromId="73" toId="31">
</dataflow>
<dataflow id="1712" from="trunc_ln229" to="StgValue_31" fromId="77" toId="31">
</dataflow>
<dataflow id="1713" from="icmp_ln15" to="StgValue_32" fromId="73" toId="32">
</dataflow>
<dataflow id="1714" from="trunc_ln229" to="StgValue_32" fromId="77" toId="32">
</dataflow>
<dataflow id="1715" from="icmp_ln15" to="StgValue_33" fromId="73" toId="33">
</dataflow>
<dataflow id="1716" from="trunc_ln229" to="StgValue_33" fromId="77" toId="33">
</dataflow>
<dataflow id="1717" from="icmp_ln15" to="StgValue_34" fromId="73" toId="34">
</dataflow>
<dataflow id="1718" from="trunc_ln229" to="StgValue_34" fromId="77" toId="34">
</dataflow>
<dataflow id="1719" from="icmp_ln15" to="StgValue_35" fromId="73" toId="35">
</dataflow>
<dataflow id="1720" from="trunc_ln229" to="StgValue_35" fromId="77" toId="35">
</dataflow>
<dataflow id="1721" from="icmp_ln15" to="StgValue_36" fromId="73" toId="36">
</dataflow>
<dataflow id="1722" from="trunc_ln229" to="StgValue_36" fromId="77" toId="36">
</dataflow>
<dataflow id="1723" from="icmp_ln15" to="StgValue_37" fromId="73" toId="37">
</dataflow>
<dataflow id="1724" from="trunc_ln229" to="StgValue_37" fromId="77" toId="37">
</dataflow>
<dataflow id="1725" from="icmp_ln15" to="StgValue_38" fromId="73" toId="38">
</dataflow>
<dataflow id="1726" from="trunc_ln229" to="StgValue_38" fromId="77" toId="38">
</dataflow>
<dataflow id="1727" from="icmp_ln15" to="StgValue_39" fromId="73" toId="39">
</dataflow>
<dataflow id="1728" from="trunc_ln229" to="StgValue_39" fromId="77" toId="39">
</dataflow>
<dataflow id="1729" from="icmp_ln15" to="StgValue_40" fromId="73" toId="40">
</dataflow>
<dataflow id="1730" from="trunc_ln229" to="StgValue_40" fromId="77" toId="40">
</dataflow>
<dataflow id="1731" from="icmp_ln15" to="StgValue_41" fromId="73" toId="41">
</dataflow>
<dataflow id="1732" from="trunc_ln229" to="StgValue_41" fromId="77" toId="41">
</dataflow>
<dataflow id="1733" from="icmp_ln15" to="StgValue_42" fromId="73" toId="42">
</dataflow>
<dataflow id="1734" from="trunc_ln229" to="StgValue_42" fromId="77" toId="42">
</dataflow>
<dataflow id="1735" from="icmp_ln15" to="StgValue_43" fromId="73" toId="43">
</dataflow>
<dataflow id="1736" from="trunc_ln229" to="StgValue_43" fromId="77" toId="43">
</dataflow>
<dataflow id="1737" from="icmp_ln15" to="StgValue_44" fromId="73" toId="44">
</dataflow>
<dataflow id="1738" from="trunc_ln229" to="StgValue_44" fromId="77" toId="44">
</dataflow>
<dataflow id="1739" from="icmp_ln15" to="StgValue_45" fromId="73" toId="45">
</dataflow>
<dataflow id="1740" from="trunc_ln229" to="StgValue_45" fromId="77" toId="45">
</dataflow>
<dataflow id="1741" from="icmp_ln15" to="StgValue_46" fromId="73" toId="46">
</dataflow>
<dataflow id="1742" from="trunc_ln229" to="StgValue_46" fromId="77" toId="46">
</dataflow>
<dataflow id="1743" from="icmp_ln15" to="StgValue_47" fromId="73" toId="47">
</dataflow>
<dataflow id="1744" from="trunc_ln229" to="StgValue_47" fromId="77" toId="47">
</dataflow>
<dataflow id="1745" from="icmp_ln15" to="StgValue_48" fromId="73" toId="48">
</dataflow>
<dataflow id="1746" from="trunc_ln229" to="StgValue_48" fromId="77" toId="48">
</dataflow>
<dataflow id="1747" from="icmp_ln15" to="StgValue_49" fromId="73" toId="49">
</dataflow>
<dataflow id="1748" from="trunc_ln229" to="StgValue_49" fromId="77" toId="49">
</dataflow>
<dataflow id="1749" from="trunc_ln229" to="StgValue_50" fromId="77" toId="50">
</dataflow>
<dataflow id="1750" from="icmp_ln15" to="StgValue_51" fromId="73" toId="51">
</dataflow>
<dataflow id="1751" from="trunc_ln229" to="StgValue_51" fromId="77" toId="51">
</dataflow>
</dataflows>


</stg>
