// Seed: 2584483450
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input wor id_2,
    output supply0 id_3
);
  assign id_3 = -1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd72
) (
    output wor   id_0,
    output wor   _id_1,
    output uwire id_2,
    input  uwire id_3,
    input  uwire id_4,
    output uwire id_5,
    input  uwire id_6,
    output tri   id_7
);
  logic [id_1 : 1 'b0] id_9;
  parameter id_10 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_0
  );
  assign modCall_1.id_3 = 0;
  assign id_7 = id_9 ? id_10 : id_9;
endmodule
