Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Jan 13 19:37:33 2021
| Host         : Neilsons running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rhinos_Project_VGA_control_sets_placed.rpt
| Design       : rhinos_Project_VGA
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           16 |
| No           | No                    | Yes                    |              34 |           10 |
| No           | Yes                   | No                     |              12 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+--------------------------+--------------------------------------+------------------+----------------+--------------+
|        Clock Signal        |       Enable Signal      |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+--------------------------+--------------------------------------+------------------+----------------+--------------+
|  nolabel_line206/Q_BUFG[0] |                          | rst_IBUF                             |                2 |              2 |         1.00 |
|  nolabel_line205/Q[0]      |                          |                                      |                2 |              6 |         3.00 |
|  nolabel_line206/Q_BUFG[0] |                          | nolabel_line258/pixel_cnt[9]_i_1_n_0 |                4 |             10 |         2.50 |
|  nolabel_line206/Q_BUFG[0] | nolabel_line258/line_cnt | nolabel_line258/line_cnt[9]_i_1_n_0  |                5 |             10 |         2.00 |
|  nolabel_line206/Q_BUFG[0] |                          |                                      |                9 |             12 |         1.33 |
|  clk_IBUF_BUFG             |                          |                                      |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG             |                          | nolabel_line240/onepulsed_rst        |               10 |             34 |         3.40 |
+----------------------------+--------------------------+--------------------------------------+------------------+----------------+--------------+


