`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 04/11/2026 10:24:30 AM
// Design Name: 
// Module Name: immGen
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module immGen(
    input [31:0] instr,
    output reg [31:0] imm_out
);

wire [6:0] opcode = instr[6:0];

always @(*) begin
    case (opcode)

        // I-type (e.g., lw, addi)
        7'b0000011,
        7'b0010011: begin
            imm_out = {{20{instr[31]}}, instr[31:20]};
        end

        // S-type (e.g., sw)
        7'b0100011: begin
            imm_out = {{20{instr[31]}}, instr[31:25], instr[11:7]};
        end

        // B-type (e.g., beq)
        7'b1100011: begin
            imm_out = {{19{instr[31]}},
                       instr[31],
                       instr[7],
                       instr[30:25],
                       instr[11:8],
                       1'b0}; // already shifted
        end
        
        // U-type (e.g., lui)
        7'b0110111: begin
            imm_out = {instr[31:12], 12'b0};
        end

        default: imm_out = 32'b0;
    endcase
end

endmodule