## Hi there ðŸ‘‹ I'm Yamuna Yadav Seetha
I'm an Electronics and Communication Engineering (ECE) graduate passionate about VLSI backend flow, RTL-to-GDSII implementation, and hardware design.
Welcome to my GitHub profile!

**About me**

ðŸ”­ Seeking opportunities in Physical Design / VLSI / RTL-to-GDSII flows.  

ðŸŒ± Currently exploring advanced topics in floorplanning, CTS, STA, and timing closure.  

ðŸ’¼ Hands-on experience with several projects, including:

- RTL â†’ GDSII Flow (28nm): Complete RTL-to-GDSII implementation including floorplanning, CTS, routing, and timing closure.  
- Logic Synthesis Projects: Optimized RTL designs for timing, area, and power using Genus.  

ðŸ“« Reach me at: yamuna.vlsi@gmail.com  

**Interests & Skills**

- Physical Design & Backend Flow: Logical Synthesis, Floorplanning, Power Planning, Place & Route, CTS, Timing Closure, Signoff Timing Analysis, DRC/LVS, ECO fixing.
- Digital Design & RTL: RTL Verilog, FPGA & PCB design, Setup/Hold analysis, Low power techniques (Clock Gating, Power Gating)  
- Static Timing Analysis & Synthesis: STA, SDC writing, ASIC Flow understanding (.v, .lib, .sdc, .lef, UPF/CPF)  
- EDA Tools: Cadence Genus & Innovus, Synopsys DC Compiler / ICC2 / Fusion Compiler, Vivado, KiCAD  
- Scripting & Programming: Tcl, Perl, Shell scripting, Python, C, Java (basics)  
- Operating Systems: Linux/Unix, Windows
  
Thank You for Visiting!

Feel free to connect or reach out if youâ€™d like to discuss Physical Design, RTL-to-GDSII flows, or VLSI projects. Projects will be shared here soon!




