{"Source Block": ["oh/common/hdl/oh_rsync.v@16:26@HdlIdDef", "`ifdef CFG_ASIC   \n   asic_rsync asic_rsync (.clk(clk),\n\t\t\t  .nrst_in(nrst_in),\n\t\t\t  .nrst_out(nrst_out));\n`else\n   reg [PS-1:0] sync_pipe;   \n   always @ (posedge clk or negedge nrst_in)\t\t \n     if(!nrst_in)\n       sync_pipe[PS-1:0] <= 1'b0;\n     else\n       sync_pipe[PS-1:0] <= {sync_pipe[PS-2:0],1'b1};\t      \t      \n"], "Clone Blocks": [["oh/common/hdl/oh_rsync.v@17:31", "   asic_rsync asic_rsync (.clk(clk),\n\t\t\t  .nrst_in(nrst_in),\n\t\t\t  .nrst_out(nrst_out));\n`else\n   reg [PS-1:0] sync_pipe;   \n   always @ (posedge clk or negedge nrst_in)\t\t \n     if(!nrst_in)\n       sync_pipe[PS-1:0] <= 1'b0;\n     else\n       sync_pipe[PS-1:0] <= {sync_pipe[PS-2:0],1'b1};\t      \t      \n   assign nrst_out = sync_pipe[PS-1];\n`endif // unmatched `else, `elsif or `endif\n      \nendmodule // oh_rsync\n\n"]], "Diff Content": {"Delete": [[21, "   reg [PS-1:0] sync_pipe;   \n"]], "Add": []}}