Determining the location of the ModelSim executable...

Using: /home/lucas/intelFPGA_lite/21.1/modelsim_ase/bin

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off testeFila -c testeFila --vector_source="/home/lucas/Uefs/pbls/tec499/testeFile/Waveform.vwf" --testbench_file="/home/lucas/Uefs/pbls/tec499/testeFile/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Sat Sep 20 13:27:42 2025Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off testeFila -c testeFila --vector_source=/home/lucas/Uefs/pbls/tec499/testeFile/Waveform.vwf --testbench_file=/home/lucas/Uefs/pbls/tec499/testeFile/simulation/qsim/Waveform.vwf.vtWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
1005): Ignoring output pin "dados_fila_saida[6]" in vector source file when writing test bench files
g (201005): Ignoring output pin "proximo_y_vga[1]" in vector source file when writing test bench files
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/lucas/Uefs/pbls/tec499/testeFile/simulation/qsim/" testeFila -c testeFila

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Sat Sep 20 13:27:48 2025Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/lucas/Uefs/pbls/tec499/testeFile/simulation/qsim/ testeFila -c testeFilaWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file testeFila.vo in folder "/home/lucas/Uefs/pbls/tec499/testeFile/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 672 megabytes    Info: Processing ended: Sat Sep 20 13:27:51 2025    Info: Elapsed time: 00:00:03    Info: Total CPU time (on all processors): 00:00:02
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/lucas/Uefs/pbls/tec499/testeFile/simulation/qsim/testeFila.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/lucas/intelFPGA_lite/21.1/modelsim_ase/bin/vsim -c -do testeFila.do

Reading pref.tcl
# 2020.1
# do testeFila.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:27:54 on Sep 20,2025# vlog -work work testeFila.vo 
# -- Compiling module control
# 
# Top level modules:# 	control# End time: 13:27:55 on Sep 20,2025, Elapsed time: 0:00:01# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:27:55 on Sep 20,2025# vlog -work work Waveform.vwf.vt 
# -- Compiling module control_vlg_vec_tst
# 
# Top level modules:# 	control_vlg_vec_tst# End time: 13:27:55 on Sep 20,2025, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.control_vlg_vec_tst # Start time: 13:27:55 on Sep 20,2025# Loading work.control_vlg_vec_tst# Loading work.control# Loading cyclonev_ver.cyclonev_io_obuf# Loading cyclonev_ver.cyclonev_io_ibuf# Loading cyclonev_ver.cyclonev_clkena# Loading altera_ver.dffeas# Loading cyclonev_ver.cyclonev_lcell_comb# Loading cyclonev_ver.cyclonev_ram_block# Loading sv_std.std# Loading altera_lnsim_ver.generic_m10k# Loading altera_lnsim_ver.altera_lnsim_functions# Loading altera_lnsim_ver.common_28nm_ram_block# Loading altera_lnsim_ver.common_28nm_ram_register# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 23625000 ps
# Simulation time: 23625000 ps
# Simulation time: 23625000 ps
# Simulation time: 23625000 ps
# Simulation time: 23625000 ps
# Simulation time: 23625000 ps
# Simulation time: 23625000 ps
# Simulation time: 23625000 ps
# Simulation time: 47705000 ps
# Simulation time: 47705000 ps
# Simulation time: 47705000 ps
# Simulation time: 47705000 ps
# Simulation time: 47705000 ps
# Simulation time: 47705000 ps
# Simulation time: 47705000 ps
# Simulation time: 47705000 ps
# Simulation time: 71995000 ps
# Simulation time: 71995000 ps
# Simulation time: 71995000 ps
# Simulation time: 71995000 ps
# Simulation time: 71995000 ps
# Simulation time: 71995000 ps
# Simulation time: 71995000 ps
# Simulation time: 71995000 ps
# Simulation time: 94820000 ps
# ** Note: $finish    : Waveform.vwf.vt(55)#    Time: 100 us  Iteration: 0  Instance: /control_vlg_vec_tst
# End time: 13:29:21 on Sep 20,2025, Elapsed time: 0:01:26# Errors: 0, Warnings: 0
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/lucas/Uefs/pbls/tec499/testeFile/Waveform.vwf...

Reading /home/lucas/Uefs/pbls/tec499/testeFile/simulation/qsim/testeFila.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/lucas/Uefs/pbls/tec499/testeFile/simulation/qsim/testeFila_20250920132921.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.