void F_1 ( T_1 * T_1 )\r\n{\r\nF_2 ( & T_1 -> V_1 . V_2 , V_3 ,\r\n( unsigned long ) T_1 ) ;\r\n}\r\nvoid F_3 ( T_1 * T_1 )\r\n{\r\nif ( T_1 )\r\nF_4 ( & T_1 -> V_1 . V_2 ) ;\r\n}\r\nvoid F_5 ( T_1 * T_1 )\r\n{\r\nif ( T_1 == NULL )\r\nreturn;\r\nT_1 -> V_1 . V_4 =\r\nF_6 ( T_1 -> V_5 [ V_6 ] ) / 10 ;\r\nF_7 ( & T_1 -> V_1 . V_2 , V_7 + V_8 ) ;\r\n}\r\nstatic void V_3 ( unsigned long V_9 )\r\n{\r\nT_1 * T_1 = (struct T_1 * ) V_9 ;\r\nT_2 * V_10 ;\r\nstruct V_11 * V_12 ;\r\nif ( T_1 == NULL || ! T_1 -> V_1 . V_13 )\r\nreturn;\r\nif ( ! T_1 -> V_1 . V_4 || -- T_1 -> V_1 . V_4 ) {\r\nF_5 ( T_1 ) ;\r\nreturn;\r\n}\r\nF_8 ( & V_14 ) ;\r\nF_9 (ax25, node, &ax25_list) {\r\nif ( V_10 -> T_1 != T_1 || ! ( V_10 -> V_15 & V_16 ) )\r\ncontinue;\r\nF_10 ( V_10 , V_17 , V_18 , V_19 ) ;\r\nF_11 ( V_10 , V_20 ) ;\r\n}\r\nF_12 ( & V_14 ) ;\r\nF_13 ( T_1 ) ;\r\n}\r\nvoid F_14 ( T_2 * V_10 )\r\n{\r\nstruct V_21 * V_22 = V_10 -> V_22 ;\r\nif ( V_22 )\r\nF_15 ( V_22 ) ;\r\nswitch ( V_10 -> V_23 ) {\r\ncase V_24 :\r\nif ( ! V_22 || F_16 ( V_22 , V_25 ) ||\r\n( V_22 -> V_26 == V_27 &&\r\nF_16 ( V_22 , V_28 ) ) ) {\r\nif ( V_22 ) {\r\nF_17 ( V_22 ) ;\r\nF_18 ( V_10 ) ;\r\nF_19 ( V_22 ) ;\r\nF_20 ( V_22 ) ;\r\n} else\r\nF_18 ( V_10 ) ;\r\nreturn;\r\n}\r\nbreak;\r\ncase V_29 :\r\nif ( V_22 != NULL ) {\r\nif ( F_21 ( & V_22 -> V_30 ) <\r\n( V_22 -> V_31 >> 1 ) &&\r\n( V_10 -> V_15 & V_32 ) ) {\r\nV_10 -> V_15 &= ~ V_32 ;\r\nV_10 -> V_15 &= ~ V_33 ;\r\nbreak;\r\n}\r\n}\r\nbreak;\r\n}\r\nif ( V_22 )\r\nF_19 ( V_22 ) ;\r\nF_22 ( V_10 ) ;\r\n}\r\nvoid F_23 ( T_2 * V_10 )\r\n{\r\nF_10 ( V_10 , V_17 , V_18 , V_19 ) ;\r\nF_24 ( V_10 ) ;\r\nF_11 ( V_10 , V_20 ) ;\r\n}\r\nvoid F_25 ( T_2 * V_10 )\r\n{\r\nF_26 ( V_10 ) ;\r\nV_10 -> V_34 = 0 ;\r\nV_10 -> V_23 = V_35 ;\r\nF_27 ( V_10 ) ;\r\nF_28 ( V_10 ) ;\r\nF_29 ( V_10 ) ;\r\nif ( V_10 -> V_22 != NULL ) {\r\nF_15 ( V_10 -> V_22 ) ;\r\nV_10 -> V_22 -> V_26 = V_36 ;\r\nV_10 -> V_22 -> V_37 = 0 ;\r\nV_10 -> V_22 -> V_38 |= V_39 ;\r\nif ( ! F_16 ( V_10 -> V_22 , V_28 ) ) {\r\nV_10 -> V_22 -> V_40 ( V_10 -> V_22 ) ;\r\nF_30 ( V_10 -> V_22 , V_28 ) ;\r\n}\r\nF_19 ( V_10 -> V_22 ) ;\r\n}\r\n}\r\nvoid F_31 ( T_2 * V_10 )\r\n{\r\nswitch ( V_10 -> V_23 ) {\r\ncase V_41 :\r\nif ( V_10 -> V_34 == V_10 -> V_42 ) {\r\nif ( V_10 -> V_43 == V_44 ) {\r\nF_11 ( V_10 , V_20 ) ;\r\nreturn;\r\n} else {\r\nV_10 -> V_43 = V_44 ;\r\nV_10 -> V_45 = V_10 -> T_1 -> V_5 [ V_46 ] ;\r\nV_10 -> V_34 = 0 ;\r\nF_10 ( V_10 , V_47 , V_48 , V_19 ) ;\r\n}\r\n} else {\r\nV_10 -> V_34 ++ ;\r\nif ( V_10 -> V_43 == V_44 )\r\nF_10 ( V_10 , V_47 , V_48 , V_19 ) ;\r\nelse\r\nF_10 ( V_10 , V_49 , V_48 , V_19 ) ;\r\n}\r\nbreak;\r\ncase V_35 :\r\nif ( V_10 -> V_34 == V_10 -> V_42 ) {\r\nF_10 ( V_10 , V_17 , V_18 , V_19 ) ;\r\nF_11 ( V_10 , V_20 ) ;\r\nreturn;\r\n} else {\r\nV_10 -> V_34 ++ ;\r\n}\r\nbreak;\r\ncase V_29 :\r\nif ( V_10 -> V_34 == V_10 -> V_42 ) {\r\nF_10 ( V_10 , V_50 , V_18 , V_51 ) ;\r\nF_11 ( V_10 , V_20 ) ;\r\nreturn;\r\n} else {\r\nV_10 -> V_34 ++ ;\r\n}\r\nbreak;\r\n}\r\nF_27 ( V_10 ) ;\r\nF_28 ( V_10 ) ;\r\n}
