<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>multi_radix_hex_kmerge</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2125245</Best-caseLatency>
            <Average-caseLatency>2125245</Average-caseLatency>
            <Worst-caseLatency>2125245</Worst-caseLatency>
            <Best-caseRealTimeLatency>21.252 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>21.252 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>21.252 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>1000003</DataflowPipelineThroughput>
            <Interval-min>1000003</Interval-min>
            <Interval-max>1000003</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>3040</BRAM_18K>
            <DSP>128</DSP>
            <FF>162639</FF>
            <LUT>179055</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>input_0_address0</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_ce0</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_d0</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_q0</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_we0</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_address1</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_ce1</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_d1</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_q1</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_we1</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_address0</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_ce0</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_d0</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_q0</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_we0</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_address1</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_ce1</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_d1</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_q1</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_we1</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_address0</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_ce0</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_d0</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_q0</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_we0</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_address1</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_ce1</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_d1</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_q1</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_we1</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_address0</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_ce0</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_d0</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_q0</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_we0</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_address1</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_ce1</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_d1</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_q1</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_we1</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_address0</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_ce0</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_d0</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_q0</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_we0</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_address1</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_ce1</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_d1</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_q1</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_we1</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_address0</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_ce0</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_d0</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_q0</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_we0</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_address1</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_ce1</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_d1</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_q1</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_we1</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_address0</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_ce0</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_d0</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_q0</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_we0</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_address1</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_ce1</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_d1</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_q1</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_we1</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_address0</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_ce0</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_d0</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_q0</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_we0</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_address1</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_ce1</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_d1</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_q1</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_we1</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_address0</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_ce0</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_d0</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_q0</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_we0</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_address1</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_ce1</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_d1</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_q1</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_we1</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_address0</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_ce0</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_d0</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_q0</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_we0</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_address1</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_ce1</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_d1</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_q1</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_we1</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_address0</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_ce0</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_d0</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_q0</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_we0</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_address1</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_ce1</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_d1</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_q1</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_we1</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_address0</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_ce0</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_d0</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_q0</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_we0</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_address1</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_ce1</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_d1</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_q1</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_we1</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_address0</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_ce0</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_d0</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_q0</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_we0</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_address1</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_ce1</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_d1</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_q1</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_we1</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_address0</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_ce0</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_d0</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_q0</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_we0</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_address1</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_ce1</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_d1</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_q1</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_we1</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_address0</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_ce0</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_d0</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_q0</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_we0</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_address1</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_ce1</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_d1</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_q1</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_we1</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_address0</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_ce0</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_d0</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_q0</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_we0</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_address1</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_ce1</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_d1</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_q1</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_we1</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_address0</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_ce0</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_d0</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_q0</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_we0</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_address1</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_ce1</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_d1</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_q1</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_we1</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_address0</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_ce0</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_d0</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_q0</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_we0</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_address1</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_ce1</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_d1</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_q1</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_we1</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_address0</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_ce0</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_d0</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_q0</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_we0</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_address1</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_ce1</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_d1</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_q1</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_we1</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_address0</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_ce0</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_d0</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_q0</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_we0</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_address1</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_ce1</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_d1</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_q1</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_we1</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_address0</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_ce0</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_d0</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_q0</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_we0</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_address1</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_ce1</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_d1</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_q1</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_we1</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_address0</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_ce0</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_d0</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_q0</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_we0</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_address1</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_ce1</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_d1</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_q1</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_we1</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_address0</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_ce0</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_d0</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_q0</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_we0</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_address1</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_ce1</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_d1</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_q1</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_we1</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_address0</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_ce0</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_d0</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_q0</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_we0</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_address1</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_ce1</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_d1</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_q1</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_we1</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_address0</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_ce0</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_d0</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_q0</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_we0</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_address1</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_ce1</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_d1</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_q1</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_we1</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_address0</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_ce0</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_d0</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_q0</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_we0</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_address1</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_ce1</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_d1</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_q1</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_we1</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_address0</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_ce0</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_d0</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_q0</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_we0</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_address1</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_ce1</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_d1</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_q1</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_we1</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_address0</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_ce0</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_d0</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_q0</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_we0</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_address1</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_ce1</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_d1</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_q1</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_we1</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_address0</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_ce0</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_d0</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_q0</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_we0</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_address1</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_ce1</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_d1</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_q1</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_we1</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_address0</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_ce0</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_d0</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_q0</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_we0</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_address1</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_ce1</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_d1</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_q1</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_we1</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_address0</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_ce0</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_d0</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_q0</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_we0</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_address1</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_ce1</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_d1</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_q1</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_we1</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_address0</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_ce0</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_d0</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_q0</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_we0</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_address1</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_ce1</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_d1</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_q1</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_we1</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_32_address0</name>
            <Object>input_32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_32_ce0</name>
            <Object>input_32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_32_d0</name>
            <Object>input_32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_32_q0</name>
            <Object>input_32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_32_we0</name>
            <Object>input_32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_32_address1</name>
            <Object>input_32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_32_ce1</name>
            <Object>input_32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_32_d1</name>
            <Object>input_32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_32_q1</name>
            <Object>input_32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_32_we1</name>
            <Object>input_32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_33_address0</name>
            <Object>input_33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_33_ce0</name>
            <Object>input_33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_33_d0</name>
            <Object>input_33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_33_q0</name>
            <Object>input_33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_33_we0</name>
            <Object>input_33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_33_address1</name>
            <Object>input_33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_33_ce1</name>
            <Object>input_33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_33_d1</name>
            <Object>input_33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_33_q1</name>
            <Object>input_33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_33_we1</name>
            <Object>input_33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_34_address0</name>
            <Object>input_34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_34_ce0</name>
            <Object>input_34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_34_d0</name>
            <Object>input_34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_34_q0</name>
            <Object>input_34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_34_we0</name>
            <Object>input_34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_34_address1</name>
            <Object>input_34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_34_ce1</name>
            <Object>input_34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_34_d1</name>
            <Object>input_34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_34_q1</name>
            <Object>input_34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_34_we1</name>
            <Object>input_34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_35_address0</name>
            <Object>input_35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_35_ce0</name>
            <Object>input_35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_35_d0</name>
            <Object>input_35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_35_q0</name>
            <Object>input_35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_35_we0</name>
            <Object>input_35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_35_address1</name>
            <Object>input_35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_35_ce1</name>
            <Object>input_35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_35_d1</name>
            <Object>input_35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_35_q1</name>
            <Object>input_35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_35_we1</name>
            <Object>input_35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_36_address0</name>
            <Object>input_36</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_36_ce0</name>
            <Object>input_36</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_36_d0</name>
            <Object>input_36</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_36_q0</name>
            <Object>input_36</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_36_we0</name>
            <Object>input_36</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_36_address1</name>
            <Object>input_36</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_36_ce1</name>
            <Object>input_36</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_36_d1</name>
            <Object>input_36</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_36_q1</name>
            <Object>input_36</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_36_we1</name>
            <Object>input_36</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_37_address0</name>
            <Object>input_37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_37_ce0</name>
            <Object>input_37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_37_d0</name>
            <Object>input_37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_37_q0</name>
            <Object>input_37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_37_we0</name>
            <Object>input_37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_37_address1</name>
            <Object>input_37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_37_ce1</name>
            <Object>input_37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_37_d1</name>
            <Object>input_37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_37_q1</name>
            <Object>input_37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_37_we1</name>
            <Object>input_37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_38_address0</name>
            <Object>input_38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_38_ce0</name>
            <Object>input_38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_38_d0</name>
            <Object>input_38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_38_q0</name>
            <Object>input_38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_38_we0</name>
            <Object>input_38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_38_address1</name>
            <Object>input_38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_38_ce1</name>
            <Object>input_38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_38_d1</name>
            <Object>input_38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_38_q1</name>
            <Object>input_38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_38_we1</name>
            <Object>input_38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_39_address0</name>
            <Object>input_39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_39_ce0</name>
            <Object>input_39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_39_d0</name>
            <Object>input_39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_39_q0</name>
            <Object>input_39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_39_we0</name>
            <Object>input_39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_39_address1</name>
            <Object>input_39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_39_ce1</name>
            <Object>input_39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_39_d1</name>
            <Object>input_39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_39_q1</name>
            <Object>input_39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_39_we1</name>
            <Object>input_39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_40_address0</name>
            <Object>input_40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_40_ce0</name>
            <Object>input_40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_40_d0</name>
            <Object>input_40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_40_q0</name>
            <Object>input_40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_40_we0</name>
            <Object>input_40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_40_address1</name>
            <Object>input_40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_40_ce1</name>
            <Object>input_40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_40_d1</name>
            <Object>input_40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_40_q1</name>
            <Object>input_40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_40_we1</name>
            <Object>input_40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_41_address0</name>
            <Object>input_41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_41_ce0</name>
            <Object>input_41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_41_d0</name>
            <Object>input_41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_41_q0</name>
            <Object>input_41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_41_we0</name>
            <Object>input_41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_41_address1</name>
            <Object>input_41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_41_ce1</name>
            <Object>input_41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_41_d1</name>
            <Object>input_41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_41_q1</name>
            <Object>input_41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_41_we1</name>
            <Object>input_41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_42_address0</name>
            <Object>input_42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_42_ce0</name>
            <Object>input_42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_42_d0</name>
            <Object>input_42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_42_q0</name>
            <Object>input_42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_42_we0</name>
            <Object>input_42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_42_address1</name>
            <Object>input_42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_42_ce1</name>
            <Object>input_42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_42_d1</name>
            <Object>input_42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_42_q1</name>
            <Object>input_42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_42_we1</name>
            <Object>input_42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_43_address0</name>
            <Object>input_43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_43_ce0</name>
            <Object>input_43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_43_d0</name>
            <Object>input_43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_43_q0</name>
            <Object>input_43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_43_we0</name>
            <Object>input_43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_43_address1</name>
            <Object>input_43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_43_ce1</name>
            <Object>input_43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_43_d1</name>
            <Object>input_43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_43_q1</name>
            <Object>input_43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_43_we1</name>
            <Object>input_43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_44_address0</name>
            <Object>input_44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_44_ce0</name>
            <Object>input_44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_44_d0</name>
            <Object>input_44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_44_q0</name>
            <Object>input_44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_44_we0</name>
            <Object>input_44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_44_address1</name>
            <Object>input_44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_44_ce1</name>
            <Object>input_44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_44_d1</name>
            <Object>input_44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_44_q1</name>
            <Object>input_44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_44_we1</name>
            <Object>input_44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_45_address0</name>
            <Object>input_45</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_45_ce0</name>
            <Object>input_45</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_45_d0</name>
            <Object>input_45</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_45_q0</name>
            <Object>input_45</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_45_we0</name>
            <Object>input_45</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_45_address1</name>
            <Object>input_45</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_45_ce1</name>
            <Object>input_45</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_45_d1</name>
            <Object>input_45</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_45_q1</name>
            <Object>input_45</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_45_we1</name>
            <Object>input_45</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_46_address0</name>
            <Object>input_46</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_46_ce0</name>
            <Object>input_46</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_46_d0</name>
            <Object>input_46</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_46_q0</name>
            <Object>input_46</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_46_we0</name>
            <Object>input_46</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_46_address1</name>
            <Object>input_46</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_46_ce1</name>
            <Object>input_46</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_46_d1</name>
            <Object>input_46</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_46_q1</name>
            <Object>input_46</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_46_we1</name>
            <Object>input_46</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_47_address0</name>
            <Object>input_47</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_47_ce0</name>
            <Object>input_47</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_47_d0</name>
            <Object>input_47</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_47_q0</name>
            <Object>input_47</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_47_we0</name>
            <Object>input_47</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_47_address1</name>
            <Object>input_47</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_47_ce1</name>
            <Object>input_47</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_47_d1</name>
            <Object>input_47</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_47_q1</name>
            <Object>input_47</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_47_we1</name>
            <Object>input_47</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_48_address0</name>
            <Object>input_48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_48_ce0</name>
            <Object>input_48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_48_d0</name>
            <Object>input_48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_48_q0</name>
            <Object>input_48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_48_we0</name>
            <Object>input_48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_48_address1</name>
            <Object>input_48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_48_ce1</name>
            <Object>input_48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_48_d1</name>
            <Object>input_48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_48_q1</name>
            <Object>input_48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_48_we1</name>
            <Object>input_48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_49_address0</name>
            <Object>input_49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_49_ce0</name>
            <Object>input_49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_49_d0</name>
            <Object>input_49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_49_q0</name>
            <Object>input_49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_49_we0</name>
            <Object>input_49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_49_address1</name>
            <Object>input_49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_49_ce1</name>
            <Object>input_49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_49_d1</name>
            <Object>input_49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_49_q1</name>
            <Object>input_49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_49_we1</name>
            <Object>input_49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_50_address0</name>
            <Object>input_50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_50_ce0</name>
            <Object>input_50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_50_d0</name>
            <Object>input_50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_50_q0</name>
            <Object>input_50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_50_we0</name>
            <Object>input_50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_50_address1</name>
            <Object>input_50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_50_ce1</name>
            <Object>input_50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_50_d1</name>
            <Object>input_50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_50_q1</name>
            <Object>input_50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_50_we1</name>
            <Object>input_50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_51_address0</name>
            <Object>input_51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_51_ce0</name>
            <Object>input_51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_51_d0</name>
            <Object>input_51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_51_q0</name>
            <Object>input_51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_51_we0</name>
            <Object>input_51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_51_address1</name>
            <Object>input_51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_51_ce1</name>
            <Object>input_51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_51_d1</name>
            <Object>input_51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_51_q1</name>
            <Object>input_51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_51_we1</name>
            <Object>input_51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_52_address0</name>
            <Object>input_52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_52_ce0</name>
            <Object>input_52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_52_d0</name>
            <Object>input_52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_52_q0</name>
            <Object>input_52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_52_we0</name>
            <Object>input_52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_52_address1</name>
            <Object>input_52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_52_ce1</name>
            <Object>input_52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_52_d1</name>
            <Object>input_52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_52_q1</name>
            <Object>input_52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_52_we1</name>
            <Object>input_52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_53_address0</name>
            <Object>input_53</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_53_ce0</name>
            <Object>input_53</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_53_d0</name>
            <Object>input_53</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_53_q0</name>
            <Object>input_53</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_53_we0</name>
            <Object>input_53</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_53_address1</name>
            <Object>input_53</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_53_ce1</name>
            <Object>input_53</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_53_d1</name>
            <Object>input_53</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_53_q1</name>
            <Object>input_53</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_53_we1</name>
            <Object>input_53</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_54_address0</name>
            <Object>input_54</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_54_ce0</name>
            <Object>input_54</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_54_d0</name>
            <Object>input_54</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_54_q0</name>
            <Object>input_54</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_54_we0</name>
            <Object>input_54</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_54_address1</name>
            <Object>input_54</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_54_ce1</name>
            <Object>input_54</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_54_d1</name>
            <Object>input_54</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_54_q1</name>
            <Object>input_54</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_54_we1</name>
            <Object>input_54</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_55_address0</name>
            <Object>input_55</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_55_ce0</name>
            <Object>input_55</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_55_d0</name>
            <Object>input_55</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_55_q0</name>
            <Object>input_55</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_55_we0</name>
            <Object>input_55</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_55_address1</name>
            <Object>input_55</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_55_ce1</name>
            <Object>input_55</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_55_d1</name>
            <Object>input_55</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_55_q1</name>
            <Object>input_55</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_55_we1</name>
            <Object>input_55</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_56_address0</name>
            <Object>input_56</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_56_ce0</name>
            <Object>input_56</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_56_d0</name>
            <Object>input_56</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_56_q0</name>
            <Object>input_56</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_56_we0</name>
            <Object>input_56</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_56_address1</name>
            <Object>input_56</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_56_ce1</name>
            <Object>input_56</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_56_d1</name>
            <Object>input_56</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_56_q1</name>
            <Object>input_56</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_56_we1</name>
            <Object>input_56</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_57_address0</name>
            <Object>input_57</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_57_ce0</name>
            <Object>input_57</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_57_d0</name>
            <Object>input_57</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_57_q0</name>
            <Object>input_57</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_57_we0</name>
            <Object>input_57</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_57_address1</name>
            <Object>input_57</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_57_ce1</name>
            <Object>input_57</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_57_d1</name>
            <Object>input_57</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_57_q1</name>
            <Object>input_57</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_57_we1</name>
            <Object>input_57</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_58_address0</name>
            <Object>input_58</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_58_ce0</name>
            <Object>input_58</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_58_d0</name>
            <Object>input_58</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_58_q0</name>
            <Object>input_58</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_58_we0</name>
            <Object>input_58</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_58_address1</name>
            <Object>input_58</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_58_ce1</name>
            <Object>input_58</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_58_d1</name>
            <Object>input_58</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_58_q1</name>
            <Object>input_58</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_58_we1</name>
            <Object>input_58</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_59_address0</name>
            <Object>input_59</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_59_ce0</name>
            <Object>input_59</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_59_d0</name>
            <Object>input_59</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_59_q0</name>
            <Object>input_59</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_59_we0</name>
            <Object>input_59</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_59_address1</name>
            <Object>input_59</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_59_ce1</name>
            <Object>input_59</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_59_d1</name>
            <Object>input_59</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_59_q1</name>
            <Object>input_59</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_59_we1</name>
            <Object>input_59</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_60_address0</name>
            <Object>input_60</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_60_ce0</name>
            <Object>input_60</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_60_d0</name>
            <Object>input_60</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_60_q0</name>
            <Object>input_60</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_60_we0</name>
            <Object>input_60</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_60_address1</name>
            <Object>input_60</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_60_ce1</name>
            <Object>input_60</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_60_d1</name>
            <Object>input_60</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_60_q1</name>
            <Object>input_60</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_60_we1</name>
            <Object>input_60</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_61_address0</name>
            <Object>input_61</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_61_ce0</name>
            <Object>input_61</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_61_d0</name>
            <Object>input_61</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_61_q0</name>
            <Object>input_61</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_61_we0</name>
            <Object>input_61</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_61_address1</name>
            <Object>input_61</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_61_ce1</name>
            <Object>input_61</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_61_d1</name>
            <Object>input_61</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_61_q1</name>
            <Object>input_61</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_61_we1</name>
            <Object>input_61</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_62_address0</name>
            <Object>input_62</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_62_ce0</name>
            <Object>input_62</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_62_d0</name>
            <Object>input_62</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_62_q0</name>
            <Object>input_62</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_62_we0</name>
            <Object>input_62</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_62_address1</name>
            <Object>input_62</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_62_ce1</name>
            <Object>input_62</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_62_d1</name>
            <Object>input_62</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_62_q1</name>
            <Object>input_62</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_62_we1</name>
            <Object>input_62</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_63_address0</name>
            <Object>input_63</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_63_ce0</name>
            <Object>input_63</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_63_d0</name>
            <Object>input_63</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_63_q0</name>
            <Object>input_63</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_63_we0</name>
            <Object>input_63</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_63_address1</name>
            <Object>input_63</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_63_ce1</name>
            <Object>input_63</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_63_d1</name>
            <Object>input_63</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_63_q1</name>
            <Object>input_63</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_63_we1</name>
            <Object>input_63</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_address0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_ce0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_d0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_q0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_we0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_address1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_ce1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_d1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_q1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_we1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>multi_radix_hex_kmerge</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>multi_radix_hex_kmerge</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>multi_radix_hex_kmerge</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>multi_radix_hex_kmerge</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>multi_radix_hex_kmerge</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>multi_radix_hex_kmerge</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>multi_radix_hex_kmerge</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>radix_sort_batch_1_1_U0</InstName>
                    <ModuleName>radix_sort_batch_1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>654</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_1_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_1_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_335_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_1_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_1_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_1_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_1_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_1_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_1_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_1_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_1_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_128_fu_669_p2 bucket_num_64_fu_806_p2 mul_mul_15s_14ns_15_4_1_U190 mul_mul_15s_14ns_15_4_1_U191</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_2_1_U0</InstName>
                    <ModuleName>radix_sort_batch_2_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>662</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_2_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_2_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_287_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_2_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_2_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_2_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_2_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_2_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_2_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_2_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_2_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_104_fu_669_p2 bucket_num_52_fu_806_p2 mul_mul_15s_14ns_15_4_1_U384 mul_mul_15s_14ns_15_4_1_U385</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_3_1_U0</InstName>
                    <ModuleName>radix_sort_batch_3_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>670</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_3_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_3_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_243_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_3_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_3_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_3_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_3_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_3_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_3_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_3_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_3_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_82_fu_669_p2 bucket_num_41_fu_806_p2 mul_mul_15s_14ns_15_4_1_U577 mul_mul_15s_14ns_15_4_1_U578</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_4_1_U0</InstName>
                    <ModuleName>radix_sort_batch_4_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>678</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_4_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_4_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_199_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_4_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_4_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_4_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_4_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_4_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_4_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_4_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_4_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_60_fu_669_p2 bucket_num_30_fu_806_p2 mul_mul_15s_14ns_15_4_1_U770 mul_mul_15s_14ns_15_4_1_U771</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_5_1_U0</InstName>
                    <ModuleName>radix_sort_batch_5_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>686</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_5_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_5_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_155_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_5_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_5_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_5_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_5_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_5_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_5_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_5_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_5_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_38_fu_669_p2 bucket_num_19_fu_806_p2 mul_mul_15s_14ns_15_4_1_U963 mul_mul_15s_14ns_15_4_1_U964</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_6_1_U0</InstName>
                    <ModuleName>radix_sort_batch_6_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>694</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_6_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_6_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_111_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_6_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_6_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_6_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_6_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_6_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_6_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_6_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_6_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_16_fu_669_p2 bucket_num_8_fu_806_p2 mul_mul_15s_14ns_15_4_1_U1156 mul_mul_15s_14ns_15_4_1_U1157</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_7_1_U0</InstName>
                    <ModuleName>radix_sort_batch_7_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>702</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_7_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_7_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_91_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_7_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_7_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_7_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_7_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_7_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_7_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_7_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_7_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_6_fu_669_p2 bucket_num_3_fu_806_p2 mul_mul_15s_14ns_15_4_1_U1349 mul_mul_15s_14ns_15_4_1_U1350</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_8_1_U0</InstName>
                    <ModuleName>radix_sort_batch_8_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>710</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_8_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_8_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_87_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_8_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_8_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_8_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_8_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_8_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_8_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_8_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_8_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_4_fu_669_p2 bucket_num_2_fu_806_p2 mul_mul_15s_14ns_15_4_1_U1542 mul_mul_15s_14ns_15_4_1_U1543</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_9_1_U0</InstName>
                    <ModuleName>radix_sort_batch_9_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>718</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_9_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_9_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_83_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_9_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_9_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_9_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_9_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_9_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_9_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_9_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_9_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_2_fu_669_p2 bucket_num_1_fu_806_p2 mul_mul_15s_14ns_15_4_1_U1735 mul_mul_15s_14ns_15_4_1_U1736</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_10_1_U0</InstName>
                    <ModuleName>radix_sort_batch_10_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>726</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_10_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_10_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_327_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_10_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_10_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_10_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_10_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_10_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_10_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_10_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_10_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_124_fu_669_p2 bucket_num_62_fu_806_p2 mul_mul_15s_14ns_15_4_1_U1928 mul_mul_15s_14ns_15_4_1_U1929</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_11_1_U0</InstName>
                    <ModuleName>radix_sort_batch_11_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>734</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_11_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_11_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_323_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_11_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_11_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_11_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_11_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_11_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_11_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_11_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_11_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_122_fu_669_p2 bucket_num_61_fu_806_p2 mul_mul_15s_14ns_15_4_1_U2121 mul_mul_15s_14ns_15_4_1_U2122</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_12_1_U0</InstName>
                    <ModuleName>radix_sort_batch_12_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>742</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_12_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_12_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_319_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_12_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_12_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_12_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_12_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_12_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_12_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_12_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_12_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_120_fu_669_p2 bucket_num_60_fu_806_p2 mul_mul_15s_14ns_15_4_1_U2314 mul_mul_15s_14ns_15_4_1_U2315</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_13_1_U0</InstName>
                    <ModuleName>radix_sort_batch_13_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>750</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_13_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_13_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_315_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_13_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_13_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_13_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_13_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_13_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_13_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_13_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_13_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_118_fu_669_p2 bucket_num_59_fu_806_p2 mul_mul_15s_14ns_15_4_1_U2507 mul_mul_15s_14ns_15_4_1_U2508</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_14_1_U0</InstName>
                    <ModuleName>radix_sort_batch_14_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>758</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_14_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_14_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_311_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_14_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_14_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_14_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_14_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_14_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_14_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_14_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_14_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_116_fu_669_p2 bucket_num_58_fu_806_p2 mul_mul_15s_14ns_15_4_1_U2700 mul_mul_15s_14ns_15_4_1_U2701</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_15_1_U0</InstName>
                    <ModuleName>radix_sort_batch_15_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>766</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_15_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_15_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_307_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_15_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_15_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_15_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_15_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_15_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_15_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_15_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_15_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_114_fu_669_p2 bucket_num_57_fu_806_p2 mul_mul_15s_14ns_15_4_1_U2893 mul_mul_15s_14ns_15_4_1_U2894</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_16_1_U0</InstName>
                    <ModuleName>radix_sort_batch_16_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>774</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_16_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_16_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_303_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_16_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_16_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_16_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_16_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_16_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_16_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_16_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_16_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_112_fu_669_p2 bucket_num_56_fu_806_p2 mul_mul_15s_14ns_15_4_1_U3086 mul_mul_15s_14ns_15_4_1_U3087</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_17_1_U0</InstName>
                    <ModuleName>radix_sort_batch_17_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>782</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_17_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_17_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_299_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_17_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_17_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_17_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_17_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_17_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_17_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_17_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_17_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_110_fu_669_p2 bucket_num_55_fu_806_p2 mul_mul_15s_14ns_15_4_1_U3279 mul_mul_15s_14ns_15_4_1_U3280</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_18_1_U0</InstName>
                    <ModuleName>radix_sort_batch_18_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>790</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_18_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_18_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_295_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_18_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_18_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_18_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_18_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_18_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_18_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_18_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_18_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_108_fu_669_p2 bucket_num_54_fu_806_p2 mul_mul_15s_14ns_15_4_1_U3472 mul_mul_15s_14ns_15_4_1_U3473</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_19_1_U0</InstName>
                    <ModuleName>radix_sort_batch_19_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>798</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_19_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_19_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_291_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_19_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_19_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_19_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_19_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_19_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_19_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_19_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_19_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_106_fu_669_p2 bucket_num_53_fu_806_p2 mul_mul_15s_14ns_15_4_1_U3665 mul_mul_15s_14ns_15_4_1_U3666</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_20_1_U0</InstName>
                    <ModuleName>radix_sort_batch_20_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>806</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_20_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_20_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_283_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_20_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_20_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_20_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_20_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_20_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_20_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_20_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_20_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_102_fu_669_p2 bucket_num_51_fu_806_p2 mul_mul_15s_14ns_15_4_1_U3858 mul_mul_15s_14ns_15_4_1_U3859</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_21_1_U0</InstName>
                    <ModuleName>radix_sort_batch_21_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>814</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_21_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_21_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_279_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_21_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_21_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_21_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_21_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_21_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_21_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_21_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_21_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_100_fu_669_p2 bucket_num_50_fu_806_p2 mul_mul_15s_14ns_15_4_1_U4051 mul_mul_15s_14ns_15_4_1_U4052</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_22_1_U0</InstName>
                    <ModuleName>radix_sort_batch_22_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>822</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_22_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_22_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_275_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_22_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_22_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_22_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_22_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_22_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_22_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_22_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_22_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_98_fu_669_p2 bucket_num_49_fu_806_p2 mul_mul_15s_14ns_15_4_1_U4244 mul_mul_15s_14ns_15_4_1_U4245</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_23_1_U0</InstName>
                    <ModuleName>radix_sort_batch_23_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>830</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_23_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_23_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_271_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_23_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_23_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_23_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_23_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_23_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_23_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_23_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_23_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_96_fu_669_p2 bucket_num_48_fu_806_p2 mul_mul_15s_14ns_15_4_1_U4437 mul_mul_15s_14ns_15_4_1_U4438</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_24_1_U0</InstName>
                    <ModuleName>radix_sort_batch_24_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>838</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_24_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_24_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_267_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_24_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_24_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_24_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_24_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_24_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_24_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_24_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_24_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_94_fu_669_p2 bucket_num_47_fu_806_p2 mul_mul_15s_14ns_15_4_1_U4630 mul_mul_15s_14ns_15_4_1_U4631</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_25_1_U0</InstName>
                    <ModuleName>radix_sort_batch_25_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>846</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_25_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_25_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_263_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_25_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_25_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_25_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_25_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_25_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_25_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_25_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_25_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_92_fu_669_p2 bucket_num_46_fu_806_p2 mul_mul_15s_14ns_15_4_1_U4823 mul_mul_15s_14ns_15_4_1_U4824</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_26_1_U0</InstName>
                    <ModuleName>radix_sort_batch_26_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>854</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_26_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_26_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_259_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_26_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_26_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_26_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_26_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_26_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_26_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_26_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_26_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_90_fu_669_p2 bucket_num_45_fu_806_p2 mul_mul_15s_14ns_15_4_1_U5016 mul_mul_15s_14ns_15_4_1_U5017</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_27_1_U0</InstName>
                    <ModuleName>radix_sort_batch_27_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>862</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_27_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_27_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_255_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_27_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_27_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_27_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_27_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_27_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_27_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_27_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_27_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_88_fu_669_p2 bucket_num_44_fu_806_p2 mul_mul_15s_14ns_15_4_1_U5209 mul_mul_15s_14ns_15_4_1_U5210</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_28_1_U0</InstName>
                    <ModuleName>radix_sort_batch_28_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>870</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_28_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_28_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_251_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_28_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_28_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_28_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_28_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_28_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_28_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_28_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_28_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_86_fu_669_p2 bucket_num_43_fu_806_p2 mul_mul_15s_14ns_15_4_1_U5402 mul_mul_15s_14ns_15_4_1_U5403</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_29_1_U0</InstName>
                    <ModuleName>radix_sort_batch_29_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>878</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_29_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_29_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_247_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_29_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_29_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_29_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_29_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_29_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_29_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_29_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_29_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_84_fu_669_p2 bucket_num_42_fu_806_p2 mul_mul_15s_14ns_15_4_1_U5595 mul_mul_15s_14ns_15_4_1_U5596</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_30_1_U0</InstName>
                    <ModuleName>radix_sort_batch_30_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>886</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_30_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_30_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_239_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_30_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_30_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_30_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_30_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_30_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_30_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_30_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_30_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_80_fu_669_p2 bucket_num_40_fu_806_p2 mul_mul_15s_14ns_15_4_1_U5788 mul_mul_15s_14ns_15_4_1_U5789</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_31_1_U0</InstName>
                    <ModuleName>radix_sort_batch_31_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>894</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_31_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_31_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_235_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_31_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_31_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_31_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_31_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_31_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_31_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_31_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_31_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_78_fu_669_p2 bucket_num_39_fu_806_p2 mul_mul_15s_14ns_15_4_1_U5981 mul_mul_15s_14ns_15_4_1_U5982</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_32_1_U0</InstName>
                    <ModuleName>radix_sort_batch_32_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>902</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_32_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_32_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_231_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_32_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_32_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_32_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_32_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_32_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_32_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_32_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_32_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_76_fu_669_p2 bucket_num_38_fu_806_p2 mul_mul_15s_14ns_15_4_1_U6174 mul_mul_15s_14ns_15_4_1_U6175</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_33_1_U0</InstName>
                    <ModuleName>radix_sort_batch_33_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>910</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_33_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_33_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_227_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_33_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_33_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_33_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_33_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_33_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_33_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_33_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_33_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_74_fu_669_p2 bucket_num_37_fu_806_p2 mul_mul_15s_14ns_15_4_1_U6367 mul_mul_15s_14ns_15_4_1_U6368</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_34_1_U0</InstName>
                    <ModuleName>radix_sort_batch_34_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>918</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_34_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_34_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_223_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_34_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_34_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_34_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_34_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_34_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_34_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_34_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_34_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_72_fu_669_p2 bucket_num_36_fu_806_p2 mul_mul_15s_14ns_15_4_1_U6560 mul_mul_15s_14ns_15_4_1_U6561</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_35_1_U0</InstName>
                    <ModuleName>radix_sort_batch_35_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>926</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_35_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_35_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_219_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_35_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_35_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_35_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_35_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_35_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_35_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_35_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_35_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_70_fu_669_p2 bucket_num_35_fu_806_p2 mul_mul_15s_14ns_15_4_1_U6753 mul_mul_15s_14ns_15_4_1_U6754</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_36_1_U0</InstName>
                    <ModuleName>radix_sort_batch_36_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>934</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_36_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_36_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_215_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_36_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_36_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_36_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_36_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_36_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_36_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_36_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_36_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_68_fu_669_p2 bucket_num_34_fu_806_p2 mul_mul_15s_14ns_15_4_1_U6946 mul_mul_15s_14ns_15_4_1_U6947</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_37_1_U0</InstName>
                    <ModuleName>radix_sort_batch_37_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>942</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_37_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_37_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_211_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_37_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_37_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_37_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_37_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_37_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_37_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_37_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_37_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_66_fu_669_p2 bucket_num_33_fu_806_p2 mul_mul_15s_14ns_15_4_1_U7139 mul_mul_15s_14ns_15_4_1_U7140</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_38_1_U0</InstName>
                    <ModuleName>radix_sort_batch_38_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>950</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_38_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_38_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_207_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_38_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_38_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_38_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_38_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_38_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_38_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_38_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_38_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_64_fu_669_p2 bucket_num_32_fu_806_p2 mul_mul_15s_14ns_15_4_1_U7332 mul_mul_15s_14ns_15_4_1_U7333</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_39_1_U0</InstName>
                    <ModuleName>radix_sort_batch_39_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>958</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_39_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_39_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_203_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_39_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_39_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_39_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_39_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_39_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_39_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_39_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_39_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_62_fu_669_p2 bucket_num_31_fu_806_p2 mul_mul_15s_14ns_15_4_1_U7525 mul_mul_15s_14ns_15_4_1_U7526</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_40_1_U0</InstName>
                    <ModuleName>radix_sort_batch_40_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>966</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_40_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_40_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_195_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_40_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_40_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_40_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_40_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_40_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_40_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_40_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_40_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_58_fu_669_p2 bucket_num_29_fu_806_p2 mul_mul_15s_14ns_15_4_1_U7718 mul_mul_15s_14ns_15_4_1_U7719</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_41_1_U0</InstName>
                    <ModuleName>radix_sort_batch_41_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>974</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_41_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_41_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_191_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_41_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_41_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_41_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_41_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_41_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_41_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_41_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_41_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_56_fu_669_p2 bucket_num_28_fu_806_p2 mul_mul_15s_14ns_15_4_1_U7911 mul_mul_15s_14ns_15_4_1_U7912</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_42_1_U0</InstName>
                    <ModuleName>radix_sort_batch_42_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>982</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_42_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_42_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_187_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_42_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_42_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_42_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_42_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_42_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_42_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_42_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_42_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_54_fu_669_p2 bucket_num_27_fu_806_p2 mul_mul_15s_14ns_15_4_1_U8104 mul_mul_15s_14ns_15_4_1_U8105</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_43_1_U0</InstName>
                    <ModuleName>radix_sort_batch_43_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>990</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_43_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_43_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_183_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_43_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_43_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_43_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_43_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_43_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_43_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_43_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_43_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_52_fu_669_p2 bucket_num_26_fu_806_p2 mul_mul_15s_14ns_15_4_1_U8297 mul_mul_15s_14ns_15_4_1_U8298</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_44_1_U0</InstName>
                    <ModuleName>radix_sort_batch_44_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>998</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_44_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_44_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_179_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_44_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_44_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_44_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_44_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_44_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_44_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_44_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_44_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_50_fu_669_p2 bucket_num_25_fu_806_p2 mul_mul_15s_14ns_15_4_1_U8490 mul_mul_15s_14ns_15_4_1_U8491</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_45_1_U0</InstName>
                    <ModuleName>radix_sort_batch_45_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1006</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_45_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_45_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_175_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_45_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_45_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_45_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_45_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_45_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_45_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_45_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_45_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_48_fu_669_p2 bucket_num_24_fu_806_p2 mul_mul_15s_14ns_15_4_1_U8683 mul_mul_15s_14ns_15_4_1_U8684</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_46_1_U0</InstName>
                    <ModuleName>radix_sort_batch_46_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1014</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_46_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_46_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_171_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_46_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_46_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_46_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_46_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_46_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_46_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_46_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_46_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_46_fu_669_p2 bucket_num_23_fu_806_p2 mul_mul_15s_14ns_15_4_1_U8876 mul_mul_15s_14ns_15_4_1_U8877</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_47_1_U0</InstName>
                    <ModuleName>radix_sort_batch_47_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1022</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_47_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_47_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_167_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_47_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_47_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_47_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_47_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_47_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_47_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_47_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_47_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_44_fu_669_p2 bucket_num_22_fu_806_p2 mul_mul_15s_14ns_15_4_1_U9069 mul_mul_15s_14ns_15_4_1_U9070</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_48_1_U0</InstName>
                    <ModuleName>radix_sort_batch_48_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1030</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_48_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_48_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_163_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_48_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_48_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_48_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_48_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_48_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_48_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_48_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_48_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_42_fu_669_p2 bucket_num_21_fu_806_p2 mul_mul_15s_14ns_15_4_1_U9262 mul_mul_15s_14ns_15_4_1_U9263</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_49_1_U0</InstName>
                    <ModuleName>radix_sort_batch_49_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1038</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_49_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_49_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_159_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_49_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_49_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_49_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_49_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_49_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_49_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_49_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_49_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_40_fu_669_p2 bucket_num_20_fu_806_p2 mul_mul_15s_14ns_15_4_1_U9455 mul_mul_15s_14ns_15_4_1_U9456</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_50_1_U0</InstName>
                    <ModuleName>radix_sort_batch_50_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1046</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_50_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_50_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_151_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_50_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_50_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_50_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_50_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_50_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_50_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_50_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_50_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_36_fu_669_p2 bucket_num_18_fu_806_p2 mul_mul_15s_14ns_15_4_1_U9648 mul_mul_15s_14ns_15_4_1_U9649</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_51_1_U0</InstName>
                    <ModuleName>radix_sort_batch_51_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1054</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_51_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_51_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_147_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_51_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_51_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_51_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_51_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_51_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_51_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_51_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_51_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_34_fu_669_p2 bucket_num_17_fu_806_p2 mul_mul_15s_14ns_15_4_1_U9841 mul_mul_15s_14ns_15_4_1_U9842</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_52_1_U0</InstName>
                    <ModuleName>radix_sort_batch_52_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1062</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_52_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_52_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_143_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_52_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_52_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_52_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_52_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_52_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_52_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_52_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_52_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_32_fu_669_p2 bucket_num_16_fu_806_p2 mul_mul_15s_14ns_15_4_1_U10034 mul_mul_15s_14ns_15_4_1_U10035</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_53_1_U0</InstName>
                    <ModuleName>radix_sort_batch_53_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1070</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_53_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_53_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_139_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_53_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_53_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_53_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_53_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_53_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_53_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_53_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_53_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_30_fu_669_p2 bucket_num_15_fu_806_p2 mul_mul_15s_14ns_15_4_1_U10227 mul_mul_15s_14ns_15_4_1_U10228</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_54_1_U0</InstName>
                    <ModuleName>radix_sort_batch_54_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1078</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_54_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_54_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_135_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_54_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_54_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_54_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_54_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_54_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_54_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_54_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_54_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_28_fu_669_p2 bucket_num_14_fu_806_p2 mul_mul_15s_14ns_15_4_1_U10420 mul_mul_15s_14ns_15_4_1_U10421</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_55_1_U0</InstName>
                    <ModuleName>radix_sort_batch_55_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1086</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_55_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_55_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_131_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_55_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_55_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_55_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_55_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_55_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_55_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_55_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_55_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_26_fu_669_p2 bucket_num_13_fu_806_p2 mul_mul_15s_14ns_15_4_1_U10613 mul_mul_15s_14ns_15_4_1_U10614</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_56_1_U0</InstName>
                    <ModuleName>radix_sort_batch_56_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1094</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_56_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_56_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_127_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_56_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_56_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_56_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_56_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_56_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_56_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_56_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_56_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_24_fu_669_p2 bucket_num_12_fu_806_p2 mul_mul_15s_14ns_15_4_1_U10806 mul_mul_15s_14ns_15_4_1_U10807</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_57_1_U0</InstName>
                    <ModuleName>radix_sort_batch_57_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1102</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_57_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_57_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_123_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_57_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_57_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_57_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_57_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_57_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_57_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_57_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_57_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_22_fu_669_p2 bucket_num_11_fu_806_p2 mul_mul_15s_14ns_15_4_1_U10999 mul_mul_15s_14ns_15_4_1_U11000</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_58_1_U0</InstName>
                    <ModuleName>radix_sort_batch_58_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1110</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_58_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_58_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_119_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_58_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_58_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_58_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_58_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_58_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_58_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_58_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_58_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_20_fu_669_p2 bucket_num_10_fu_806_p2 mul_mul_15s_14ns_15_4_1_U11192 mul_mul_15s_14ns_15_4_1_U11193</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_59_1_U0</InstName>
                    <ModuleName>radix_sort_batch_59_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1118</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_59_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_59_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_115_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_59_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_59_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_59_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_59_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_59_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_59_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_59_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_59_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_18_fu_669_p2 bucket_num_9_fu_806_p2 mul_mul_15s_14ns_15_4_1_U11385 mul_mul_15s_14ns_15_4_1_U11386</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_60_1_U0</InstName>
                    <ModuleName>radix_sort_batch_60_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1126</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_60_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_60_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_107_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_60_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_60_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_60_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_60_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_60_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_60_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_60_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_60_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_14_fu_669_p2 bucket_num_7_fu_806_p2 mul_mul_15s_14ns_15_4_1_U11578 mul_mul_15s_14ns_15_4_1_U11579</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_61_1_U0</InstName>
                    <ModuleName>radix_sort_batch_61_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1134</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_61_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_61_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_103_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_61_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_61_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_61_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_61_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_61_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_61_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_61_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_61_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_12_fu_669_p2 bucket_num_6_fu_806_p2 mul_mul_15s_14ns_15_4_1_U11771 mul_mul_15s_14ns_15_4_1_U11772</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_62_1_U0</InstName>
                    <ModuleName>radix_sort_batch_62_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1142</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_62_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_62_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_99_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_62_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_62_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_62_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_62_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_62_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_62_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_62_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_62_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_10_fu_669_p2 bucket_num_5_fu_806_p2 mul_mul_15s_14ns_15_4_1_U11964 mul_mul_15s_14ns_15_4_1_U11965</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_63_1_U0</InstName>
                    <ModuleName>radix_sort_batch_63_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1150</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_63_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_63_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_95_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_63_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_63_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_63_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_63_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_63_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_63_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_63_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_63_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_8_fu_669_p2 bucket_num_4_fu_806_p2 mul_mul_15s_14ns_15_4_1_U12157 mul_mul_15s_14ns_15_4_1_U12158</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_batch_1_2_U0</InstName>
                    <ModuleName>radix_sort_batch_1_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1158</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_batch_1_2_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_batch_1_2_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_331_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_1_2_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_batch_1_2_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln20_fu_373_p2 add_ln21_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_1_2_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_batch_1_2_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln33_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_1_2_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_batch_1_2_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln53_fu_77_p2 add_ln54_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_batch_1_2_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_batch_1_2_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln40_fu_675_p2 add_ln41_fu_685_p2 add_ln43_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_126_fu_669_p2 bucket_num_63_fu_806_p2 mul_mul_15s_14ns_15_4_1_U12350 mul_mul_15s_14ns_15_4_1_U12351</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_64_U0</InstName>
                    <ModuleName>merge_sort_batch0_64</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1166</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_252_fu_178_p2 k_250_fu_194_p2 k_249_fu_231_p2 j_251_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_65_U0</InstName>
                    <ModuleName>merge_sort_batch0_65</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1176</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_249_fu_178_p2 k_247_fu_194_p2 k_246_fu_231_p2 j_248_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_66_U0</InstName>
                    <ModuleName>merge_sort_batch0_66</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1186</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_246_fu_178_p2 k_244_fu_194_p2 k_243_fu_231_p2 j_245_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_67_U0</InstName>
                    <ModuleName>merge_sort_batch0_67</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1196</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_243_fu_178_p2 k_241_fu_194_p2 k_240_fu_231_p2 j_242_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_68_U0</InstName>
                    <ModuleName>merge_sort_batch0_68</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1206</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_240_fu_178_p2 k_238_fu_194_p2 k_237_fu_231_p2 j_239_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_69_U0</InstName>
                    <ModuleName>merge_sort_batch0_69</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1216</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_237_fu_178_p2 k_235_fu_194_p2 k_234_fu_231_p2 j_236_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_70_U0</InstName>
                    <ModuleName>merge_sort_batch0_70</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1226</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_234_fu_178_p2 k_232_fu_194_p2 k_231_fu_231_p2 j_233_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_71_U0</InstName>
                    <ModuleName>merge_sort_batch0_71</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1236</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_231_fu_178_p2 k_229_fu_194_p2 k_228_fu_231_p2 j_230_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_72_U0</InstName>
                    <ModuleName>merge_sort_batch0_72</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1246</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_228_fu_178_p2 k_226_fu_194_p2 k_225_fu_231_p2 j_227_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_73_U0</InstName>
                    <ModuleName>merge_sort_batch0_73</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1256</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_225_fu_178_p2 k_223_fu_194_p2 k_222_fu_231_p2 j_224_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_74_U0</InstName>
                    <ModuleName>merge_sort_batch0_74</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1266</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_222_fu_178_p2 k_220_fu_194_p2 k_219_fu_231_p2 j_221_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_75_U0</InstName>
                    <ModuleName>merge_sort_batch0_75</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1276</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_219_fu_178_p2 k_217_fu_194_p2 k_216_fu_231_p2 j_218_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_76_U0</InstName>
                    <ModuleName>merge_sort_batch0_76</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1286</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_216_fu_178_p2 k_214_fu_194_p2 k_213_fu_231_p2 j_215_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_77_U0</InstName>
                    <ModuleName>merge_sort_batch0_77</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1296</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_213_fu_178_p2 k_211_fu_194_p2 k_210_fu_231_p2 j_212_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_78_U0</InstName>
                    <ModuleName>merge_sort_batch0_78</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1306</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_210_fu_178_p2 k_208_fu_194_p2 k_207_fu_231_p2 j_209_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_79_U0</InstName>
                    <ModuleName>merge_sort_batch0_79</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1316</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_207_fu_178_p2 k_205_fu_194_p2 k_204_fu_231_p2 j_206_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_80_U0</InstName>
                    <ModuleName>merge_sort_batch0_80</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1326</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_204_fu_178_p2 k_202_fu_194_p2 k_201_fu_231_p2 j_203_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_81_U0</InstName>
                    <ModuleName>merge_sort_batch0_81</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1336</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_201_fu_178_p2 k_199_fu_194_p2 k_198_fu_231_p2 j_200_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_82_U0</InstName>
                    <ModuleName>merge_sort_batch0_82</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1346</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_198_fu_178_p2 k_196_fu_194_p2 k_195_fu_231_p2 j_197_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_83_U0</InstName>
                    <ModuleName>merge_sort_batch0_83</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1356</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_195_fu_178_p2 k_193_fu_194_p2 k_192_fu_231_p2 j_194_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_84_U0</InstName>
                    <ModuleName>merge_sort_batch0_84</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1366</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_192_fu_178_p2 k_190_fu_194_p2 k_189_fu_231_p2 j_191_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_85_U0</InstName>
                    <ModuleName>merge_sort_batch0_85</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1376</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_189_fu_178_p2 k_187_fu_194_p2 k_186_fu_231_p2 j_188_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_86_U0</InstName>
                    <ModuleName>merge_sort_batch0_86</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1386</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_186_fu_178_p2 k_184_fu_194_p2 k_183_fu_231_p2 j_185_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_87_U0</InstName>
                    <ModuleName>merge_sort_batch0_87</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1396</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_183_fu_178_p2 k_181_fu_194_p2 k_180_fu_231_p2 j_182_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_88_U0</InstName>
                    <ModuleName>merge_sort_batch0_88</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1406</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_180_fu_178_p2 k_178_fu_194_p2 k_177_fu_231_p2 j_179_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_89_U0</InstName>
                    <ModuleName>merge_sort_batch0_89</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1416</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_177_fu_178_p2 k_175_fu_194_p2 k_174_fu_231_p2 j_176_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_90_U0</InstName>
                    <ModuleName>merge_sort_batch0_90</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1426</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_174_fu_178_p2 k_172_fu_194_p2 k_171_fu_231_p2 j_173_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_91_U0</InstName>
                    <ModuleName>merge_sort_batch0_91</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1436</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_171_fu_178_p2 k_169_fu_194_p2 k_168_fu_231_p2 j_170_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_92_U0</InstName>
                    <ModuleName>merge_sort_batch0_92</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1446</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_168_fu_178_p2 k_166_fu_194_p2 k_165_fu_231_p2 j_167_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_93_U0</InstName>
                    <ModuleName>merge_sort_batch0_93</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1456</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_165_fu_178_p2 k_163_fu_194_p2 k_162_fu_231_p2 j_164_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_94_U0</InstName>
                    <ModuleName>merge_sort_batch0_94</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1466</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_162_fu_178_p2 k_160_fu_194_p2 k_159_fu_231_p2 j_161_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_U0</InstName>
                    <ModuleName>merge_sort_batch0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1476</ID>
                    <BindInstances>add_ln62_fu_132_p2 j_255_fu_178_p2 k_253_fu_194_p2 k_252_fu_231_p2 j_254_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_95_U0</InstName>
                    <ModuleName>merge_sort_batch1_95</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1486</ID>
                    <BindInstances>add_ln90_fu_132_p2 j_126_fu_178_p2 k_124_fu_194_p2 k_123_fu_231_p2 j_125_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_96_U0</InstName>
                    <ModuleName>merge_sort_batch1_96</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1496</ID>
                    <BindInstances>add_ln90_fu_132_p2 j_123_fu_178_p2 k_121_fu_194_p2 k_120_fu_231_p2 j_122_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_97_U0</InstName>
                    <ModuleName>merge_sort_batch1_97</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1506</ID>
                    <BindInstances>add_ln90_fu_132_p2 j_120_fu_178_p2 k_118_fu_194_p2 k_117_fu_231_p2 j_119_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_98_U0</InstName>
                    <ModuleName>merge_sort_batch1_98</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1516</ID>
                    <BindInstances>add_ln90_fu_132_p2 j_117_fu_178_p2 k_115_fu_194_p2 k_114_fu_231_p2 j_116_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_99_U0</InstName>
                    <ModuleName>merge_sort_batch1_99</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1526</ID>
                    <BindInstances>add_ln90_fu_132_p2 j_114_fu_178_p2 k_112_fu_194_p2 k_111_fu_231_p2 j_113_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_100_U0</InstName>
                    <ModuleName>merge_sort_batch1_100</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1536</ID>
                    <BindInstances>add_ln90_fu_132_p2 j_156_fu_178_p2 k_154_fu_194_p2 k_153_fu_231_p2 j_155_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_101_U0</InstName>
                    <ModuleName>merge_sort_batch1_101</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1546</ID>
                    <BindInstances>add_ln90_fu_132_p2 j_153_fu_178_p2 k_151_fu_194_p2 k_150_fu_231_p2 j_152_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_102_U0</InstName>
                    <ModuleName>merge_sort_batch1_102</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1556</ID>
                    <BindInstances>add_ln90_fu_132_p2 j_150_fu_178_p2 k_148_fu_194_p2 k_147_fu_231_p2 j_149_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_103_U0</InstName>
                    <ModuleName>merge_sort_batch1_103</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1566</ID>
                    <BindInstances>add_ln90_fu_132_p2 j_147_fu_178_p2 k_145_fu_194_p2 k_144_fu_231_p2 j_146_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_104_U0</InstName>
                    <ModuleName>merge_sort_batch1_104</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1576</ID>
                    <BindInstances>add_ln90_fu_132_p2 j_144_fu_178_p2 k_142_fu_194_p2 k_141_fu_231_p2 j_143_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_105_U0</InstName>
                    <ModuleName>merge_sort_batch1_105</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1586</ID>
                    <BindInstances>add_ln90_fu_132_p2 j_141_fu_178_p2 k_139_fu_194_p2 k_138_fu_231_p2 j_140_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_106_U0</InstName>
                    <ModuleName>merge_sort_batch1_106</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1596</ID>
                    <BindInstances>add_ln90_fu_132_p2 j_138_fu_178_p2 k_136_fu_194_p2 k_135_fu_231_p2 j_137_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_107_U0</InstName>
                    <ModuleName>merge_sort_batch1_107</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1606</ID>
                    <BindInstances>add_ln90_fu_132_p2 j_135_fu_178_p2 k_133_fu_194_p2 k_132_fu_231_p2 j_134_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_108_U0</InstName>
                    <ModuleName>merge_sort_batch1_108</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1616</ID>
                    <BindInstances>add_ln90_fu_132_p2 j_132_fu_178_p2 k_130_fu_194_p2 k_129_fu_231_p2 j_131_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_109_U0</InstName>
                    <ModuleName>merge_sort_batch1_109</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1626</ID>
                    <BindInstances>add_ln90_fu_132_p2 j_129_fu_178_p2 k_127_fu_194_p2 k_126_fu_231_p2 j_128_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_U0</InstName>
                    <ModuleName>merge_sort_batch1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1636</ID>
                    <BindInstances>add_ln90_fu_132_p2 j_159_fu_178_p2 k_157_fu_194_p2 k_156_fu_231_p2 j_158_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch2_110_U0</InstName>
                    <ModuleName>merge_sort_batch2_110</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1646</ID>
                    <BindInstances>add_ln118_fu_132_p2 j_108_fu_178_p2 k_106_fu_194_p2 k_105_fu_231_p2 j_107_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch2_111_U0</InstName>
                    <ModuleName>merge_sort_batch2_111</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1656</ID>
                    <BindInstances>add_ln118_fu_132_p2 j_105_fu_178_p2 k_103_fu_194_p2 k_102_fu_231_p2 j_104_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch2_112_U0</InstName>
                    <ModuleName>merge_sort_batch2_112</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1666</ID>
                    <BindInstances>add_ln118_fu_132_p2 j_102_fu_178_p2 k_100_fu_194_p2 k_99_fu_231_p2 j_101_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch2_113_U0</InstName>
                    <ModuleName>merge_sort_batch2_113</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1676</ID>
                    <BindInstances>add_ln118_fu_132_p2 j_99_fu_178_p2 k_97_fu_194_p2 k_96_fu_231_p2 j_98_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch2_114_U0</InstName>
                    <ModuleName>merge_sort_batch2_114</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1686</ID>
                    <BindInstances>add_ln118_fu_132_p2 j_96_fu_178_p2 k_94_fu_194_p2 k_93_fu_231_p2 j_95_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch2_115_U0</InstName>
                    <ModuleName>merge_sort_batch2_115</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1696</ID>
                    <BindInstances>add_ln118_fu_132_p2 j_93_fu_178_p2 k_91_fu_194_p2 k_90_fu_231_p2 j_92_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch2_116_U0</InstName>
                    <ModuleName>merge_sort_batch2_116</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1706</ID>
                    <BindInstances>add_ln118_fu_132_p2 j_90_fu_178_p2 k_88_fu_194_p2 k_87_fu_231_p2 j_89_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch2_U0</InstName>
                    <ModuleName>merge_sort_batch2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1716</ID>
                    <BindInstances>add_ln118_fu_132_p2 j_111_fu_178_p2 k_109_fu_194_p2 k_108_fu_231_p2 j_110_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch3_117_U0</InstName>
                    <ModuleName>merge_sort_batch3_117</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1726</ID>
                    <BindInstances>add_ln146_fu_132_p2 j_84_fu_178_p2 k_82_fu_194_p2 k_81_fu_231_p2 j_83_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch3_118_U0</InstName>
                    <ModuleName>merge_sort_batch3_118</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1736</ID>
                    <BindInstances>add_ln146_fu_132_p2 j_81_fu_178_p2 k_79_fu_194_p2 k_78_fu_231_p2 j_80_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch3_119_U0</InstName>
                    <ModuleName>merge_sort_batch3_119</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1746</ID>
                    <BindInstances>add_ln146_fu_132_p2 j_78_fu_178_p2 k_76_fu_194_p2 k_75_fu_231_p2 j_77_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch3_U0</InstName>
                    <ModuleName>merge_sort_batch3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1756</ID>
                    <BindInstances>add_ln146_fu_132_p2 j_87_fu_178_p2 k_85_fu_194_p2 k_84_fu_231_p2 j_86_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch4_120_U0</InstName>
                    <ModuleName>merge_sort_batch4_120</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1766</ID>
                    <BindInstances>add_ln174_fu_132_p2 j_72_fu_178_p2 k_70_fu_194_p2 k_69_fu_231_p2 j_71_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch4_U0</InstName>
                    <ModuleName>merge_sort_batch4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1776</ID>
                    <BindInstances>add_ln174_fu_132_p2 j_75_fu_178_p2 k_73_fu_194_p2 k_72_fu_231_p2 j_74_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch5_1_U0</InstName>
                    <ModuleName>merge_sort_batch5_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1786</ID>
                    <BindInstances>add_ln202_fu_136_p2 j_69_fu_182_p2 k_67_fu_198_p2 k_66_fu_235_p2 j_68_fu_245_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>radix_sort_batch_1_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_335_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_335"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_1_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_1_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_1_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_1_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_1_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_1_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_1_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_128_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_64_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U190" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U191" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_2_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_287_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_287"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_2_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_2_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_2_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_2_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_2_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_2_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_2_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_104_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_52_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U384" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U385" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_3_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_243_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_243"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_3_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_3_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_3_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_3_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_3_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_3_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_3_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_82_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_41_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U577" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U578" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_4_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_199_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_199"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_4_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_4_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_4_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_4_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_4_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_4_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_4_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_60_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_30_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U770" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U771" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_5_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_155_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_155"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_5_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_5_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_5_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_5_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_5_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_5_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_5_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_38_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_19_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U963" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U964" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_6_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_111_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_111"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_6_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_6_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_6_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_6_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_6_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_6_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_6_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_16_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_8_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U1156" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U1157" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_7_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_91_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_91"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_7_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_7_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_7_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_7_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_7_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_7_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_7_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_3_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U1349" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U1350" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_8_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_87_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_87"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_8_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_8_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_8_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_8_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_8_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_8_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_8_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_2_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U1542" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U1543" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_9_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_83_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_83"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_9_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_9_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_9_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_9_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_9_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_9_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_9_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_1_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U1735" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U1736" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_10_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_327_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_327"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_10_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_10_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_10_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_10_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_10_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_10_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_10_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_124_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_62_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U1928" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U1929" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_11_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_323_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_323"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_11_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_11_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_11_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_11_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_11_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_11_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_11_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_122_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_61_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U2121" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U2122" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_12_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_319_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_319"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_12_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_12_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_12_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_12_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_12_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_12_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_12_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_120_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_60_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U2314" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U2315" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_13_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_315_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_315"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_13_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_13_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_13_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_13_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_13_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_13_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_13_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_118_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_59_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U2507" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U2508" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_14_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_311_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_311"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_14_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_14_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_14_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_14_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_14_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_14_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_14_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_116_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_58_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U2700" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U2701" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_15_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_307_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_307"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_15_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_15_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_15_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_15_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_15_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_15_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_15_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_114_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_57_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U2893" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U2894" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_16_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_303_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_303"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_16_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_16_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_16_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_16_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_16_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_16_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_16_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_112_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_56_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U3086" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U3087" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_17_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_299_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_299"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_17_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_17_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_17_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_17_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_17_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_17_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_17_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_110_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_55_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U3279" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U3280" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_18_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_295_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_295"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_18_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_18_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_18_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_18_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_18_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_18_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_18_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_108_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_54_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U3472" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U3473" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_19_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_291_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_291"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_19_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_19_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_19_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_19_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_19_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_19_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_19_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_106_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_53_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U3665" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U3666" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_20_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_283_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_283"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_20_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_20_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_20_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_20_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_20_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_20_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_20_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_102_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_51_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U3858" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U3859" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_21_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_279_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_279"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_21_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_21_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_21_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_21_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_21_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_21_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_21_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_100_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_50_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U4051" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U4052" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_22_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_275_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_275"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_22_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_22_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_22_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_22_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_22_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_22_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_22_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_98_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_49_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U4244" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U4245" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_23_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_271_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_271"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_23_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_23_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_23_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_23_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_23_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_23_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_23_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_96_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_48_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U4437" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U4438" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_24_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_267_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_267"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_24_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_24_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_24_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_24_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_24_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_24_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_24_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_94_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_47_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U4630" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U4631" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_25_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_263_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_263"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_25_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_25_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_25_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_25_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_25_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_25_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_25_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_92_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_46_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U4823" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U4824" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_26_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_259_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_259"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_26_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_26_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_26_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_26_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_26_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_26_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_26_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_90_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_45_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U5016" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U5017" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_27_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_255_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_255"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_27_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_27_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_27_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_27_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_27_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_27_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_27_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_88_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_44_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U5209" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U5210" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_28_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_251_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_251"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_28_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_28_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_28_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_28_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_28_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_28_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_28_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_86_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_43_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U5402" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U5403" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_29_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_247_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_247"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_29_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_29_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_29_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_29_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_29_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_29_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_29_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_84_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_42_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U5595" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U5596" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_30_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_239_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_239"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_30_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_30_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_30_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_30_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_30_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_30_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_30_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_80_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_40_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U5788" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U5789" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_31_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_235_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_235"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_31_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_31_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_31_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_31_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_31_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_31_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_31_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_78_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_39_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U5981" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U5982" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_32_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_231_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_231"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_32_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_32_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_32_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_32_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_32_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_32_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_32_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_76_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_38_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U6174" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U6175" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_33_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_227_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_227"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_33_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_33_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_33_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_33_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_33_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_33_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_33_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_74_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_37_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U6367" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U6368" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_34_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_223_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_223"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_34_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_34_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_34_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_34_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_34_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_34_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_34_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_72_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_36_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U6560" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U6561" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_35_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_219_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_219"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_35_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_35_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_35_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_35_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_35_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_35_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_35_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_70_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_35_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U6753" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U6754" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_36_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_215_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_215"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_36_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_36_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_36_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_36_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_36_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_36_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_36_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_68_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_34_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U6946" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U6947" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_37_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_211_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_211"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_37_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_37_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_37_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_37_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_37_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_37_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_37_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_66_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_33_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U7139" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U7140" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_38_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_207_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_207"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_38_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_38_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_38_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_38_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_38_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_38_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_38_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_64_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_32_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U7332" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U7333" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_39_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_203_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_203"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_39_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_39_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_39_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_39_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_39_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_39_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_39_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_62_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_31_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U7525" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U7526" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_40_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_195_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_195"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_40_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_40_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_40_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_40_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_40_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_40_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_40_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_58_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_29_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U7718" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U7719" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_41_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_191_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_191"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_41_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_41_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_41_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_41_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_41_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_41_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_41_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_56_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_28_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U7911" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U7912" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_42_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_187_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_187"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_42_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_42_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_42_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_42_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_42_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_42_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_42_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_54_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_27_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U8104" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U8105" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_43_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_183_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_183"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_43_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_43_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_43_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_43_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_43_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_43_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_43_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_52_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_26_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U8297" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U8298" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_44_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_179_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_179"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_44_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_44_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_44_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_44_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_44_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_44_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_44_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_50_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_25_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U8490" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U8491" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_45_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_175_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_175"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_45_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_45_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_45_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_45_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_45_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_45_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_45_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_48_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_24_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U8683" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U8684" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_46_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_171_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_171"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_46_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_46_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_46_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_46_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_46_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_46_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_46_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_46_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_23_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U8876" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U8877" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_47_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_167_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_167"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_47_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_47_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_47_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_47_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_47_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_47_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_47_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_44_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_22_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U9069" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U9070" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_48_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_163_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_163"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_48_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_48_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_48_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_48_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_48_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_48_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_48_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_42_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_21_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U9262" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U9263" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_49_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_159_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_159"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_49_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_49_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_49_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_49_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_49_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_49_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_49_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_40_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_20_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U9455" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U9456" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_50_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_151_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_151"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_50_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_50_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_50_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_50_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_50_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_50_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_50_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_36_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_18_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U9648" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U9649" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_51_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_147_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_147"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_51_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_51_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_51_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_51_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_51_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_51_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_51_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_34_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_17_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U9841" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U9842" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_52_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_143_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_143"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_52_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_52_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_52_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_52_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_52_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_52_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_52_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_32_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_16_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U10034" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U10035" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_53_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_139_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_139"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_53_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_53_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_53_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_53_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_53_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_53_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_53_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_30_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_15_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U10227" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U10228" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_54_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_135_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_135"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_54_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_54_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_54_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_54_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_54_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_54_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_54_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_28_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_14_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U10420" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U10421" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_55_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_131_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_131"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_55_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_55_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_55_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_55_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_55_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_55_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_55_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_26_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_13_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U10613" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U10614" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_56_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_127_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_127"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_56_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_56_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_56_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_56_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_56_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_56_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_56_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_24_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_12_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U10806" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U10807" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_57_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_123_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_123"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_57_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_57_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_57_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_57_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_57_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_57_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_57_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_22_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_11_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U10999" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U11000" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_58_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_119_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_119"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_58_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_58_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_58_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_58_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_58_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_58_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_58_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_20_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_10_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U11192" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U11193" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_59_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_115_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_115"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_59_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_59_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_59_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_59_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_59_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_59_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_59_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_18_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_9_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U11385" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U11386" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_60_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_107_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_107"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_60_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_60_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_60_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_60_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_60_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_60_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_60_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_14_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_7_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U11578" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U11579" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_61_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_103_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_103"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_61_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_61_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_61_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_61_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_61_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_61_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_61_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_12_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_6_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U11771" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U11772" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_62_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_99_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_99"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_62_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_62_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_62_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_62_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_62_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_62_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_62_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_5_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U11964" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U11965" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_63_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_95_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_63_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_63_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_63_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_63_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_63_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_63_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_63_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_4_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U12157" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U12158" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_1_2_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_331_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_331"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_1_2_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_373_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_456_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_1_2_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_922_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_1_2_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_675_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_685_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_836_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_1_2_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15627</Best-caseLatency>
                    <Average-caseLatency>15627</Average-caseLatency>
                    <Worst-caseLatency>15627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.156 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.156 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.156 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15625</TripCount>
                        <Latency>15625</Latency>
                        <AbsoluteTimeLatency>0.156 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_77_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_87_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_batch_1_2</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156477</Best-caseLatency>
                    <Average-caseLatency>156477</Average-caseLatency>
                    <Worst-caseLatency>156477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>125200</Latency>
                        <AbsoluteTimeLatency>1.252 ms</AbsoluteTimeLatency>
                        <IterationLatency>15650</IterationLatency>
                        <PipelineDepth>15650</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_batch_1_2_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_batch_1_2_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2378</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2358</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_126_fu_669_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:27" URAM="0" VARIABLE="i_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_63_fu_806_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="bucket_num_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U12350" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_14ns_15_4_1_U12351" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_64</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_252_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_250_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_249_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_251_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_251"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_65</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_249_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_247_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_246_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_248_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_248"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_66</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_246_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_244_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_243_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_245_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_245"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_67</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_243_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_241_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_240_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_242_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_242"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_68</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_240_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_238_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_237_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_239_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_239"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_69</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_237_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_235_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_234_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_236_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_236"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_70</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_234_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_232_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_231_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_233_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_233"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_71</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_231_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_229_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_228_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_230_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_230"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_72</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_228_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_226_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_225_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_227_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_227"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_73</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_225_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_223_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_222_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_224_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_224"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_74</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_222_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_220_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_219_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_221_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_221"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_75</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_219_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_217_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_216_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_218_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_218"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_76</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_216_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_214_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_213_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_215_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_215"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_77</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_213_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_211_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_210_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_212_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_212"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_78</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_210_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_208_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_207_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_209_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_209"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_79</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_207_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_205_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_204_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_206_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_206"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_80</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_204_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_202_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_201_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_203_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_203"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_81</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_201_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_199_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_198_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_200_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_200"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_82</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_198_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_196_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_195_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_197_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_197"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_83</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_195_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_193_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_192_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_194_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_194"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_84</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_192_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_190_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_189_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_191_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_191"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_85</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_189_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_187_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_186_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_188_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_188"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_86</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_186_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_184_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_183_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_185_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_185"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_87</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_183_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_181_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_180_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_182_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_182"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_88</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_180_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_178_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_177_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_179_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_179"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_89</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_177_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_175_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_174_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_176_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_176"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_90</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_174_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_172_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_171_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_173_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_173"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_91</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_171_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_169_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_168_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_170_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_170"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_92</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_168_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_166_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_165_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_167_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_167"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_93</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_165_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_163_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_162_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_164_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_164"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_94</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_162_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_160_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_159_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_161_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_161"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0</Name>
            <Loops>
                <VITIS_LOOP_62_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31252</Best-caseLatency>
                    <Average-caseLatency>31252</Average-caseLatency>
                    <Worst-caseLatency>31252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.313 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.313 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1>
                        <Name>VITIS_LOOP_62_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31250</TripCount>
                        <Latency>31250</Latency>
                        <AbsoluteTimeLatency>0.312 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_255_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:81" URAM="0" VARIABLE="j_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_253_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:77" URAM="0" VARIABLE="k_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="k_252_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" URAM="0" VARIABLE="k_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1" OPTYPE="add" PRAGMA="" RTLNAME="j_254_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" URAM="0" VARIABLE="j_254"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_95</Name>
            <Loops>
                <VITIS_LOOP_90_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>62502</Best-caseLatency>
                    <Average-caseLatency>62502</Average-caseLatency>
                    <Worst-caseLatency>62502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.625 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.625 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.625 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>62502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_1>
                        <Name>VITIS_LOOP_90_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>62500</TripCount>
                        <Latency>62500</Latency>
                        <AbsoluteTimeLatency>0.625 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_90_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>165</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>432</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_126_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:109" URAM="0" VARIABLE="j_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_124_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:105" URAM="0" VARIABLE="k_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_123_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:99" URAM="0" VARIABLE="k_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_125_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:95" URAM="0" VARIABLE="j_125"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_96</Name>
            <Loops>
                <VITIS_LOOP_90_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>62502</Best-caseLatency>
                    <Average-caseLatency>62502</Average-caseLatency>
                    <Worst-caseLatency>62502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.625 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.625 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.625 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>62502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_1>
                        <Name>VITIS_LOOP_90_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>62500</TripCount>
                        <Latency>62500</Latency>
                        <AbsoluteTimeLatency>0.625 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_90_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>165</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>432</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_123_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:109" URAM="0" VARIABLE="j_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_121_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:105" URAM="0" VARIABLE="k_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_120_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:99" URAM="0" VARIABLE="k_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_122_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:95" URAM="0" VARIABLE="j_122"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_97</Name>
            <Loops>
                <VITIS_LOOP_90_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>62502</Best-caseLatency>
                    <Average-caseLatency>62502</Average-caseLatency>
                    <Worst-caseLatency>62502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.625 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.625 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.625 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>62502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_1>
                        <Name>VITIS_LOOP_90_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>62500</TripCount>
                        <Latency>62500</Latency>
                        <AbsoluteTimeLatency>0.625 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_90_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>165</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>432</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_120_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:109" URAM="0" VARIABLE="j_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_118_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:105" URAM="0" VARIABLE="k_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_117_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:99" URAM="0" VARIABLE="k_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_119_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:95" URAM="0" VARIABLE="j_119"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_98</Name>
            <Loops>
                <VITIS_LOOP_90_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>62502</Best-caseLatency>
                    <Average-caseLatency>62502</Average-caseLatency>
                    <Worst-caseLatency>62502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.625 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.625 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.625 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>62502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_1>
                        <Name>VITIS_LOOP_90_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>62500</TripCount>
                        <Latency>62500</Latency>
                        <AbsoluteTimeLatency>0.625 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_90_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>165</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>432</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_117_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:109" URAM="0" VARIABLE="j_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_115_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:105" URAM="0" VARIABLE="k_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_114_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:99" URAM="0" VARIABLE="k_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_116_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:95" URAM="0" VARIABLE="j_116"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_99</Name>
            <Loops>
                <VITIS_LOOP_90_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>62502</Best-caseLatency>
                    <Average-caseLatency>62502</Average-caseLatency>
                    <Worst-caseLatency>62502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.625 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.625 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.625 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>62502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_1>
                        <Name>VITIS_LOOP_90_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>62500</TripCount>
                        <Latency>62500</Latency>
                        <AbsoluteTimeLatency>0.625 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_90_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>165</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>432</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_114_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:109" URAM="0" VARIABLE="j_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_112_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:105" URAM="0" VARIABLE="k_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_111_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:99" URAM="0" VARIABLE="k_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_113_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:95" URAM="0" VARIABLE="j_113"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_100</Name>
            <Loops>
                <VITIS_LOOP_90_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>62502</Best-caseLatency>
                    <Average-caseLatency>62502</Average-caseLatency>
                    <Worst-caseLatency>62502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.625 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.625 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.625 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>62502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_1>
                        <Name>VITIS_LOOP_90_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>62500</TripCount>
                        <Latency>62500</Latency>
                        <AbsoluteTimeLatency>0.625 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_90_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>165</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>432</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_156_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:109" URAM="0" VARIABLE="j_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_154_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:105" URAM="0" VARIABLE="k_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_153_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:99" URAM="0" VARIABLE="k_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_155_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:95" URAM="0" VARIABLE="j_155"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_101</Name>
            <Loops>
                <VITIS_LOOP_90_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>62502</Best-caseLatency>
                    <Average-caseLatency>62502</Average-caseLatency>
                    <Worst-caseLatency>62502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.625 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.625 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.625 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>62502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_1>
                        <Name>VITIS_LOOP_90_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>62500</TripCount>
                        <Latency>62500</Latency>
                        <AbsoluteTimeLatency>0.625 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_90_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>165</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>432</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_153_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:109" URAM="0" VARIABLE="j_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_151_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:105" URAM="0" VARIABLE="k_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_150_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:99" URAM="0" VARIABLE="k_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_152_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:95" URAM="0" VARIABLE="j_152"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_102</Name>
            <Loops>
                <VITIS_LOOP_90_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>62502</Best-caseLatency>
                    <Average-caseLatency>62502</Average-caseLatency>
                    <Worst-caseLatency>62502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.625 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.625 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.625 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>62502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_1>
                        <Name>VITIS_LOOP_90_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>62500</TripCount>
                        <Latency>62500</Latency>
                        <AbsoluteTimeLatency>0.625 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_90_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>165</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>432</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_150_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:109" URAM="0" VARIABLE="j_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_148_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:105" URAM="0" VARIABLE="k_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_147_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:99" URAM="0" VARIABLE="k_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_149_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:95" URAM="0" VARIABLE="j_149"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_103</Name>
            <Loops>
                <VITIS_LOOP_90_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>62502</Best-caseLatency>
                    <Average-caseLatency>62502</Average-caseLatency>
                    <Worst-caseLatency>62502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.625 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.625 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.625 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>62502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_1>
                        <Name>VITIS_LOOP_90_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>62500</TripCount>
                        <Latency>62500</Latency>
                        <AbsoluteTimeLatency>0.625 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_90_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>165</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>432</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_147_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:109" URAM="0" VARIABLE="j_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_145_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:105" URAM="0" VARIABLE="k_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_144_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:99" URAM="0" VARIABLE="k_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_146_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:95" URAM="0" VARIABLE="j_146"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_104</Name>
            <Loops>
                <VITIS_LOOP_90_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>62502</Best-caseLatency>
                    <Average-caseLatency>62502</Average-caseLatency>
                    <Worst-caseLatency>62502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.625 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.625 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.625 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>62502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_1>
                        <Name>VITIS_LOOP_90_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>62500</TripCount>
                        <Latency>62500</Latency>
                        <AbsoluteTimeLatency>0.625 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_90_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>165</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>432</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_144_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:109" URAM="0" VARIABLE="j_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_142_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:105" URAM="0" VARIABLE="k_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_141_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:99" URAM="0" VARIABLE="k_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_143_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:95" URAM="0" VARIABLE="j_143"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_105</Name>
            <Loops>
                <VITIS_LOOP_90_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>62502</Best-caseLatency>
                    <Average-caseLatency>62502</Average-caseLatency>
                    <Worst-caseLatency>62502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.625 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.625 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.625 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>62502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_1>
                        <Name>VITIS_LOOP_90_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>62500</TripCount>
                        <Latency>62500</Latency>
                        <AbsoluteTimeLatency>0.625 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_90_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>165</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>432</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_141_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:109" URAM="0" VARIABLE="j_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_139_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:105" URAM="0" VARIABLE="k_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_138_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:99" URAM="0" VARIABLE="k_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_140_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:95" URAM="0" VARIABLE="j_140"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_106</Name>
            <Loops>
                <VITIS_LOOP_90_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>62502</Best-caseLatency>
                    <Average-caseLatency>62502</Average-caseLatency>
                    <Worst-caseLatency>62502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.625 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.625 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.625 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>62502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_1>
                        <Name>VITIS_LOOP_90_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>62500</TripCount>
                        <Latency>62500</Latency>
                        <AbsoluteTimeLatency>0.625 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_90_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>165</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>432</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_138_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:109" URAM="0" VARIABLE="j_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_136_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:105" URAM="0" VARIABLE="k_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_135_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:99" URAM="0" VARIABLE="k_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_137_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:95" URAM="0" VARIABLE="j_137"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_107</Name>
            <Loops>
                <VITIS_LOOP_90_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>62502</Best-caseLatency>
                    <Average-caseLatency>62502</Average-caseLatency>
                    <Worst-caseLatency>62502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.625 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.625 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.625 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>62502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_1>
                        <Name>VITIS_LOOP_90_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>62500</TripCount>
                        <Latency>62500</Latency>
                        <AbsoluteTimeLatency>0.625 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_90_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>165</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>432</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_135_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:109" URAM="0" VARIABLE="j_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_133_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:105" URAM="0" VARIABLE="k_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_132_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:99" URAM="0" VARIABLE="k_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_134_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:95" URAM="0" VARIABLE="j_134"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_108</Name>
            <Loops>
                <VITIS_LOOP_90_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>62502</Best-caseLatency>
                    <Average-caseLatency>62502</Average-caseLatency>
                    <Worst-caseLatency>62502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.625 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.625 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.625 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>62502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_1>
                        <Name>VITIS_LOOP_90_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>62500</TripCount>
                        <Latency>62500</Latency>
                        <AbsoluteTimeLatency>0.625 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_90_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>165</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>432</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_132_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:109" URAM="0" VARIABLE="j_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_130_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:105" URAM="0" VARIABLE="k_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_129_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:99" URAM="0" VARIABLE="k_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_131_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:95" URAM="0" VARIABLE="j_131"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_109</Name>
            <Loops>
                <VITIS_LOOP_90_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>62502</Best-caseLatency>
                    <Average-caseLatency>62502</Average-caseLatency>
                    <Worst-caseLatency>62502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.625 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.625 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.625 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>62502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_1>
                        <Name>VITIS_LOOP_90_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>62500</TripCount>
                        <Latency>62500</Latency>
                        <AbsoluteTimeLatency>0.625 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_90_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>165</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>432</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_129_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:109" URAM="0" VARIABLE="j_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_127_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:105" URAM="0" VARIABLE="k_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_126_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:99" URAM="0" VARIABLE="k_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_128_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:95" URAM="0" VARIABLE="j_128"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1</Name>
            <Loops>
                <VITIS_LOOP_90_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>62502</Best-caseLatency>
                    <Average-caseLatency>62502</Average-caseLatency>
                    <Worst-caseLatency>62502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.625 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.625 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.625 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>62502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_1>
                        <Name>VITIS_LOOP_90_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>62500</TripCount>
                        <Latency>62500</Latency>
                        <AbsoluteTimeLatency>0.625 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_90_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>165</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>432</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_159_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:109" URAM="0" VARIABLE="j_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_157_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:105" URAM="0" VARIABLE="k_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="k_156_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:99" URAM="0" VARIABLE="k_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_1" OPTYPE="add" PRAGMA="" RTLNAME="j_158_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:95" URAM="0" VARIABLE="j_158"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch2_110</Name>
            <Loops>
                <VITIS_LOOP_118_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>125002</Best-caseLatency>
                    <Average-caseLatency>125002</Average-caseLatency>
                    <Worst-caseLatency>125002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>125002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_118_1>
                        <Name>VITIS_LOOP_118_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>125000</TripCount>
                        <Latency>125000</Latency>
                        <AbsoluteTimeLatency>1.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_118_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>167</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:118" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="j_108_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:137" URAM="0" VARIABLE="j_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="k_106_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:133" URAM="0" VARIABLE="k_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="k_105_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:127" URAM="0" VARIABLE="k_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="j_107_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:123" URAM="0" VARIABLE="j_107"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch2_111</Name>
            <Loops>
                <VITIS_LOOP_118_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>125002</Best-caseLatency>
                    <Average-caseLatency>125002</Average-caseLatency>
                    <Worst-caseLatency>125002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>125002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_118_1>
                        <Name>VITIS_LOOP_118_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>125000</TripCount>
                        <Latency>125000</Latency>
                        <AbsoluteTimeLatency>1.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_118_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>167</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:118" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="j_105_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:137" URAM="0" VARIABLE="j_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="k_103_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:133" URAM="0" VARIABLE="k_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="k_102_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:127" URAM="0" VARIABLE="k_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="j_104_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:123" URAM="0" VARIABLE="j_104"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch2_112</Name>
            <Loops>
                <VITIS_LOOP_118_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>125002</Best-caseLatency>
                    <Average-caseLatency>125002</Average-caseLatency>
                    <Worst-caseLatency>125002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>125002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_118_1>
                        <Name>VITIS_LOOP_118_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>125000</TripCount>
                        <Latency>125000</Latency>
                        <AbsoluteTimeLatency>1.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_118_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>167</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:118" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="j_102_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:137" URAM="0" VARIABLE="j_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="k_100_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:133" URAM="0" VARIABLE="k_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="k_99_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:127" URAM="0" VARIABLE="k_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="j_101_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:123" URAM="0" VARIABLE="j_101"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch2_113</Name>
            <Loops>
                <VITIS_LOOP_118_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>125002</Best-caseLatency>
                    <Average-caseLatency>125002</Average-caseLatency>
                    <Worst-caseLatency>125002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>125002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_118_1>
                        <Name>VITIS_LOOP_118_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>125000</TripCount>
                        <Latency>125000</Latency>
                        <AbsoluteTimeLatency>1.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_118_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>167</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:118" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="j_99_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:137" URAM="0" VARIABLE="j_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="k_97_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:133" URAM="0" VARIABLE="k_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="k_96_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:127" URAM="0" VARIABLE="k_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="j_98_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:123" URAM="0" VARIABLE="j_98"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch2_114</Name>
            <Loops>
                <VITIS_LOOP_118_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>125002</Best-caseLatency>
                    <Average-caseLatency>125002</Average-caseLatency>
                    <Worst-caseLatency>125002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>125002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_118_1>
                        <Name>VITIS_LOOP_118_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>125000</TripCount>
                        <Latency>125000</Latency>
                        <AbsoluteTimeLatency>1.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_118_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>167</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:118" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="j_96_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:137" URAM="0" VARIABLE="j_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="k_94_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:133" URAM="0" VARIABLE="k_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="k_93_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:127" URAM="0" VARIABLE="k_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="j_95_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:123" URAM="0" VARIABLE="j_95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch2_115</Name>
            <Loops>
                <VITIS_LOOP_118_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>125002</Best-caseLatency>
                    <Average-caseLatency>125002</Average-caseLatency>
                    <Worst-caseLatency>125002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>125002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_118_1>
                        <Name>VITIS_LOOP_118_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>125000</TripCount>
                        <Latency>125000</Latency>
                        <AbsoluteTimeLatency>1.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_118_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>167</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:118" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="j_93_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:137" URAM="0" VARIABLE="j_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="k_91_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:133" URAM="0" VARIABLE="k_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="k_90_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:127" URAM="0" VARIABLE="k_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="j_92_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:123" URAM="0" VARIABLE="j_92"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch2_116</Name>
            <Loops>
                <VITIS_LOOP_118_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>125002</Best-caseLatency>
                    <Average-caseLatency>125002</Average-caseLatency>
                    <Worst-caseLatency>125002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>125002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_118_1>
                        <Name>VITIS_LOOP_118_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>125000</TripCount>
                        <Latency>125000</Latency>
                        <AbsoluteTimeLatency>1.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_118_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>167</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:118" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="j_90_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:137" URAM="0" VARIABLE="j_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="k_88_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:133" URAM="0" VARIABLE="k_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="k_87_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:127" URAM="0" VARIABLE="k_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="j_89_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:123" URAM="0" VARIABLE="j_89"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch2</Name>
            <Loops>
                <VITIS_LOOP_118_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>125002</Best-caseLatency>
                    <Average-caseLatency>125002</Average-caseLatency>
                    <Worst-caseLatency>125002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>125002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_118_1>
                        <Name>VITIS_LOOP_118_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>125000</TripCount>
                        <Latency>125000</Latency>
                        <AbsoluteTimeLatency>1.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_118_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>167</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:118" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="j_111_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:137" URAM="0" VARIABLE="j_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="k_109_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:133" URAM="0" VARIABLE="k_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="k_108_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:127" URAM="0" VARIABLE="k_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="j_110_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:123" URAM="0" VARIABLE="j_110"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch3_117</Name>
            <Loops>
                <VITIS_LOOP_146_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>250002</Best-caseLatency>
                    <Average-caseLatency>250002</Average-caseLatency>
                    <Worst-caseLatency>250002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.500 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.500 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.500 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>250002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_146_1>
                        <Name>VITIS_LOOP_146_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>250000</TripCount>
                        <Latency>250000</Latency>
                        <AbsoluteTimeLatency>2.500 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_146_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>169</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>434</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:146" URAM="0" VARIABLE="add_ln146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="j_84_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:165" URAM="0" VARIABLE="j_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="k_82_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:161" URAM="0" VARIABLE="k_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="k_81_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:155" URAM="0" VARIABLE="k_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="j_83_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:151" URAM="0" VARIABLE="j_83"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch3_118</Name>
            <Loops>
                <VITIS_LOOP_146_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>250002</Best-caseLatency>
                    <Average-caseLatency>250002</Average-caseLatency>
                    <Worst-caseLatency>250002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.500 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.500 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.500 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>250002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_146_1>
                        <Name>VITIS_LOOP_146_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>250000</TripCount>
                        <Latency>250000</Latency>
                        <AbsoluteTimeLatency>2.500 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_146_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>169</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>434</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:146" URAM="0" VARIABLE="add_ln146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="j_81_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:165" URAM="0" VARIABLE="j_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="k_79_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:161" URAM="0" VARIABLE="k_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="k_78_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:155" URAM="0" VARIABLE="k_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="j_80_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:151" URAM="0" VARIABLE="j_80"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch3_119</Name>
            <Loops>
                <VITIS_LOOP_146_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>250002</Best-caseLatency>
                    <Average-caseLatency>250002</Average-caseLatency>
                    <Worst-caseLatency>250002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.500 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.500 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.500 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>250002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_146_1>
                        <Name>VITIS_LOOP_146_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>250000</TripCount>
                        <Latency>250000</Latency>
                        <AbsoluteTimeLatency>2.500 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_146_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>169</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>434</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:146" URAM="0" VARIABLE="add_ln146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="j_78_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:165" URAM="0" VARIABLE="j_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="k_76_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:161" URAM="0" VARIABLE="k_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="k_75_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:155" URAM="0" VARIABLE="k_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="j_77_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:151" URAM="0" VARIABLE="j_77"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch3</Name>
            <Loops>
                <VITIS_LOOP_146_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>250002</Best-caseLatency>
                    <Average-caseLatency>250002</Average-caseLatency>
                    <Worst-caseLatency>250002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.500 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.500 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.500 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>250002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_146_1>
                        <Name>VITIS_LOOP_146_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>250000</TripCount>
                        <Latency>250000</Latency>
                        <AbsoluteTimeLatency>2.500 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_146_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>169</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>434</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:146" URAM="0" VARIABLE="add_ln146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="j_87_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:165" URAM="0" VARIABLE="j_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="k_85_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:161" URAM="0" VARIABLE="k_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="k_84_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:155" URAM="0" VARIABLE="k_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="j_86_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:151" URAM="0" VARIABLE="j_86"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch4_120</Name>
            <Loops>
                <VITIS_LOOP_174_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>500002</Best-caseLatency>
                    <Average-caseLatency>500002</Average-caseLatency>
                    <Worst-caseLatency>500002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.000 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.000 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.000 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>500002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_174_1>
                        <Name>VITIS_LOOP_174_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>500000</TripCount>
                        <Latency>500000</Latency>
                        <AbsoluteTimeLatency>5.000 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_174_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:174" URAM="0" VARIABLE="add_ln174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_1" OPTYPE="add" PRAGMA="" RTLNAME="j_72_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:193" URAM="0" VARIABLE="j_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_1" OPTYPE="add" PRAGMA="" RTLNAME="k_70_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:189" URAM="0" VARIABLE="k_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_1" OPTYPE="add" PRAGMA="" RTLNAME="k_69_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:183" URAM="0" VARIABLE="k_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_1" OPTYPE="add" PRAGMA="" RTLNAME="j_71_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:179" URAM="0" VARIABLE="j_71"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch4</Name>
            <Loops>
                <VITIS_LOOP_174_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>500002</Best-caseLatency>
                    <Average-caseLatency>500002</Average-caseLatency>
                    <Worst-caseLatency>500002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.000 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.000 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.000 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>500002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_174_1>
                        <Name>VITIS_LOOP_174_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>500000</TripCount>
                        <Latency>500000</Latency>
                        <AbsoluteTimeLatency>5.000 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_174_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_132_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:174" URAM="0" VARIABLE="add_ln174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_1" OPTYPE="add" PRAGMA="" RTLNAME="j_75_fu_178_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:193" URAM="0" VARIABLE="j_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_1" OPTYPE="add" PRAGMA="" RTLNAME="k_73_fu_194_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:189" URAM="0" VARIABLE="k_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_1" OPTYPE="add" PRAGMA="" RTLNAME="k_72_fu_231_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:183" URAM="0" VARIABLE="k_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_1" OPTYPE="add" PRAGMA="" RTLNAME="j_74_fu_241_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:179" URAM="0" VARIABLE="j_74"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch5_1</Name>
            <Loops>
                <VITIS_LOOP_202_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1000002</Best-caseLatency>
                    <Average-caseLatency>1000002</Average-caseLatency>
                    <Worst-caseLatency>1000002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1000002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_202_1>
                        <Name>VITIS_LOOP_202_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1000000</TripCount>
                        <Latency>1000000</Latency>
                        <AbsoluteTimeLatency>10.000 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_202_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>437</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_202_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_fu_136_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:202" URAM="0" VARIABLE="add_ln202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_202_1" OPTYPE="add" PRAGMA="" RTLNAME="j_69_fu_182_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:221" URAM="0" VARIABLE="j_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_202_1" OPTYPE="add" PRAGMA="" RTLNAME="k_67_fu_198_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:217" URAM="0" VARIABLE="k_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_202_1" OPTYPE="add" PRAGMA="" RTLNAME="k_66_fu_235_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:211" URAM="0" VARIABLE="k_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_202_1" OPTYPE="add" PRAGMA="" RTLNAME="j_68_fu_245_p2" SOURCE="sort_seperate_bucket/multi_radix_hex_kmerge.c:207" URAM="0" VARIABLE="j_68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>multi_radix_hex_kmerge</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2125245</Best-caseLatency>
                    <Average-caseLatency>2125245</Average-caseLatency>
                    <Worst-caseLatency>2125245</Worst-caseLatency>
                    <Best-caseRealTimeLatency>21.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.252 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>1000003</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>1000003</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3040</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>75</UTIL_BRAM>
                    <DSP>128</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>162639</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>179055</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export vivado_clock="10"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_0_address0" name="input_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_0_ce0" name="input_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_0_d0" name="input_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_0_q0" name="input_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_0_we0" name="input_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_0_address1" name="input_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_0_ce1" name="input_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_0_d1" name="input_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_0_q1" name="input_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_0_we1" name="input_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_1_address0" name="input_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_1_ce0" name="input_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_1_d0" name="input_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_1_q0" name="input_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_1_we0" name="input_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_1_address1" name="input_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_1_ce1" name="input_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_1_d1" name="input_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_1_q1" name="input_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_1_we1" name="input_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_2_address0" name="input_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_2_ce0" name="input_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_2_d0" name="input_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_2_q0" name="input_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_2_we0" name="input_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_2_address1" name="input_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_2_ce1" name="input_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_2_d1" name="input_2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_2_q1" name="input_2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_2_we1" name="input_2_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_3_address0" name="input_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_3_ce0" name="input_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_3_d0" name="input_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_3_q0" name="input_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_3_we0" name="input_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_3_address1" name="input_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_3_ce1" name="input_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_3_d1" name="input_3_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_3_q1" name="input_3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_3_we1" name="input_3_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_4_address0" name="input_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_4_ce0" name="input_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_4_d0" name="input_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_4_q0" name="input_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_4_we0" name="input_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_4_address1" name="input_4_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_4_ce1" name="input_4_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_4_d1" name="input_4_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_4_q1" name="input_4_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_4_we1" name="input_4_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_5_address0" name="input_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_5_ce0" name="input_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_5_d0" name="input_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_5_q0" name="input_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_5_we0" name="input_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_5_address1" name="input_5_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_5_ce1" name="input_5_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_5_d1" name="input_5_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_5_q1" name="input_5_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_5_we1" name="input_5_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_6_address0" name="input_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_6_ce0" name="input_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_6_d0" name="input_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_6_q0" name="input_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_6_we0" name="input_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_6_address1" name="input_6_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_6_ce1" name="input_6_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_6_d1" name="input_6_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_6_q1" name="input_6_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_6_we1" name="input_6_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_7_address0" name="input_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_7_ce0" name="input_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_7_d0" name="input_7_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_7_q0" name="input_7_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_7_we0" name="input_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_7_address1" name="input_7_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_7_ce1" name="input_7_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_7_d1" name="input_7_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_7_q1" name="input_7_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_7_we1" name="input_7_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_8_address0" name="input_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_8_ce0" name="input_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_8_d0" name="input_8_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_8_q0" name="input_8_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_8_we0" name="input_8_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_8_address1" name="input_8_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_8_ce1" name="input_8_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_8_d1" name="input_8_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_8_q1" name="input_8_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_8_we1" name="input_8_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_9_address0" name="input_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_9_ce0" name="input_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_9_d0" name="input_9_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_9_q0" name="input_9_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_9_we0" name="input_9_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_9_address1" name="input_9_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_9_ce1" name="input_9_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_9_d1" name="input_9_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_9_q1" name="input_9_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_9_we1" name="input_9_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_10_address0" name="input_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_10_ce0" name="input_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_10_d0" name="input_10_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_10_q0" name="input_10_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_10_we0" name="input_10_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_10_address1" name="input_10_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_10_ce1" name="input_10_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_10_d1" name="input_10_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_10_q1" name="input_10_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_10_we1" name="input_10_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_11_address0" name="input_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_11_ce0" name="input_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_11_d0" name="input_11_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_11_q0" name="input_11_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_11_we0" name="input_11_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_11_address1" name="input_11_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_11_ce1" name="input_11_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_11_d1" name="input_11_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_11_q1" name="input_11_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_11_we1" name="input_11_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_12_address0" name="input_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_12_ce0" name="input_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_12_d0" name="input_12_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_12_q0" name="input_12_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_12_we0" name="input_12_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_12_address1" name="input_12_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_12_ce1" name="input_12_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_12_d1" name="input_12_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_12_q1" name="input_12_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_12_we1" name="input_12_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_13_address0" name="input_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_13_ce0" name="input_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_13_d0" name="input_13_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_13_q0" name="input_13_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_13_we0" name="input_13_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_13_address1" name="input_13_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_13_ce1" name="input_13_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_13_d1" name="input_13_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_13_q1" name="input_13_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_13_we1" name="input_13_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_14_address0" name="input_14_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_14_ce0" name="input_14_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_14_d0" name="input_14_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_14_q0" name="input_14_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_14_we0" name="input_14_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_14_address1" name="input_14_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_14_ce1" name="input_14_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_14_d1" name="input_14_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_14_q1" name="input_14_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_14_we1" name="input_14_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_15_address0" name="input_15_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_15_ce0" name="input_15_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_15_d0" name="input_15_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_15_q0" name="input_15_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_15_we0" name="input_15_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_15_address1" name="input_15_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_15_ce1" name="input_15_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_15_d1" name="input_15_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_15_q1" name="input_15_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_15_we1" name="input_15_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_16_address0" name="input_16_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_16_ce0" name="input_16_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_16_d0" name="input_16_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_16_q0" name="input_16_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_16_we0" name="input_16_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_16_address1" name="input_16_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_16_ce1" name="input_16_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_16_d1" name="input_16_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_16_q1" name="input_16_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_16_we1" name="input_16_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_17_address0" name="input_17_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_17_ce0" name="input_17_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_17_d0" name="input_17_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_17_q0" name="input_17_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_17_we0" name="input_17_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_17_address1" name="input_17_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_17_ce1" name="input_17_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_17_d1" name="input_17_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_17_q1" name="input_17_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_17_we1" name="input_17_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_18_address0" name="input_18_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_18_ce0" name="input_18_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_18_d0" name="input_18_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_18_q0" name="input_18_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_18_we0" name="input_18_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_18_address1" name="input_18_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_18_ce1" name="input_18_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_18_d1" name="input_18_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_18_q1" name="input_18_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_18_we1" name="input_18_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_19_address0" name="input_19_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_19_ce0" name="input_19_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_19_d0" name="input_19_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_19_q0" name="input_19_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_19_we0" name="input_19_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_19_address1" name="input_19_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_19_ce1" name="input_19_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_19_d1" name="input_19_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_19_q1" name="input_19_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_19_we1" name="input_19_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_20_address0" name="input_20_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_20_ce0" name="input_20_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_20_d0" name="input_20_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_20_q0" name="input_20_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_20_we0" name="input_20_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_20_address1" name="input_20_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_20_ce1" name="input_20_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_20_d1" name="input_20_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_20_q1" name="input_20_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_20_we1" name="input_20_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_21_address0" name="input_21_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_21_ce0" name="input_21_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_21_d0" name="input_21_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_21_q0" name="input_21_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_21_we0" name="input_21_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_21_address1" name="input_21_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_21_ce1" name="input_21_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_21_d1" name="input_21_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_21_q1" name="input_21_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_21_we1" name="input_21_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_22_address0" name="input_22_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_22_ce0" name="input_22_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_22_d0" name="input_22_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_22_q0" name="input_22_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_22_we0" name="input_22_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_22_address1" name="input_22_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_22_ce1" name="input_22_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_22_d1" name="input_22_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_22_q1" name="input_22_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_22_we1" name="input_22_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_23_address0" name="input_23_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_23_ce0" name="input_23_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_23_d0" name="input_23_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_23_q0" name="input_23_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_23_we0" name="input_23_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_23_address1" name="input_23_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_23_ce1" name="input_23_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_23_d1" name="input_23_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_23_q1" name="input_23_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_23_we1" name="input_23_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_24_address0" name="input_24_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_24_ce0" name="input_24_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_24_d0" name="input_24_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_24_q0" name="input_24_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_24_we0" name="input_24_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_24_address1" name="input_24_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_24_ce1" name="input_24_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_24_d1" name="input_24_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_24_q1" name="input_24_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_24_we1" name="input_24_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_25_address0" name="input_25_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_25_ce0" name="input_25_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_25_d0" name="input_25_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_25_q0" name="input_25_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_25_we0" name="input_25_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_25_address1" name="input_25_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_25_ce1" name="input_25_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_25_d1" name="input_25_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_25_q1" name="input_25_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_25_we1" name="input_25_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_26_address0" name="input_26_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_26_ce0" name="input_26_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_26_d0" name="input_26_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_26_q0" name="input_26_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_26_we0" name="input_26_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_26_address1" name="input_26_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_26_ce1" name="input_26_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_26_d1" name="input_26_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_26_q1" name="input_26_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_26_we1" name="input_26_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_27_address0" name="input_27_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_27_ce0" name="input_27_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_27_d0" name="input_27_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_27_q0" name="input_27_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_27_we0" name="input_27_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_27_address1" name="input_27_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_27_ce1" name="input_27_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_27_d1" name="input_27_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_27_q1" name="input_27_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_27_we1" name="input_27_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_28_address0" name="input_28_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_28_ce0" name="input_28_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_28_d0" name="input_28_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_28_q0" name="input_28_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_28_we0" name="input_28_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_28_address1" name="input_28_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_28_ce1" name="input_28_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_28_d1" name="input_28_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_28_q1" name="input_28_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_28_we1" name="input_28_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_29_address0" name="input_29_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_29_ce0" name="input_29_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_29_d0" name="input_29_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_29_q0" name="input_29_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_29_we0" name="input_29_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_29_address1" name="input_29_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_29_ce1" name="input_29_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_29_d1" name="input_29_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_29_q1" name="input_29_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_29_we1" name="input_29_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_30_address0" name="input_30_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_30_ce0" name="input_30_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_30_d0" name="input_30_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_30_q0" name="input_30_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_30_we0" name="input_30_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_30_address1" name="input_30_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_30_ce1" name="input_30_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_30_d1" name="input_30_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_30_q1" name="input_30_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_30_we1" name="input_30_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_31_address0" name="input_31_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_31_ce0" name="input_31_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_31_d0" name="input_31_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_31_q0" name="input_31_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_31_we0" name="input_31_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_31_address1" name="input_31_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_31_ce1" name="input_31_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_31_d1" name="input_31_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_31_q1" name="input_31_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_31_we1" name="input_31_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_32_address0" name="input_32_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_32_ce0" name="input_32_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_32_d0" name="input_32_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_32_q0" name="input_32_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_32_we0" name="input_32_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_32_address1" name="input_32_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_32_ce1" name="input_32_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_32_d1" name="input_32_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_32_q1" name="input_32_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_32_we1" name="input_32_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_33_address0" name="input_33_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_33_ce0" name="input_33_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_33_d0" name="input_33_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_33_q0" name="input_33_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_33_we0" name="input_33_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_33_address1" name="input_33_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_33_ce1" name="input_33_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_33_d1" name="input_33_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_33_q1" name="input_33_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_33_we1" name="input_33_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_34_address0" name="input_34_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_34_ce0" name="input_34_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_34_d0" name="input_34_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_34_q0" name="input_34_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_34_we0" name="input_34_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_34_address1" name="input_34_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_34_ce1" name="input_34_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_34_d1" name="input_34_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_34_q1" name="input_34_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_34_we1" name="input_34_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_35_address0" name="input_35_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_35_ce0" name="input_35_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_35_d0" name="input_35_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_35_q0" name="input_35_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_35_we0" name="input_35_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_35_address1" name="input_35_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_35_ce1" name="input_35_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_35_d1" name="input_35_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_35_q1" name="input_35_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_35_we1" name="input_35_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_36_address0" name="input_36_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_36_ce0" name="input_36_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_36_d0" name="input_36_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_36_q0" name="input_36_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_36_we0" name="input_36_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_36_address1" name="input_36_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_36_ce1" name="input_36_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_36_d1" name="input_36_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_36_q1" name="input_36_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_36_we1" name="input_36_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_37_address0" name="input_37_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_37_ce0" name="input_37_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_37_d0" name="input_37_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_37_q0" name="input_37_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_37_we0" name="input_37_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_37_address1" name="input_37_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_37_ce1" name="input_37_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_37_d1" name="input_37_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_37_q1" name="input_37_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_37_we1" name="input_37_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_38_address0" name="input_38_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_38_ce0" name="input_38_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_38_d0" name="input_38_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_38_q0" name="input_38_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_38_we0" name="input_38_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_38_address1" name="input_38_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_38_ce1" name="input_38_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_38_d1" name="input_38_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_38_q1" name="input_38_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_38_we1" name="input_38_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_39_address0" name="input_39_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_39_ce0" name="input_39_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_39_d0" name="input_39_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_39_q0" name="input_39_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_39_we0" name="input_39_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_39_address1" name="input_39_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_39_ce1" name="input_39_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_39_d1" name="input_39_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_39_q1" name="input_39_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_39_we1" name="input_39_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_40_address0" name="input_40_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_40_ce0" name="input_40_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_40_d0" name="input_40_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_40_q0" name="input_40_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_40_we0" name="input_40_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_40_address1" name="input_40_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_40_ce1" name="input_40_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_40_d1" name="input_40_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_40_q1" name="input_40_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_40_we1" name="input_40_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_41_address0" name="input_41_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_41_ce0" name="input_41_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_41_d0" name="input_41_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_41_q0" name="input_41_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_41_we0" name="input_41_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_41_address1" name="input_41_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_41_ce1" name="input_41_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_41_d1" name="input_41_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_41_q1" name="input_41_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_41_we1" name="input_41_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_42_address0" name="input_42_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_42_ce0" name="input_42_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_42_d0" name="input_42_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_42_q0" name="input_42_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_42_we0" name="input_42_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_42_address1" name="input_42_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_42_ce1" name="input_42_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_42_d1" name="input_42_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_42_q1" name="input_42_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_42_we1" name="input_42_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_43_address0" name="input_43_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_43_ce0" name="input_43_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_43_d0" name="input_43_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_43_q0" name="input_43_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_43_we0" name="input_43_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_43_address1" name="input_43_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_43_ce1" name="input_43_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_43_d1" name="input_43_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_43_q1" name="input_43_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_43_we1" name="input_43_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_44_address0" name="input_44_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_44_ce0" name="input_44_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_44_d0" name="input_44_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_44_q0" name="input_44_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_44_we0" name="input_44_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_44_address1" name="input_44_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_44_ce1" name="input_44_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_44_d1" name="input_44_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_44_q1" name="input_44_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_44_we1" name="input_44_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_45_address0" name="input_45_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_45_ce0" name="input_45_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_45_d0" name="input_45_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_45_q0" name="input_45_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_45_we0" name="input_45_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_45_address1" name="input_45_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_45_ce1" name="input_45_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_45_d1" name="input_45_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_45_q1" name="input_45_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_45_we1" name="input_45_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_46_address0" name="input_46_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_46_ce0" name="input_46_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_46_d0" name="input_46_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_46_q0" name="input_46_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_46_we0" name="input_46_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_46_address1" name="input_46_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_46_ce1" name="input_46_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_46_d1" name="input_46_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_46_q1" name="input_46_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_46_we1" name="input_46_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_47_address0" name="input_47_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_47_ce0" name="input_47_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_47_d0" name="input_47_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_47_q0" name="input_47_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_47_we0" name="input_47_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_47_address1" name="input_47_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_47_ce1" name="input_47_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_47_d1" name="input_47_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_47_q1" name="input_47_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_47_we1" name="input_47_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_48_address0" name="input_48_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_48_ce0" name="input_48_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_48_d0" name="input_48_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_48_q0" name="input_48_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_48_we0" name="input_48_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_48_address1" name="input_48_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_48_ce1" name="input_48_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_48_d1" name="input_48_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_48_q1" name="input_48_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_48_we1" name="input_48_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_49_address0" name="input_49_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_49_ce0" name="input_49_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_49_d0" name="input_49_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_49_q0" name="input_49_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_49_we0" name="input_49_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_49_address1" name="input_49_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_49_ce1" name="input_49_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_49_d1" name="input_49_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_49_q1" name="input_49_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_49_we1" name="input_49_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_50_address0" name="input_50_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_50_ce0" name="input_50_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_50_d0" name="input_50_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_50_q0" name="input_50_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_50_we0" name="input_50_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_50_address1" name="input_50_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_50_ce1" name="input_50_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_50_d1" name="input_50_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_50_q1" name="input_50_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_50_we1" name="input_50_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_51_address0" name="input_51_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_51_ce0" name="input_51_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_51_d0" name="input_51_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_51_q0" name="input_51_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_51_we0" name="input_51_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_51_address1" name="input_51_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_51_ce1" name="input_51_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_51_d1" name="input_51_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_51_q1" name="input_51_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_51_we1" name="input_51_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_52_address0" name="input_52_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_52_ce0" name="input_52_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_52_d0" name="input_52_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_52_q0" name="input_52_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_52_we0" name="input_52_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_52_address1" name="input_52_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_52_ce1" name="input_52_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_52_d1" name="input_52_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_52_q1" name="input_52_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_52_we1" name="input_52_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_53_address0" name="input_53_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_53_ce0" name="input_53_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_53_d0" name="input_53_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_53_q0" name="input_53_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_53_we0" name="input_53_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_53_address1" name="input_53_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_53_ce1" name="input_53_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_53_d1" name="input_53_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_53_q1" name="input_53_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_53_we1" name="input_53_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_54_address0" name="input_54_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_54_ce0" name="input_54_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_54_d0" name="input_54_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_54_q0" name="input_54_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_54_we0" name="input_54_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_54_address1" name="input_54_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_54_ce1" name="input_54_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_54_d1" name="input_54_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_54_q1" name="input_54_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_54_we1" name="input_54_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_55_address0" name="input_55_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_55_ce0" name="input_55_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_55_d0" name="input_55_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_55_q0" name="input_55_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_55_we0" name="input_55_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_55_address1" name="input_55_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_55_ce1" name="input_55_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_55_d1" name="input_55_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_55_q1" name="input_55_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_55_we1" name="input_55_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_56_address0" name="input_56_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_56_ce0" name="input_56_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_56_d0" name="input_56_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_56_q0" name="input_56_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_56_we0" name="input_56_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_56_address1" name="input_56_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_56_ce1" name="input_56_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_56_d1" name="input_56_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_56_q1" name="input_56_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_56_we1" name="input_56_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_57_address0" name="input_57_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_57_ce0" name="input_57_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_57_d0" name="input_57_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_57_q0" name="input_57_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_57_we0" name="input_57_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_57_address1" name="input_57_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_57_ce1" name="input_57_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_57_d1" name="input_57_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_57_q1" name="input_57_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_57_we1" name="input_57_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_58_address0" name="input_58_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_58_ce0" name="input_58_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_58_d0" name="input_58_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_58_q0" name="input_58_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_58_we0" name="input_58_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_58_address1" name="input_58_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_58_ce1" name="input_58_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_58_d1" name="input_58_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_58_q1" name="input_58_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_58_we1" name="input_58_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_59_address0" name="input_59_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_59_ce0" name="input_59_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_59_d0" name="input_59_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_59_q0" name="input_59_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_59_we0" name="input_59_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_59_address1" name="input_59_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_59_ce1" name="input_59_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_59_d1" name="input_59_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_59_q1" name="input_59_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_59_we1" name="input_59_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_60_address0" name="input_60_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_60_ce0" name="input_60_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_60_d0" name="input_60_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_60_q0" name="input_60_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_60_we0" name="input_60_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_60_address1" name="input_60_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_60_ce1" name="input_60_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_60_d1" name="input_60_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_60_q1" name="input_60_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_60_we1" name="input_60_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_61_address0" name="input_61_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_61_ce0" name="input_61_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_61_d0" name="input_61_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_61_q0" name="input_61_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_61_we0" name="input_61_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_61_address1" name="input_61_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_61_ce1" name="input_61_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_61_d1" name="input_61_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_61_q1" name="input_61_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_61_we1" name="input_61_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_62_address0" name="input_62_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_62_ce0" name="input_62_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_62_d0" name="input_62_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_62_q0" name="input_62_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_62_we0" name="input_62_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_62_address1" name="input_62_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_62_ce1" name="input_62_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_62_d1" name="input_62_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_62_q1" name="input_62_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_62_we1" name="input_62_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_63_address0" name="input_63_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_63_ce0" name="input_63_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_63_d0" name="input_63_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_63_q0" name="input_63_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_63_we0" name="input_63_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_63_address1" name="input_63_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_63_ce1" name="input_63_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_63_d1" name="input_63_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_63_q1" name="input_63_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_63_we1" name="input_63_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="output_r_address0" name="output_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_r_ce0" name="output_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_d0" name="output_r_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="output_r_q0" name="output_r_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="output_r_we0" name="output_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_address1" name="output_r_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="output_r_ce1" name="output_r_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_d1" name="output_r_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="output_r_q1" name="output_r_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="output_r_we1" name="output_r_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="input_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_4_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_4_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_4_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_4_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_4_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_4_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_4_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_4_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_4_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_5_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_5_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_5_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_5_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_5_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_5_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_5_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_5_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_5_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_6_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_6_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_6_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_6_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_6_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_6_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_6_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_6_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_6_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_7_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_7_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_7_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_7_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_7_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_7_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_7_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_7_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_7_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_8_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_8_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_8_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_8_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_8_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_8_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_8_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_8_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_8_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_8_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_8_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_8_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_8_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_8_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_8_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_9_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_9_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_9_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_9_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_9_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_9_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_9_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_9_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_9_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_9_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_9_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_9_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_9_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_9_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_9_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_10_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_10_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_10_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_10_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_10_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_10_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_10_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_10_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_10_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_10_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_10_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_10_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_10_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_10_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_10_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_11_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_11_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_11_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_11_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_11_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_11_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_11_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_11_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_11_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_11_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_11_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_11_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_11_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_11_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_11_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_12_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_12_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_12_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_12_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_12_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_12_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_12_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_12_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_12_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_12_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_12_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_12_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_12_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_12_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_12_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_13_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_13_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_13_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_13_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_13_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_13_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_13_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_13_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_13_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_13_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_13_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_13_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_13_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_13_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_13_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_14_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_14_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_14_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_14_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_14_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_14_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_14_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_14_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_14_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_14_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_14_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_14_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_14_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_14_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_14_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_14_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_14_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_14_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_15_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_15_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_15_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_15_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_15_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_15_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_15_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_15_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_15_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_15_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_15_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_15_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_15_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_15_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_15_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_15_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_15_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_15_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_16_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_16_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_16_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_16_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_16_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_16_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_16_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_16_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_16_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_16_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_16_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_16_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_16_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_16_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_16_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_16_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_16_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_16_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_17_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_17_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_17_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_17_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_17_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_17_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_17_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_17_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_17_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_17_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_17_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_17_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_17_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_17_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_17_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_17_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_17_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_17_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_18_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_18_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_18_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_18_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_18_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_18_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_18_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_18_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_18_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_18_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_18_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_18_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_18_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_18_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_18_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_18_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_18_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_18_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_19_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_19_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_19_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_19_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_19_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_19_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_19_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_19_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_19_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_19_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_19_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_19_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_19_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_19_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_19_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_19_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_19_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_19_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_20_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_20_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_20_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_20_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_20_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_20_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_20_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_20_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_20_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_20_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_20_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_20_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_20_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_20_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_20_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_20_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_20_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_20_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_21_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_21_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_21_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_21_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_21_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_21_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_21_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_21_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_21_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_21_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_21_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_21_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_21_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_21_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_21_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_21_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_21_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_21_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_22_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_22_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_22_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_22_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_22_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_22_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_22_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_22_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_22_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_22_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_22_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_22_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_22_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_22_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_22_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_22_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_22_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_22_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_23_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_23_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_23_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_23_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_23_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_23_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_23_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_23_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_23_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_23_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_23_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_23_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_23_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_23_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_23_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_23_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_23_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_23_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_24_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_24_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_24_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_24_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_24_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_24_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_24_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_24_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_24_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_24_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_24_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_24_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_24_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_24_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_24_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_24_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_24_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_24_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_25_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_25_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_25_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_25_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_25_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_25_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_25_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_25_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_25_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_25_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_25_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_25_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_25_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_25_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_25_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_25_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_25_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_25_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_26_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_26_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_26_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_26_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_26_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_26_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_26_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_26_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_26_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_26_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_26_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_26_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_26_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_26_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_26_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_26_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_26_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_26_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_27_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_27_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_27_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_27_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_27_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_27_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_27_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_27_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_27_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_27_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_27_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_27_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_27_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_27_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_27_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_27_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_27_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_27_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_28_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_28_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_28_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_28_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_28_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_28_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_28_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_28_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_28_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_28_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_28_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_28_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_28_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_28_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_28_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_28_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_28_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_28_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_29_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_29_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_29_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_29_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_29_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_29_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_29_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_29_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_29_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_29_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_29_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_29_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_29_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_29_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_29_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_29_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_29_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_29_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_30_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_30_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_30_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_30_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_30_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_30_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_30_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_30_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_30_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_30_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_30_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_30_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_30_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_30_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_30_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_30_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_30_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_30_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_31_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_31_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_31_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_31_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_31_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_31_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_31_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_31_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_31_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_31_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_31_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_31_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_31_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_31_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_31_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_31_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_31_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_31_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_32_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_32_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_32_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_32_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_32_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_32_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_32_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_32_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_32_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_32_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_32_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_32_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_32_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_32_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_32_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_32_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_32_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_32_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_33_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_33_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_33_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_33_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_33_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_33_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_33_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_33_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_33_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_33_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_33_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_33_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_33_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_33_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_33_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_33_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_33_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_33_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_34_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_34_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_34_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_34_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_34_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_34_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_34_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_34_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_34_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_34_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_34_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_34_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_34_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_34_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_34_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_34_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_34_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_34_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_35_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_35_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_35_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_35_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_35_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_35_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_35_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_35_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_35_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_35_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_35_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_35_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_35_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_35_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_35_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_35_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_35_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_35_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_36_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_36_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_36_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_36_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_36_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_36_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_36_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_36_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_36_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_36_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_36_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_36_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_36_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_36_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_36_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_36_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_36_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_36_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_37_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_37_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_37_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_37_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_37_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_37_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_37_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_37_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_37_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_37_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_37_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_37_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_37_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_37_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_37_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_37_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_37_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_37_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_38_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_38_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_38_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_38_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_38_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_38_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_38_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_38_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_38_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_38_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_38_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_38_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_38_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_38_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_38_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_38_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_38_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_38_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_39_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_39_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_39_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_39_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_39_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_39_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_39_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_39_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_39_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_39_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_39_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_39_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_39_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_39_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_39_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_39_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_39_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_39_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_40_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_40_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_40_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_40_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_40_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_40_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_40_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_40_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_40_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_40_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_40_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_40_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_40_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_40_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_40_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_40_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_40_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_40_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_41_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_41_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_41_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_41_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_41_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_41_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_41_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_41_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_41_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_41_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_41_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_41_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_41_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_41_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_41_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_41_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_41_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_41_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_42_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_42_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_42_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_42_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_42_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_42_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_42_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_42_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_42_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_42_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_42_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_42_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_42_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_42_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_42_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_42_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_42_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_42_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_43_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_43_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_43_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_43_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_43_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_43_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_43_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_43_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_43_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_43_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_43_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_43_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_43_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_43_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_43_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_43_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_43_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_43_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_44_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_44_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_44_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_44_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_44_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_44_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_44_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_44_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_44_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_44_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_44_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_44_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_44_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_44_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_44_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_44_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_44_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_44_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_45_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_45_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_45_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_45_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_45_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_45_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_45_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_45_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_45_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_45_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_45_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_45_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_45_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_45_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_45_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_45_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_45_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_45_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_46_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_46_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_46_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_46_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_46_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_46_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_46_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_46_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_46_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_46_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_46_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_46_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_46_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_46_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_46_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_46_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_46_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_46_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_47_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_47_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_47_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_47_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_47_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_47_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_47_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_47_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_47_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_47_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_47_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_47_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_47_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_47_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_47_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_47_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_47_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_47_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_48_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_48_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_48_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_48_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_48_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_48_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_48_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_48_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_48_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_48_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_48_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_48_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_48_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_48_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_48_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_48_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_48_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_48_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_49_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_49_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_49_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_49_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_49_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_49_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_49_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_49_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_49_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_49_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_49_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_49_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_49_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_49_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_49_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_49_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_49_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_49_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_50_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_50_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_50_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_50_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_50_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_50_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_50_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_50_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_50_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_50_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_50_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_50_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_50_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_50_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_50_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_50_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_50_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_50_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_51_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_51_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_51_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_51_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_51_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_51_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_51_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_51_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_51_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_51_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_51_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_51_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_51_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_51_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_51_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_51_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_51_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_51_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_52_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_52_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_52_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_52_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_52_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_52_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_52_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_52_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_52_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_52_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_52_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_52_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_52_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_52_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_52_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_52_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_52_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_52_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_53_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_53_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_53_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_53_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_53_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_53_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_53_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_53_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_53_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_53_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_53_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_53_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_53_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_53_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_53_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_53_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_53_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_53_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_54_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_54_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_54_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_54_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_54_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_54_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_54_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_54_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_54_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_54_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_54_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_54_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_54_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_54_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_54_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_54_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_54_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_54_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_55_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_55_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_55_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_55_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_55_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_55_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_55_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_55_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_55_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_55_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_55_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_55_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_55_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_55_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_55_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_55_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_55_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_55_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_56_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_56_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_56_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_56_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_56_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_56_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_56_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_56_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_56_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_56_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_56_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_56_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_56_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_56_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_56_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_56_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_56_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_56_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_57_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_57_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_57_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_57_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_57_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_57_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_57_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_57_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_57_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_57_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_57_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_57_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_57_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_57_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_57_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_57_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_57_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_57_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_58_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_58_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_58_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_58_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_58_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_58_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_58_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_58_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_58_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_58_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_58_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_58_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_58_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_58_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_58_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_58_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_58_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_58_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_59_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_59_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_59_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_59_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_59_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_59_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_59_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_59_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_59_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_59_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_59_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_59_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_59_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_59_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_59_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_59_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_59_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_59_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_60_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_60_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_60_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_60_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_60_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_60_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_60_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_60_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_60_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_60_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_60_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_60_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_60_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_60_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_60_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_60_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_60_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_60_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_61_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_61_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_61_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_61_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_61_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_61_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_61_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_61_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_61_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_61_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_61_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_61_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_61_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_61_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_61_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_61_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_61_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_61_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_62_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_62_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_62_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_62_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_62_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_62_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_62_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_62_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_62_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_62_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_62_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_62_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_62_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_62_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_62_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_62_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_62_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_62_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_63_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_63_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_63_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_63_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_63_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_63_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_63_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_63_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_63_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_63_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="input_63_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_63_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_63_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_63_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_63_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_63_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_63_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_63_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="20">
            <portMaps>
                <portMap portMapName="output_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="20">
            <portMaps>
                <portMap portMapName="output_r_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_r_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_r_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="input_0_address0">14, , </column>
                    <column name="input_0_address1">14, , </column>
                    <column name="input_0_d0">32, , </column>
                    <column name="input_0_d1">32, , </column>
                    <column name="input_0_q0">32, , </column>
                    <column name="input_0_q1">32, , </column>
                    <column name="input_10_address0">14, , </column>
                    <column name="input_10_address1">14, , </column>
                    <column name="input_10_d0">32, , </column>
                    <column name="input_10_d1">32, , </column>
                    <column name="input_10_q0">32, , </column>
                    <column name="input_10_q1">32, , </column>
                    <column name="input_11_address0">14, , </column>
                    <column name="input_11_address1">14, , </column>
                    <column name="input_11_d0">32, , </column>
                    <column name="input_11_d1">32, , </column>
                    <column name="input_11_q0">32, , </column>
                    <column name="input_11_q1">32, , </column>
                    <column name="input_12_address0">14, , </column>
                    <column name="input_12_address1">14, , </column>
                    <column name="input_12_d0">32, , </column>
                    <column name="input_12_d1">32, , </column>
                    <column name="input_12_q0">32, , </column>
                    <column name="input_12_q1">32, , </column>
                    <column name="input_13_address0">14, , </column>
                    <column name="input_13_address1">14, , </column>
                    <column name="input_13_d0">32, , </column>
                    <column name="input_13_d1">32, , </column>
                    <column name="input_13_q0">32, , </column>
                    <column name="input_13_q1">32, , </column>
                    <column name="input_14_address0">14, , </column>
                    <column name="input_14_address1">14, , </column>
                    <column name="input_14_d0">32, , </column>
                    <column name="input_14_d1">32, , </column>
                    <column name="input_14_q0">32, , </column>
                    <column name="input_14_q1">32, , </column>
                    <column name="input_15_address0">14, , </column>
                    <column name="input_15_address1">14, , </column>
                    <column name="input_15_d0">32, , </column>
                    <column name="input_15_d1">32, , </column>
                    <column name="input_15_q0">32, , </column>
                    <column name="input_15_q1">32, , </column>
                    <column name="input_16_address0">14, , </column>
                    <column name="input_16_address1">14, , </column>
                    <column name="input_16_d0">32, , </column>
                    <column name="input_16_d1">32, , </column>
                    <column name="input_16_q0">32, , </column>
                    <column name="input_16_q1">32, , </column>
                    <column name="input_17_address0">14, , </column>
                    <column name="input_17_address1">14, , </column>
                    <column name="input_17_d0">32, , </column>
                    <column name="input_17_d1">32, , </column>
                    <column name="input_17_q0">32, , </column>
                    <column name="input_17_q1">32, , </column>
                    <column name="input_18_address0">14, , </column>
                    <column name="input_18_address1">14, , </column>
                    <column name="input_18_d0">32, , </column>
                    <column name="input_18_d1">32, , </column>
                    <column name="input_18_q0">32, , </column>
                    <column name="input_18_q1">32, , </column>
                    <column name="input_19_address0">14, , </column>
                    <column name="input_19_address1">14, , </column>
                    <column name="input_19_d0">32, , </column>
                    <column name="input_19_d1">32, , </column>
                    <column name="input_19_q0">32, , </column>
                    <column name="input_19_q1">32, , </column>
                    <column name="input_1_address0">14, , </column>
                    <column name="input_1_address1">14, , </column>
                    <column name="input_1_d0">32, , </column>
                    <column name="input_1_d1">32, , </column>
                    <column name="input_1_q0">32, , </column>
                    <column name="input_1_q1">32, , </column>
                    <column name="input_20_address0">14, , </column>
                    <column name="input_20_address1">14, , </column>
                    <column name="input_20_d0">32, , </column>
                    <column name="input_20_d1">32, , </column>
                    <column name="input_20_q0">32, , </column>
                    <column name="input_20_q1">32, , </column>
                    <column name="input_21_address0">14, , </column>
                    <column name="input_21_address1">14, , </column>
                    <column name="input_21_d0">32, , </column>
                    <column name="input_21_d1">32, , </column>
                    <column name="input_21_q0">32, , </column>
                    <column name="input_21_q1">32, , </column>
                    <column name="input_22_address0">14, , </column>
                    <column name="input_22_address1">14, , </column>
                    <column name="input_22_d0">32, , </column>
                    <column name="input_22_d1">32, , </column>
                    <column name="input_22_q0">32, , </column>
                    <column name="input_22_q1">32, , </column>
                    <column name="input_23_address0">14, , </column>
                    <column name="input_23_address1">14, , </column>
                    <column name="input_23_d0">32, , </column>
                    <column name="input_23_d1">32, , </column>
                    <column name="input_23_q0">32, , </column>
                    <column name="input_23_q1">32, , </column>
                    <column name="input_24_address0">14, , </column>
                    <column name="input_24_address1">14, , </column>
                    <column name="input_24_d0">32, , </column>
                    <column name="input_24_d1">32, , </column>
                    <column name="input_24_q0">32, , </column>
                    <column name="input_24_q1">32, , </column>
                    <column name="input_25_address0">14, , </column>
                    <column name="input_25_address1">14, , </column>
                    <column name="input_25_d0">32, , </column>
                    <column name="input_25_d1">32, , </column>
                    <column name="input_25_q0">32, , </column>
                    <column name="input_25_q1">32, , </column>
                    <column name="input_26_address0">14, , </column>
                    <column name="input_26_address1">14, , </column>
                    <column name="input_26_d0">32, , </column>
                    <column name="input_26_d1">32, , </column>
                    <column name="input_26_q0">32, , </column>
                    <column name="input_26_q1">32, , </column>
                    <column name="input_27_address0">14, , </column>
                    <column name="input_27_address1">14, , </column>
                    <column name="input_27_d0">32, , </column>
                    <column name="input_27_d1">32, , </column>
                    <column name="input_27_q0">32, , </column>
                    <column name="input_27_q1">32, , </column>
                    <column name="input_28_address0">14, , </column>
                    <column name="input_28_address1">14, , </column>
                    <column name="input_28_d0">32, , </column>
                    <column name="input_28_d1">32, , </column>
                    <column name="input_28_q0">32, , </column>
                    <column name="input_28_q1">32, , </column>
                    <column name="input_29_address0">14, , </column>
                    <column name="input_29_address1">14, , </column>
                    <column name="input_29_d0">32, , </column>
                    <column name="input_29_d1">32, , </column>
                    <column name="input_29_q0">32, , </column>
                    <column name="input_29_q1">32, , </column>
                    <column name="input_2_address0">14, , </column>
                    <column name="input_2_address1">14, , </column>
                    <column name="input_2_d0">32, , </column>
                    <column name="input_2_d1">32, , </column>
                    <column name="input_2_q0">32, , </column>
                    <column name="input_2_q1">32, , </column>
                    <column name="input_30_address0">14, , </column>
                    <column name="input_30_address1">14, , </column>
                    <column name="input_30_d0">32, , </column>
                    <column name="input_30_d1">32, , </column>
                    <column name="input_30_q0">32, , </column>
                    <column name="input_30_q1">32, , </column>
                    <column name="input_31_address0">14, , </column>
                    <column name="input_31_address1">14, , </column>
                    <column name="input_31_d0">32, , </column>
                    <column name="input_31_d1">32, , </column>
                    <column name="input_31_q0">32, , </column>
                    <column name="input_31_q1">32, , </column>
                    <column name="input_32_address0">14, , </column>
                    <column name="input_32_address1">14, , </column>
                    <column name="input_32_d0">32, , </column>
                    <column name="input_32_d1">32, , </column>
                    <column name="input_32_q0">32, , </column>
                    <column name="input_32_q1">32, , </column>
                    <column name="input_33_address0">14, , </column>
                    <column name="input_33_address1">14, , </column>
                    <column name="input_33_d0">32, , </column>
                    <column name="input_33_d1">32, , </column>
                    <column name="input_33_q0">32, , </column>
                    <column name="input_33_q1">32, , </column>
                    <column name="input_34_address0">14, , </column>
                    <column name="input_34_address1">14, , </column>
                    <column name="input_34_d0">32, , </column>
                    <column name="input_34_d1">32, , </column>
                    <column name="input_34_q0">32, , </column>
                    <column name="input_34_q1">32, , </column>
                    <column name="input_35_address0">14, , </column>
                    <column name="input_35_address1">14, , </column>
                    <column name="input_35_d0">32, , </column>
                    <column name="input_35_d1">32, , </column>
                    <column name="input_35_q0">32, , </column>
                    <column name="input_35_q1">32, , </column>
                    <column name="input_36_address0">14, , </column>
                    <column name="input_36_address1">14, , </column>
                    <column name="input_36_d0">32, , </column>
                    <column name="input_36_d1">32, , </column>
                    <column name="input_36_q0">32, , </column>
                    <column name="input_36_q1">32, , </column>
                    <column name="input_37_address0">14, , </column>
                    <column name="input_37_address1">14, , </column>
                    <column name="input_37_d0">32, , </column>
                    <column name="input_37_d1">32, , </column>
                    <column name="input_37_q0">32, , </column>
                    <column name="input_37_q1">32, , </column>
                    <column name="input_38_address0">14, , </column>
                    <column name="input_38_address1">14, , </column>
                    <column name="input_38_d0">32, , </column>
                    <column name="input_38_d1">32, , </column>
                    <column name="input_38_q0">32, , </column>
                    <column name="input_38_q1">32, , </column>
                    <column name="input_39_address0">14, , </column>
                    <column name="input_39_address1">14, , </column>
                    <column name="input_39_d0">32, , </column>
                    <column name="input_39_d1">32, , </column>
                    <column name="input_39_q0">32, , </column>
                    <column name="input_39_q1">32, , </column>
                    <column name="input_3_address0">14, , </column>
                    <column name="input_3_address1">14, , </column>
                    <column name="input_3_d0">32, , </column>
                    <column name="input_3_d1">32, , </column>
                    <column name="input_3_q0">32, , </column>
                    <column name="input_3_q1">32, , </column>
                    <column name="input_40_address0">14, , </column>
                    <column name="input_40_address1">14, , </column>
                    <column name="input_40_d0">32, , </column>
                    <column name="input_40_d1">32, , </column>
                    <column name="input_40_q0">32, , </column>
                    <column name="input_40_q1">32, , </column>
                    <column name="input_41_address0">14, , </column>
                    <column name="input_41_address1">14, , </column>
                    <column name="input_41_d0">32, , </column>
                    <column name="input_41_d1">32, , </column>
                    <column name="input_41_q0">32, , </column>
                    <column name="input_41_q1">32, , </column>
                    <column name="input_42_address0">14, , </column>
                    <column name="input_42_address1">14, , </column>
                    <column name="input_42_d0">32, , </column>
                    <column name="input_42_d1">32, , </column>
                    <column name="input_42_q0">32, , </column>
                    <column name="input_42_q1">32, , </column>
                    <column name="input_43_address0">14, , </column>
                    <column name="input_43_address1">14, , </column>
                    <column name="input_43_d0">32, , </column>
                    <column name="input_43_d1">32, , </column>
                    <column name="input_43_q0">32, , </column>
                    <column name="input_43_q1">32, , </column>
                    <column name="input_44_address0">14, , </column>
                    <column name="input_44_address1">14, , </column>
                    <column name="input_44_d0">32, , </column>
                    <column name="input_44_d1">32, , </column>
                    <column name="input_44_q0">32, , </column>
                    <column name="input_44_q1">32, , </column>
                    <column name="input_45_address0">14, , </column>
                    <column name="input_45_address1">14, , </column>
                    <column name="input_45_d0">32, , </column>
                    <column name="input_45_d1">32, , </column>
                    <column name="input_45_q0">32, , </column>
                    <column name="input_45_q1">32, , </column>
                    <column name="input_46_address0">14, , </column>
                    <column name="input_46_address1">14, , </column>
                    <column name="input_46_d0">32, , </column>
                    <column name="input_46_d1">32, , </column>
                    <column name="input_46_q0">32, , </column>
                    <column name="input_46_q1">32, , </column>
                    <column name="input_47_address0">14, , </column>
                    <column name="input_47_address1">14, , </column>
                    <column name="input_47_d0">32, , </column>
                    <column name="input_47_d1">32, , </column>
                    <column name="input_47_q0">32, , </column>
                    <column name="input_47_q1">32, , </column>
                    <column name="input_48_address0">14, , </column>
                    <column name="input_48_address1">14, , </column>
                    <column name="input_48_d0">32, , </column>
                    <column name="input_48_d1">32, , </column>
                    <column name="input_48_q0">32, , </column>
                    <column name="input_48_q1">32, , </column>
                    <column name="input_49_address0">14, , </column>
                    <column name="input_49_address1">14, , </column>
                    <column name="input_49_d0">32, , </column>
                    <column name="input_49_d1">32, , </column>
                    <column name="input_49_q0">32, , </column>
                    <column name="input_49_q1">32, , </column>
                    <column name="input_4_address0">14, , </column>
                    <column name="input_4_address1">14, , </column>
                    <column name="input_4_d0">32, , </column>
                    <column name="input_4_d1">32, , </column>
                    <column name="input_4_q0">32, , </column>
                    <column name="input_4_q1">32, , </column>
                    <column name="input_50_address0">14, , </column>
                    <column name="input_50_address1">14, , </column>
                    <column name="input_50_d0">32, , </column>
                    <column name="input_50_d1">32, , </column>
                    <column name="input_50_q0">32, , </column>
                    <column name="input_50_q1">32, , </column>
                    <column name="input_51_address0">14, , </column>
                    <column name="input_51_address1">14, , </column>
                    <column name="input_51_d0">32, , </column>
                    <column name="input_51_d1">32, , </column>
                    <column name="input_51_q0">32, , </column>
                    <column name="input_51_q1">32, , </column>
                    <column name="input_52_address0">14, , </column>
                    <column name="input_52_address1">14, , </column>
                    <column name="input_52_d0">32, , </column>
                    <column name="input_52_d1">32, , </column>
                    <column name="input_52_q0">32, , </column>
                    <column name="input_52_q1">32, , </column>
                    <column name="input_53_address0">14, , </column>
                    <column name="input_53_address1">14, , </column>
                    <column name="input_53_d0">32, , </column>
                    <column name="input_53_d1">32, , </column>
                    <column name="input_53_q0">32, , </column>
                    <column name="input_53_q1">32, , </column>
                    <column name="input_54_address0">14, , </column>
                    <column name="input_54_address1">14, , </column>
                    <column name="input_54_d0">32, , </column>
                    <column name="input_54_d1">32, , </column>
                    <column name="input_54_q0">32, , </column>
                    <column name="input_54_q1">32, , </column>
                    <column name="input_55_address0">14, , </column>
                    <column name="input_55_address1">14, , </column>
                    <column name="input_55_d0">32, , </column>
                    <column name="input_55_d1">32, , </column>
                    <column name="input_55_q0">32, , </column>
                    <column name="input_55_q1">32, , </column>
                    <column name="input_56_address0">14, , </column>
                    <column name="input_56_address1">14, , </column>
                    <column name="input_56_d0">32, , </column>
                    <column name="input_56_d1">32, , </column>
                    <column name="input_56_q0">32, , </column>
                    <column name="input_56_q1">32, , </column>
                    <column name="input_57_address0">14, , </column>
                    <column name="input_57_address1">14, , </column>
                    <column name="input_57_d0">32, , </column>
                    <column name="input_57_d1">32, , </column>
                    <column name="input_57_q0">32, , </column>
                    <column name="input_57_q1">32, , </column>
                    <column name="input_58_address0">14, , </column>
                    <column name="input_58_address1">14, , </column>
                    <column name="input_58_d0">32, , </column>
                    <column name="input_58_d1">32, , </column>
                    <column name="input_58_q0">32, , </column>
                    <column name="input_58_q1">32, , </column>
                    <column name="input_59_address0">14, , </column>
                    <column name="input_59_address1">14, , </column>
                    <column name="input_59_d0">32, , </column>
                    <column name="input_59_d1">32, , </column>
                    <column name="input_59_q0">32, , </column>
                    <column name="input_59_q1">32, , </column>
                    <column name="input_5_address0">14, , </column>
                    <column name="input_5_address1">14, , </column>
                    <column name="input_5_d0">32, , </column>
                    <column name="input_5_d1">32, , </column>
                    <column name="input_5_q0">32, , </column>
                    <column name="input_5_q1">32, , </column>
                    <column name="input_60_address0">14, , </column>
                    <column name="input_60_address1">14, , </column>
                    <column name="input_60_d0">32, , </column>
                    <column name="input_60_d1">32, , </column>
                    <column name="input_60_q0">32, , </column>
                    <column name="input_60_q1">32, , </column>
                    <column name="input_61_address0">14, , </column>
                    <column name="input_61_address1">14, , </column>
                    <column name="input_61_d0">32, , </column>
                    <column name="input_61_d1">32, , </column>
                    <column name="input_61_q0">32, , </column>
                    <column name="input_61_q1">32, , </column>
                    <column name="input_62_address0">14, , </column>
                    <column name="input_62_address1">14, , </column>
                    <column name="input_62_d0">32, , </column>
                    <column name="input_62_d1">32, , </column>
                    <column name="input_62_q0">32, , </column>
                    <column name="input_62_q1">32, , </column>
                    <column name="input_63_address0">14, , </column>
                    <column name="input_63_address1">14, , </column>
                    <column name="input_63_d0">32, , </column>
                    <column name="input_63_d1">32, , </column>
                    <column name="input_63_q0">32, , </column>
                    <column name="input_63_q1">32, , </column>
                    <column name="input_6_address0">14, , </column>
                    <column name="input_6_address1">14, , </column>
                    <column name="input_6_d0">32, , </column>
                    <column name="input_6_d1">32, , </column>
                    <column name="input_6_q0">32, , </column>
                    <column name="input_6_q1">32, , </column>
                    <column name="input_7_address0">14, , </column>
                    <column name="input_7_address1">14, , </column>
                    <column name="input_7_d0">32, , </column>
                    <column name="input_7_d1">32, , </column>
                    <column name="input_7_q0">32, , </column>
                    <column name="input_7_q1">32, , </column>
                    <column name="input_8_address0">14, , </column>
                    <column name="input_8_address1">14, , </column>
                    <column name="input_8_d0">32, , </column>
                    <column name="input_8_d1">32, , </column>
                    <column name="input_8_q0">32, , </column>
                    <column name="input_8_q1">32, , </column>
                    <column name="input_9_address0">14, , </column>
                    <column name="input_9_address1">14, , </column>
                    <column name="input_9_d0">32, , </column>
                    <column name="input_9_d1">32, , </column>
                    <column name="input_9_q0">32, , </column>
                    <column name="input_9_q1">32, , </column>
                    <column name="output_r_address0">20, , </column>
                    <column name="output_r_address1">20, , </column>
                    <column name="output_r_d0">32, , </column>
                    <column name="output_r_d1">32, , </column>
                    <column name="output_r_q0">32, , </column>
                    <column name="output_r_q1">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, int*</column>
                    <column name="output">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="input">input_0_address0, port, offset, </column>
                    <column name="input">input_0_ce0, port, , </column>
                    <column name="input">input_0_d0, port, , </column>
                    <column name="input">input_0_q0, port, , </column>
                    <column name="input">input_0_we0, port, , </column>
                    <column name="input">input_0_address1, port, offset, </column>
                    <column name="input">input_0_ce1, port, , </column>
                    <column name="input">input_0_d1, port, , </column>
                    <column name="input">input_0_q1, port, , </column>
                    <column name="input">input_0_we1, port, , </column>
                    <column name="input">input_1_address0, port, offset, </column>
                    <column name="input">input_1_ce0, port, , </column>
                    <column name="input">input_1_d0, port, , </column>
                    <column name="input">input_1_q0, port, , </column>
                    <column name="input">input_1_we0, port, , </column>
                    <column name="input">input_1_address1, port, offset, </column>
                    <column name="input">input_1_ce1, port, , </column>
                    <column name="input">input_1_d1, port, , </column>
                    <column name="input">input_1_q1, port, , </column>
                    <column name="input">input_1_we1, port, , </column>
                    <column name="input">input_2_address0, port, offset, </column>
                    <column name="input">input_2_ce0, port, , </column>
                    <column name="input">input_2_d0, port, , </column>
                    <column name="input">input_2_q0, port, , </column>
                    <column name="input">input_2_we0, port, , </column>
                    <column name="input">input_2_address1, port, offset, </column>
                    <column name="input">input_2_ce1, port, , </column>
                    <column name="input">input_2_d1, port, , </column>
                    <column name="input">input_2_q1, port, , </column>
                    <column name="input">input_2_we1, port, , </column>
                    <column name="input">input_3_address0, port, offset, </column>
                    <column name="input">input_3_ce0, port, , </column>
                    <column name="input">input_3_d0, port, , </column>
                    <column name="input">input_3_q0, port, , </column>
                    <column name="input">input_3_we0, port, , </column>
                    <column name="input">input_3_address1, port, offset, </column>
                    <column name="input">input_3_ce1, port, , </column>
                    <column name="input">input_3_d1, port, , </column>
                    <column name="input">input_3_q1, port, , </column>
                    <column name="input">input_3_we1, port, , </column>
                    <column name="input">input_4_address0, port, offset, </column>
                    <column name="input">input_4_ce0, port, , </column>
                    <column name="input">input_4_d0, port, , </column>
                    <column name="input">input_4_q0, port, , </column>
                    <column name="input">input_4_we0, port, , </column>
                    <column name="input">input_4_address1, port, offset, </column>
                    <column name="input">input_4_ce1, port, , </column>
                    <column name="input">input_4_d1, port, , </column>
                    <column name="input">input_4_q1, port, , </column>
                    <column name="input">input_4_we1, port, , </column>
                    <column name="input">input_5_address0, port, offset, </column>
                    <column name="input">input_5_ce0, port, , </column>
                    <column name="input">input_5_d0, port, , </column>
                    <column name="input">input_5_q0, port, , </column>
                    <column name="input">input_5_we0, port, , </column>
                    <column name="input">input_5_address1, port, offset, </column>
                    <column name="input">input_5_ce1, port, , </column>
                    <column name="input">input_5_d1, port, , </column>
                    <column name="input">input_5_q1, port, , </column>
                    <column name="input">input_5_we1, port, , </column>
                    <column name="input">input_6_address0, port, offset, </column>
                    <column name="input">input_6_ce0, port, , </column>
                    <column name="input">input_6_d0, port, , </column>
                    <column name="input">input_6_q0, port, , </column>
                    <column name="input">input_6_we0, port, , </column>
                    <column name="input">input_6_address1, port, offset, </column>
                    <column name="input">input_6_ce1, port, , </column>
                    <column name="input">input_6_d1, port, , </column>
                    <column name="input">input_6_q1, port, , </column>
                    <column name="input">input_6_we1, port, , </column>
                    <column name="input">input_7_address0, port, offset, </column>
                    <column name="input">input_7_ce0, port, , </column>
                    <column name="input">input_7_d0, port, , </column>
                    <column name="input">input_7_q0, port, , </column>
                    <column name="input">input_7_we0, port, , </column>
                    <column name="input">input_7_address1, port, offset, </column>
                    <column name="input">input_7_ce1, port, , </column>
                    <column name="input">input_7_d1, port, , </column>
                    <column name="input">input_7_q1, port, , </column>
                    <column name="input">input_7_we1, port, , </column>
                    <column name="input">input_8_address0, port, offset, </column>
                    <column name="input">input_8_ce0, port, , </column>
                    <column name="input">input_8_d0, port, , </column>
                    <column name="input">input_8_q0, port, , </column>
                    <column name="input">input_8_we0, port, , </column>
                    <column name="input">input_8_address1, port, offset, </column>
                    <column name="input">input_8_ce1, port, , </column>
                    <column name="input">input_8_d1, port, , </column>
                    <column name="input">input_8_q1, port, , </column>
                    <column name="input">input_8_we1, port, , </column>
                    <column name="input">input_9_address0, port, offset, </column>
                    <column name="input">input_9_ce0, port, , </column>
                    <column name="input">input_9_d0, port, , </column>
                    <column name="input">input_9_q0, port, , </column>
                    <column name="input">input_9_we0, port, , </column>
                    <column name="input">input_9_address1, port, offset, </column>
                    <column name="input">input_9_ce1, port, , </column>
                    <column name="input">input_9_d1, port, , </column>
                    <column name="input">input_9_q1, port, , </column>
                    <column name="input">input_9_we1, port, , </column>
                    <column name="input">input_10_address0, port, offset, </column>
                    <column name="input">input_10_ce0, port, , </column>
                    <column name="input">input_10_d0, port, , </column>
                    <column name="input">input_10_q0, port, , </column>
                    <column name="input">input_10_we0, port, , </column>
                    <column name="input">input_10_address1, port, offset, </column>
                    <column name="input">input_10_ce1, port, , </column>
                    <column name="input">input_10_d1, port, , </column>
                    <column name="input">input_10_q1, port, , </column>
                    <column name="input">input_10_we1, port, , </column>
                    <column name="input">input_11_address0, port, offset, </column>
                    <column name="input">input_11_ce0, port, , </column>
                    <column name="input">input_11_d0, port, , </column>
                    <column name="input">input_11_q0, port, , </column>
                    <column name="input">input_11_we0, port, , </column>
                    <column name="input">input_11_address1, port, offset, </column>
                    <column name="input">input_11_ce1, port, , </column>
                    <column name="input">input_11_d1, port, , </column>
                    <column name="input">input_11_q1, port, , </column>
                    <column name="input">input_11_we1, port, , </column>
                    <column name="input">input_12_address0, port, offset, </column>
                    <column name="input">input_12_ce0, port, , </column>
                    <column name="input">input_12_d0, port, , </column>
                    <column name="input">input_12_q0, port, , </column>
                    <column name="input">input_12_we0, port, , </column>
                    <column name="input">input_12_address1, port, offset, </column>
                    <column name="input">input_12_ce1, port, , </column>
                    <column name="input">input_12_d1, port, , </column>
                    <column name="input">input_12_q1, port, , </column>
                    <column name="input">input_12_we1, port, , </column>
                    <column name="input">input_13_address0, port, offset, </column>
                    <column name="input">input_13_ce0, port, , </column>
                    <column name="input">input_13_d0, port, , </column>
                    <column name="input">input_13_q0, port, , </column>
                    <column name="input">input_13_we0, port, , </column>
                    <column name="input">input_13_address1, port, offset, </column>
                    <column name="input">input_13_ce1, port, , </column>
                    <column name="input">input_13_d1, port, , </column>
                    <column name="input">input_13_q1, port, , </column>
                    <column name="input">input_13_we1, port, , </column>
                    <column name="input">input_14_address0, port, offset, </column>
                    <column name="input">input_14_ce0, port, , </column>
                    <column name="input">input_14_d0, port, , </column>
                    <column name="input">input_14_q0, port, , </column>
                    <column name="input">input_14_we0, port, , </column>
                    <column name="input">input_14_address1, port, offset, </column>
                    <column name="input">input_14_ce1, port, , </column>
                    <column name="input">input_14_d1, port, , </column>
                    <column name="input">input_14_q1, port, , </column>
                    <column name="input">input_14_we1, port, , </column>
                    <column name="input">input_15_address0, port, offset, </column>
                    <column name="input">input_15_ce0, port, , </column>
                    <column name="input">input_15_d0, port, , </column>
                    <column name="input">input_15_q0, port, , </column>
                    <column name="input">input_15_we0, port, , </column>
                    <column name="input">input_15_address1, port, offset, </column>
                    <column name="input">input_15_ce1, port, , </column>
                    <column name="input">input_15_d1, port, , </column>
                    <column name="input">input_15_q1, port, , </column>
                    <column name="input">input_15_we1, port, , </column>
                    <column name="input">input_16_address0, port, offset, </column>
                    <column name="input">input_16_ce0, port, , </column>
                    <column name="input">input_16_d0, port, , </column>
                    <column name="input">input_16_q0, port, , </column>
                    <column name="input">input_16_we0, port, , </column>
                    <column name="input">input_16_address1, port, offset, </column>
                    <column name="input">input_16_ce1, port, , </column>
                    <column name="input">input_16_d1, port, , </column>
                    <column name="input">input_16_q1, port, , </column>
                    <column name="input">input_16_we1, port, , </column>
                    <column name="input">input_17_address0, port, offset, </column>
                    <column name="input">input_17_ce0, port, , </column>
                    <column name="input">input_17_d0, port, , </column>
                    <column name="input">input_17_q0, port, , </column>
                    <column name="input">input_17_we0, port, , </column>
                    <column name="input">input_17_address1, port, offset, </column>
                    <column name="input">input_17_ce1, port, , </column>
                    <column name="input">input_17_d1, port, , </column>
                    <column name="input">input_17_q1, port, , </column>
                    <column name="input">input_17_we1, port, , </column>
                    <column name="input">input_18_address0, port, offset, </column>
                    <column name="input">input_18_ce0, port, , </column>
                    <column name="input">input_18_d0, port, , </column>
                    <column name="input">input_18_q0, port, , </column>
                    <column name="input">input_18_we0, port, , </column>
                    <column name="input">input_18_address1, port, offset, </column>
                    <column name="input">input_18_ce1, port, , </column>
                    <column name="input">input_18_d1, port, , </column>
                    <column name="input">input_18_q1, port, , </column>
                    <column name="input">input_18_we1, port, , </column>
                    <column name="input">input_19_address0, port, offset, </column>
                    <column name="input">input_19_ce0, port, , </column>
                    <column name="input">input_19_d0, port, , </column>
                    <column name="input">input_19_q0, port, , </column>
                    <column name="input">input_19_we0, port, , </column>
                    <column name="input">input_19_address1, port, offset, </column>
                    <column name="input">input_19_ce1, port, , </column>
                    <column name="input">input_19_d1, port, , </column>
                    <column name="input">input_19_q1, port, , </column>
                    <column name="input">input_19_we1, port, , </column>
                    <column name="input">input_20_address0, port, offset, </column>
                    <column name="input">input_20_ce0, port, , </column>
                    <column name="input">input_20_d0, port, , </column>
                    <column name="input">input_20_q0, port, , </column>
                    <column name="input">input_20_we0, port, , </column>
                    <column name="input">input_20_address1, port, offset, </column>
                    <column name="input">input_20_ce1, port, , </column>
                    <column name="input">input_20_d1, port, , </column>
                    <column name="input">input_20_q1, port, , </column>
                    <column name="input">input_20_we1, port, , </column>
                    <column name="input">input_21_address0, port, offset, </column>
                    <column name="input">input_21_ce0, port, , </column>
                    <column name="input">input_21_d0, port, , </column>
                    <column name="input">input_21_q0, port, , </column>
                    <column name="input">input_21_we0, port, , </column>
                    <column name="input">input_21_address1, port, offset, </column>
                    <column name="input">input_21_ce1, port, , </column>
                    <column name="input">input_21_d1, port, , </column>
                    <column name="input">input_21_q1, port, , </column>
                    <column name="input">input_21_we1, port, , </column>
                    <column name="input">input_22_address0, port, offset, </column>
                    <column name="input">input_22_ce0, port, , </column>
                    <column name="input">input_22_d0, port, , </column>
                    <column name="input">input_22_q0, port, , </column>
                    <column name="input">input_22_we0, port, , </column>
                    <column name="input">input_22_address1, port, offset, </column>
                    <column name="input">input_22_ce1, port, , </column>
                    <column name="input">input_22_d1, port, , </column>
                    <column name="input">input_22_q1, port, , </column>
                    <column name="input">input_22_we1, port, , </column>
                    <column name="input">input_23_address0, port, offset, </column>
                    <column name="input">input_23_ce0, port, , </column>
                    <column name="input">input_23_d0, port, , </column>
                    <column name="input">input_23_q0, port, , </column>
                    <column name="input">input_23_we0, port, , </column>
                    <column name="input">input_23_address1, port, offset, </column>
                    <column name="input">input_23_ce1, port, , </column>
                    <column name="input">input_23_d1, port, , </column>
                    <column name="input">input_23_q1, port, , </column>
                    <column name="input">input_23_we1, port, , </column>
                    <column name="input">input_24_address0, port, offset, </column>
                    <column name="input">input_24_ce0, port, , </column>
                    <column name="input">input_24_d0, port, , </column>
                    <column name="input">input_24_q0, port, , </column>
                    <column name="input">input_24_we0, port, , </column>
                    <column name="input">input_24_address1, port, offset, </column>
                    <column name="input">input_24_ce1, port, , </column>
                    <column name="input">input_24_d1, port, , </column>
                    <column name="input">input_24_q1, port, , </column>
                    <column name="input">input_24_we1, port, , </column>
                    <column name="input">input_25_address0, port, offset, </column>
                    <column name="input">input_25_ce0, port, , </column>
                    <column name="input">input_25_d0, port, , </column>
                    <column name="input">input_25_q0, port, , </column>
                    <column name="input">input_25_we0, port, , </column>
                    <column name="input">input_25_address1, port, offset, </column>
                    <column name="input">input_25_ce1, port, , </column>
                    <column name="input">input_25_d1, port, , </column>
                    <column name="input">input_25_q1, port, , </column>
                    <column name="input">input_25_we1, port, , </column>
                    <column name="input">input_26_address0, port, offset, </column>
                    <column name="input">input_26_ce0, port, , </column>
                    <column name="input">input_26_d0, port, , </column>
                    <column name="input">input_26_q0, port, , </column>
                    <column name="input">input_26_we0, port, , </column>
                    <column name="input">input_26_address1, port, offset, </column>
                    <column name="input">input_26_ce1, port, , </column>
                    <column name="input">input_26_d1, port, , </column>
                    <column name="input">input_26_q1, port, , </column>
                    <column name="input">input_26_we1, port, , </column>
                    <column name="input">input_27_address0, port, offset, </column>
                    <column name="input">input_27_ce0, port, , </column>
                    <column name="input">input_27_d0, port, , </column>
                    <column name="input">input_27_q0, port, , </column>
                    <column name="input">input_27_we0, port, , </column>
                    <column name="input">input_27_address1, port, offset, </column>
                    <column name="input">input_27_ce1, port, , </column>
                    <column name="input">input_27_d1, port, , </column>
                    <column name="input">input_27_q1, port, , </column>
                    <column name="input">input_27_we1, port, , </column>
                    <column name="input">input_28_address0, port, offset, </column>
                    <column name="input">input_28_ce0, port, , </column>
                    <column name="input">input_28_d0, port, , </column>
                    <column name="input">input_28_q0, port, , </column>
                    <column name="input">input_28_we0, port, , </column>
                    <column name="input">input_28_address1, port, offset, </column>
                    <column name="input">input_28_ce1, port, , </column>
                    <column name="input">input_28_d1, port, , </column>
                    <column name="input">input_28_q1, port, , </column>
                    <column name="input">input_28_we1, port, , </column>
                    <column name="input">input_29_address0, port, offset, </column>
                    <column name="input">input_29_ce0, port, , </column>
                    <column name="input">input_29_d0, port, , </column>
                    <column name="input">input_29_q0, port, , </column>
                    <column name="input">input_29_we0, port, , </column>
                    <column name="input">input_29_address1, port, offset, </column>
                    <column name="input">input_29_ce1, port, , </column>
                    <column name="input">input_29_d1, port, , </column>
                    <column name="input">input_29_q1, port, , </column>
                    <column name="input">input_29_we1, port, , </column>
                    <column name="input">input_30_address0, port, offset, </column>
                    <column name="input">input_30_ce0, port, , </column>
                    <column name="input">input_30_d0, port, , </column>
                    <column name="input">input_30_q0, port, , </column>
                    <column name="input">input_30_we0, port, , </column>
                    <column name="input">input_30_address1, port, offset, </column>
                    <column name="input">input_30_ce1, port, , </column>
                    <column name="input">input_30_d1, port, , </column>
                    <column name="input">input_30_q1, port, , </column>
                    <column name="input">input_30_we1, port, , </column>
                    <column name="input">input_31_address0, port, offset, </column>
                    <column name="input">input_31_ce0, port, , </column>
                    <column name="input">input_31_d0, port, , </column>
                    <column name="input">input_31_q0, port, , </column>
                    <column name="input">input_31_we0, port, , </column>
                    <column name="input">input_31_address1, port, offset, </column>
                    <column name="input">input_31_ce1, port, , </column>
                    <column name="input">input_31_d1, port, , </column>
                    <column name="input">input_31_q1, port, , </column>
                    <column name="input">input_31_we1, port, , </column>
                    <column name="input">input_32_address0, port, offset, </column>
                    <column name="input">input_32_ce0, port, , </column>
                    <column name="input">input_32_d0, port, , </column>
                    <column name="input">input_32_q0, port, , </column>
                    <column name="input">input_32_we0, port, , </column>
                    <column name="input">input_32_address1, port, offset, </column>
                    <column name="input">input_32_ce1, port, , </column>
                    <column name="input">input_32_d1, port, , </column>
                    <column name="input">input_32_q1, port, , </column>
                    <column name="input">input_32_we1, port, , </column>
                    <column name="input">input_33_address0, port, offset, </column>
                    <column name="input">input_33_ce0, port, , </column>
                    <column name="input">input_33_d0, port, , </column>
                    <column name="input">input_33_q0, port, , </column>
                    <column name="input">input_33_we0, port, , </column>
                    <column name="input">input_33_address1, port, offset, </column>
                    <column name="input">input_33_ce1, port, , </column>
                    <column name="input">input_33_d1, port, , </column>
                    <column name="input">input_33_q1, port, , </column>
                    <column name="input">input_33_we1, port, , </column>
                    <column name="input">input_34_address0, port, offset, </column>
                    <column name="input">input_34_ce0, port, , </column>
                    <column name="input">input_34_d0, port, , </column>
                    <column name="input">input_34_q0, port, , </column>
                    <column name="input">input_34_we0, port, , </column>
                    <column name="input">input_34_address1, port, offset, </column>
                    <column name="input">input_34_ce1, port, , </column>
                    <column name="input">input_34_d1, port, , </column>
                    <column name="input">input_34_q1, port, , </column>
                    <column name="input">input_34_we1, port, , </column>
                    <column name="input">input_35_address0, port, offset, </column>
                    <column name="input">input_35_ce0, port, , </column>
                    <column name="input">input_35_d0, port, , </column>
                    <column name="input">input_35_q0, port, , </column>
                    <column name="input">input_35_we0, port, , </column>
                    <column name="input">input_35_address1, port, offset, </column>
                    <column name="input">input_35_ce1, port, , </column>
                    <column name="input">input_35_d1, port, , </column>
                    <column name="input">input_35_q1, port, , </column>
                    <column name="input">input_35_we1, port, , </column>
                    <column name="input">input_36_address0, port, offset, </column>
                    <column name="input">input_36_ce0, port, , </column>
                    <column name="input">input_36_d0, port, , </column>
                    <column name="input">input_36_q0, port, , </column>
                    <column name="input">input_36_we0, port, , </column>
                    <column name="input">input_36_address1, port, offset, </column>
                    <column name="input">input_36_ce1, port, , </column>
                    <column name="input">input_36_d1, port, , </column>
                    <column name="input">input_36_q1, port, , </column>
                    <column name="input">input_36_we1, port, , </column>
                    <column name="input">input_37_address0, port, offset, </column>
                    <column name="input">input_37_ce0, port, , </column>
                    <column name="input">input_37_d0, port, , </column>
                    <column name="input">input_37_q0, port, , </column>
                    <column name="input">input_37_we0, port, , </column>
                    <column name="input">input_37_address1, port, offset, </column>
                    <column name="input">input_37_ce1, port, , </column>
                    <column name="input">input_37_d1, port, , </column>
                    <column name="input">input_37_q1, port, , </column>
                    <column name="input">input_37_we1, port, , </column>
                    <column name="input">input_38_address0, port, offset, </column>
                    <column name="input">input_38_ce0, port, , </column>
                    <column name="input">input_38_d0, port, , </column>
                    <column name="input">input_38_q0, port, , </column>
                    <column name="input">input_38_we0, port, , </column>
                    <column name="input">input_38_address1, port, offset, </column>
                    <column name="input">input_38_ce1, port, , </column>
                    <column name="input">input_38_d1, port, , </column>
                    <column name="input">input_38_q1, port, , </column>
                    <column name="input">input_38_we1, port, , </column>
                    <column name="input">input_39_address0, port, offset, </column>
                    <column name="input">input_39_ce0, port, , </column>
                    <column name="input">input_39_d0, port, , </column>
                    <column name="input">input_39_q0, port, , </column>
                    <column name="input">input_39_we0, port, , </column>
                    <column name="input">input_39_address1, port, offset, </column>
                    <column name="input">input_39_ce1, port, , </column>
                    <column name="input">input_39_d1, port, , </column>
                    <column name="input">input_39_q1, port, , </column>
                    <column name="input">input_39_we1, port, , </column>
                    <column name="input">input_40_address0, port, offset, </column>
                    <column name="input">input_40_ce0, port, , </column>
                    <column name="input">input_40_d0, port, , </column>
                    <column name="input">input_40_q0, port, , </column>
                    <column name="input">input_40_we0, port, , </column>
                    <column name="input">input_40_address1, port, offset, </column>
                    <column name="input">input_40_ce1, port, , </column>
                    <column name="input">input_40_d1, port, , </column>
                    <column name="input">input_40_q1, port, , </column>
                    <column name="input">input_40_we1, port, , </column>
                    <column name="input">input_41_address0, port, offset, </column>
                    <column name="input">input_41_ce0, port, , </column>
                    <column name="input">input_41_d0, port, , </column>
                    <column name="input">input_41_q0, port, , </column>
                    <column name="input">input_41_we0, port, , </column>
                    <column name="input">input_41_address1, port, offset, </column>
                    <column name="input">input_41_ce1, port, , </column>
                    <column name="input">input_41_d1, port, , </column>
                    <column name="input">input_41_q1, port, , </column>
                    <column name="input">input_41_we1, port, , </column>
                    <column name="input">input_42_address0, port, offset, </column>
                    <column name="input">input_42_ce0, port, , </column>
                    <column name="input">input_42_d0, port, , </column>
                    <column name="input">input_42_q0, port, , </column>
                    <column name="input">input_42_we0, port, , </column>
                    <column name="input">input_42_address1, port, offset, </column>
                    <column name="input">input_42_ce1, port, , </column>
                    <column name="input">input_42_d1, port, , </column>
                    <column name="input">input_42_q1, port, , </column>
                    <column name="input">input_42_we1, port, , </column>
                    <column name="input">input_43_address0, port, offset, </column>
                    <column name="input">input_43_ce0, port, , </column>
                    <column name="input">input_43_d0, port, , </column>
                    <column name="input">input_43_q0, port, , </column>
                    <column name="input">input_43_we0, port, , </column>
                    <column name="input">input_43_address1, port, offset, </column>
                    <column name="input">input_43_ce1, port, , </column>
                    <column name="input">input_43_d1, port, , </column>
                    <column name="input">input_43_q1, port, , </column>
                    <column name="input">input_43_we1, port, , </column>
                    <column name="input">input_44_address0, port, offset, </column>
                    <column name="input">input_44_ce0, port, , </column>
                    <column name="input">input_44_d0, port, , </column>
                    <column name="input">input_44_q0, port, , </column>
                    <column name="input">input_44_we0, port, , </column>
                    <column name="input">input_44_address1, port, offset, </column>
                    <column name="input">input_44_ce1, port, , </column>
                    <column name="input">input_44_d1, port, , </column>
                    <column name="input">input_44_q1, port, , </column>
                    <column name="input">input_44_we1, port, , </column>
                    <column name="input">input_45_address0, port, offset, </column>
                    <column name="input">input_45_ce0, port, , </column>
                    <column name="input">input_45_d0, port, , </column>
                    <column name="input">input_45_q0, port, , </column>
                    <column name="input">input_45_we0, port, , </column>
                    <column name="input">input_45_address1, port, offset, </column>
                    <column name="input">input_45_ce1, port, , </column>
                    <column name="input">input_45_d1, port, , </column>
                    <column name="input">input_45_q1, port, , </column>
                    <column name="input">input_45_we1, port, , </column>
                    <column name="input">input_46_address0, port, offset, </column>
                    <column name="input">input_46_ce0, port, , </column>
                    <column name="input">input_46_d0, port, , </column>
                    <column name="input">input_46_q0, port, , </column>
                    <column name="input">input_46_we0, port, , </column>
                    <column name="input">input_46_address1, port, offset, </column>
                    <column name="input">input_46_ce1, port, , </column>
                    <column name="input">input_46_d1, port, , </column>
                    <column name="input">input_46_q1, port, , </column>
                    <column name="input">input_46_we1, port, , </column>
                    <column name="input">input_47_address0, port, offset, </column>
                    <column name="input">input_47_ce0, port, , </column>
                    <column name="input">input_47_d0, port, , </column>
                    <column name="input">input_47_q0, port, , </column>
                    <column name="input">input_47_we0, port, , </column>
                    <column name="input">input_47_address1, port, offset, </column>
                    <column name="input">input_47_ce1, port, , </column>
                    <column name="input">input_47_d1, port, , </column>
                    <column name="input">input_47_q1, port, , </column>
                    <column name="input">input_47_we1, port, , </column>
                    <column name="input">input_48_address0, port, offset, </column>
                    <column name="input">input_48_ce0, port, , </column>
                    <column name="input">input_48_d0, port, , </column>
                    <column name="input">input_48_q0, port, , </column>
                    <column name="input">input_48_we0, port, , </column>
                    <column name="input">input_48_address1, port, offset, </column>
                    <column name="input">input_48_ce1, port, , </column>
                    <column name="input">input_48_d1, port, , </column>
                    <column name="input">input_48_q1, port, , </column>
                    <column name="input">input_48_we1, port, , </column>
                    <column name="input">input_49_address0, port, offset, </column>
                    <column name="input">input_49_ce0, port, , </column>
                    <column name="input">input_49_d0, port, , </column>
                    <column name="input">input_49_q0, port, , </column>
                    <column name="input">input_49_we0, port, , </column>
                    <column name="input">input_49_address1, port, offset, </column>
                    <column name="input">input_49_ce1, port, , </column>
                    <column name="input">input_49_d1, port, , </column>
                    <column name="input">input_49_q1, port, , </column>
                    <column name="input">input_49_we1, port, , </column>
                    <column name="input">input_50_address0, port, offset, </column>
                    <column name="input">input_50_ce0, port, , </column>
                    <column name="input">input_50_d0, port, , </column>
                    <column name="input">input_50_q0, port, , </column>
                    <column name="input">input_50_we0, port, , </column>
                    <column name="input">input_50_address1, port, offset, </column>
                    <column name="input">input_50_ce1, port, , </column>
                    <column name="input">input_50_d1, port, , </column>
                    <column name="input">input_50_q1, port, , </column>
                    <column name="input">input_50_we1, port, , </column>
                    <column name="input">input_51_address0, port, offset, </column>
                    <column name="input">input_51_ce0, port, , </column>
                    <column name="input">input_51_d0, port, , </column>
                    <column name="input">input_51_q0, port, , </column>
                    <column name="input">input_51_we0, port, , </column>
                    <column name="input">input_51_address1, port, offset, </column>
                    <column name="input">input_51_ce1, port, , </column>
                    <column name="input">input_51_d1, port, , </column>
                    <column name="input">input_51_q1, port, , </column>
                    <column name="input">input_51_we1, port, , </column>
                    <column name="input">input_52_address0, port, offset, </column>
                    <column name="input">input_52_ce0, port, , </column>
                    <column name="input">input_52_d0, port, , </column>
                    <column name="input">input_52_q0, port, , </column>
                    <column name="input">input_52_we0, port, , </column>
                    <column name="input">input_52_address1, port, offset, </column>
                    <column name="input">input_52_ce1, port, , </column>
                    <column name="input">input_52_d1, port, , </column>
                    <column name="input">input_52_q1, port, , </column>
                    <column name="input">input_52_we1, port, , </column>
                    <column name="input">input_53_address0, port, offset, </column>
                    <column name="input">input_53_ce0, port, , </column>
                    <column name="input">input_53_d0, port, , </column>
                    <column name="input">input_53_q0, port, , </column>
                    <column name="input">input_53_we0, port, , </column>
                    <column name="input">input_53_address1, port, offset, </column>
                    <column name="input">input_53_ce1, port, , </column>
                    <column name="input">input_53_d1, port, , </column>
                    <column name="input">input_53_q1, port, , </column>
                    <column name="input">input_53_we1, port, , </column>
                    <column name="input">input_54_address0, port, offset, </column>
                    <column name="input">input_54_ce0, port, , </column>
                    <column name="input">input_54_d0, port, , </column>
                    <column name="input">input_54_q0, port, , </column>
                    <column name="input">input_54_we0, port, , </column>
                    <column name="input">input_54_address1, port, offset, </column>
                    <column name="input">input_54_ce1, port, , </column>
                    <column name="input">input_54_d1, port, , </column>
                    <column name="input">input_54_q1, port, , </column>
                    <column name="input">input_54_we1, port, , </column>
                    <column name="input">input_55_address0, port, offset, </column>
                    <column name="input">input_55_ce0, port, , </column>
                    <column name="input">input_55_d0, port, , </column>
                    <column name="input">input_55_q0, port, , </column>
                    <column name="input">input_55_we0, port, , </column>
                    <column name="input">input_55_address1, port, offset, </column>
                    <column name="input">input_55_ce1, port, , </column>
                    <column name="input">input_55_d1, port, , </column>
                    <column name="input">input_55_q1, port, , </column>
                    <column name="input">input_55_we1, port, , </column>
                    <column name="input">input_56_address0, port, offset, </column>
                    <column name="input">input_56_ce0, port, , </column>
                    <column name="input">input_56_d0, port, , </column>
                    <column name="input">input_56_q0, port, , </column>
                    <column name="input">input_56_we0, port, , </column>
                    <column name="input">input_56_address1, port, offset, </column>
                    <column name="input">input_56_ce1, port, , </column>
                    <column name="input">input_56_d1, port, , </column>
                    <column name="input">input_56_q1, port, , </column>
                    <column name="input">input_56_we1, port, , </column>
                    <column name="input">input_57_address0, port, offset, </column>
                    <column name="input">input_57_ce0, port, , </column>
                    <column name="input">input_57_d0, port, , </column>
                    <column name="input">input_57_q0, port, , </column>
                    <column name="input">input_57_we0, port, , </column>
                    <column name="input">input_57_address1, port, offset, </column>
                    <column name="input">input_57_ce1, port, , </column>
                    <column name="input">input_57_d1, port, , </column>
                    <column name="input">input_57_q1, port, , </column>
                    <column name="input">input_57_we1, port, , </column>
                    <column name="input">input_58_address0, port, offset, </column>
                    <column name="input">input_58_ce0, port, , </column>
                    <column name="input">input_58_d0, port, , </column>
                    <column name="input">input_58_q0, port, , </column>
                    <column name="input">input_58_we0, port, , </column>
                    <column name="input">input_58_address1, port, offset, </column>
                    <column name="input">input_58_ce1, port, , </column>
                    <column name="input">input_58_d1, port, , </column>
                    <column name="input">input_58_q1, port, , </column>
                    <column name="input">input_58_we1, port, , </column>
                    <column name="input">input_59_address0, port, offset, </column>
                    <column name="input">input_59_ce0, port, , </column>
                    <column name="input">input_59_d0, port, , </column>
                    <column name="input">input_59_q0, port, , </column>
                    <column name="input">input_59_we0, port, , </column>
                    <column name="input">input_59_address1, port, offset, </column>
                    <column name="input">input_59_ce1, port, , </column>
                    <column name="input">input_59_d1, port, , </column>
                    <column name="input">input_59_q1, port, , </column>
                    <column name="input">input_59_we1, port, , </column>
                    <column name="input">input_60_address0, port, offset, </column>
                    <column name="input">input_60_ce0, port, , </column>
                    <column name="input">input_60_d0, port, , </column>
                    <column name="input">input_60_q0, port, , </column>
                    <column name="input">input_60_we0, port, , </column>
                    <column name="input">input_60_address1, port, offset, </column>
                    <column name="input">input_60_ce1, port, , </column>
                    <column name="input">input_60_d1, port, , </column>
                    <column name="input">input_60_q1, port, , </column>
                    <column name="input">input_60_we1, port, , </column>
                    <column name="input">input_61_address0, port, offset, </column>
                    <column name="input">input_61_ce0, port, , </column>
                    <column name="input">input_61_d0, port, , </column>
                    <column name="input">input_61_q0, port, , </column>
                    <column name="input">input_61_we0, port, , </column>
                    <column name="input">input_61_address1, port, offset, </column>
                    <column name="input">input_61_ce1, port, , </column>
                    <column name="input">input_61_d1, port, , </column>
                    <column name="input">input_61_q1, port, , </column>
                    <column name="input">input_61_we1, port, , </column>
                    <column name="input">input_62_address0, port, offset, </column>
                    <column name="input">input_62_ce0, port, , </column>
                    <column name="input">input_62_d0, port, , </column>
                    <column name="input">input_62_q0, port, , </column>
                    <column name="input">input_62_we0, port, , </column>
                    <column name="input">input_62_address1, port, offset, </column>
                    <column name="input">input_62_ce1, port, , </column>
                    <column name="input">input_62_d1, port, , </column>
                    <column name="input">input_62_q1, port, , </column>
                    <column name="input">input_62_we1, port, , </column>
                    <column name="input">input_63_address0, port, offset, </column>
                    <column name="input">input_63_ce0, port, , </column>
                    <column name="input">input_63_d0, port, , </column>
                    <column name="input">input_63_q0, port, , </column>
                    <column name="input">input_63_we0, port, , </column>
                    <column name="input">input_63_address1, port, offset, </column>
                    <column name="input">input_63_ce1, port, , </column>
                    <column name="input">input_63_d1, port, , </column>
                    <column name="input">input_63_q1, port, , </column>
                    <column name="input">input_63_we1, port, , </column>
                    <column name="output">output_r_address0, port, offset, </column>
                    <column name="output">output_r_ce0, port, , </column>
                    <column name="output">output_r_d0, port, , </column>
                    <column name="output">output_r_q0, port, , </column>
                    <column name="output">output_r_we0, port, , </column>
                    <column name="output">output_r_address1, port, offset, </column>
                    <column name="output">output_r_ce1, port, , </column>
                    <column name="output">output_r_d1, port, , </column>
                    <column name="output">output_r_q1, port, , </column>
                    <column name="output">output_r_we1, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="pipeline" location="sort_seperate_bucket/heapsort.c:49" status="valid" parentFunction="heap_sort" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/heapsort.c:69" status="valid" parentFunction="heap_sort" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:11" status="valid" parentFunction="merge_sort" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:48" status="valid" parentFunction="merge_arrays" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/merge_sort.c:75" status="warning" parentFunction="merge_sort_parallel" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:78" status="valid" parentFunction="merge_sort_parallel" variable="temp" isDirective="0" options="variable=temp type=complete dim=1"/>
        <Pragma type="unroll" location="sort_seperate_bucket/merge_sort.c:84" status="valid" parentFunction="merge_sort_parallel" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:116" status="valid" parentFunction="merge_sort_iterative" variable="input" isDirective="0" options="variable=input type=block factor=100"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:117" status="valid" parentFunction="merge_sort_iterative" variable="output" isDirective="0" options="variable=output type=block factor=100"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/merge_sort.c:120" status="valid" parentFunction="merge_sort_iterative" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="sort_seperate_bucket/merge_sort.c:121" status="warning" parentFunction="merge_sort_iterative" variable="" isDirective="0" options="">
            <Msg msg_id="207-5558" msg_severity="WARNING" msg_body="Only for-loops and functions support the dataflow"/>
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:14" status="valid" parentFunction="radix_sort_batch" variable="bucket_pointer" isDirective="0" options="variable=bucket_pointer type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:15" status="valid" parentFunction="radix_sort_batch" variable="bucket_sizes" isDirective="0" options="variable=bucket_sizes type=complete"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:29" status="valid" parentFunction="radix_sort_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:30" status="warning" parentFunction="radix_sort_batch" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="pipeline" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:63" status="valid" parentFunction="merge_sort_batch0" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:91" status="valid" parentFunction="merge_sort_batch1" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:119" status="valid" parentFunction="merge_sort_batch2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:147" status="valid" parentFunction="merge_sort_batch3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:175" status="valid" parentFunction="merge_sort_batch4" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:203" status="valid" parentFunction="merge_sort_batch5" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:236" status="valid" parentFunction="multi_radix_hex_kmerge" variable="input" isDirective="0" options="variable=input type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:237" status="valid" parentFunction="multi_radix_hex_kmerge" variable="temp0" isDirective="0" options="variable=temp0 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:238" status="valid" parentFunction="multi_radix_hex_kmerge" variable="temp1" isDirective="0" options="variable=temp1 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:239" status="valid" parentFunction="multi_radix_hex_kmerge" variable="temp2" isDirective="0" options="variable=temp2 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:240" status="valid" parentFunction="multi_radix_hex_kmerge" variable="temp3" isDirective="0" options="variable=temp3 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:241" status="valid" parentFunction="multi_radix_hex_kmerge" variable="temp4" isDirective="0" options="variable=temp4 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:242" status="valid" parentFunction="multi_radix_hex_kmerge" variable="temp5" isDirective="0" options="variable=temp5 type=complete dim=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:245" status="warning" parentFunction="multi_radix_hex_kmerge" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 6 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:248" status="valid" parentFunction="multi_radix_hex_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:253" status="valid" parentFunction="multi_radix_hex_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:258" status="valid" parentFunction="multi_radix_hex_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:263" status="valid" parentFunction="multi_radix_hex_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:268" status="valid" parentFunction="multi_radix_hex_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:273" status="valid" parentFunction="multi_radix_hex_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort.c:15" status="valid" parentFunction="radix_sort_unified_bucket" variable="bucket_pointer" isDirective="0" options="variable=bucket_pointer type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort.c:16" status="valid" parentFunction="radix_sort_unified_bucket" variable="bucket_sizes" isDirective="0" options="variable=bucket_sizes type=complete"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/radix_sort.c:28" status="valid" parentFunction="radix_sort_unified_bucket" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/radix_sort.c:30" status="warning" parentFunction="radix_sort_unified_bucket" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort.c:65" status="valid" parentFunction="radix_sort_unified_bucket_pingpong" variable="bucket_pointer" isDirective="0" options="variable=bucket_pointer type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort.c:66" status="valid" parentFunction="radix_sort_unified_bucket_pingpong" variable="bucket_sizes" isDirective="0" options="variable=bucket_sizes type=complete"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/radix_sort.c:80" status="valid" parentFunction="radix_sort_unified_bucket_pingpong" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/radix_sort.c:81" status="warning" parentFunction="radix_sort_unified_bucket_pingpong" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="loop_merge" location="sort_seperate_bucket/radix_sort.c:123" status="valid" parentFunction="radix_sort_separate_bucket" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/radix_sort.c:124" status="warning" parentFunction="radix_sort_separate_bucket" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort.c:137" status="valid" parentFunction="radix_sort_separate_bucket" variable="" isDirective="0" options="min=0 max=15625 -1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:19" status="valid" parentFunction="input_bucket_parallel_2" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:27" status="valid" parentFunction="radix_sort_separate_bucket_parallel_2" variable="bucket" isDirective="0" options="variable=bucket type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:28" status="valid" parentFunction="radix_sort_separate_bucket_parallel_2" variable="bucket_pointer" isDirective="0" options="variable=bucket_pointer type=complete dim=1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44" status="valid" parentFunction="radix_sort_separate_bucket_parallel_2" variable="" isDirective="0" options="min=0 max=15625/2-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:49" status="valid" parentFunction="radix_sort_separate_bucket_parallel_2" variable="" isDirective="0" options="min=0 max=15625/2-1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:81" status="valid" parentFunction="input_bucket_parallel_5" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:143" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=15625/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=15625/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=15625/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:158" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=15625/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:163" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=15625/5-1"/>
        <Pragma type="pipeline" location="sort_seperate_bucket/single_heap_sort.c:47" status="valid" parentFunction="single_heap_sort" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/single_heap_sort.c:67" status="valid" parentFunction="single_heap_sort" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/single_merge_sort.c:17" status="valid" parentFunction="single_merge_arrays" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/single_merge_sort.c:44" status="warning" parentFunction="single_merge_sort_parallel" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/single_merge_sort.c:47" status="valid" parentFunction="single_merge_sort_parallel" variable="temp" isDirective="0" options="variable=temp type=complete dim=1"/>
        <Pragma type="unroll" location="sort_seperate_bucket/single_merge_sort.c:53" status="valid" parentFunction="single_merge_sort_parallel" variable="" isDirective="0" options=""/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/single_radix_sort_bin.c:24" status="valid" parentFunction="single_radix_sort_bin" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/single_radix_sort_bin.c:26" status="warning" parentFunction="single_radix_sort_bin" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/single_radix_sort_hex.c:16" status="valid" parentFunction="single_radix_sort" variable="bucket_pointer" isDirective="0" options="variable=bucket_pointer type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/single_radix_sort_hex.c:17" status="valid" parentFunction="single_radix_sort" variable="bucket_sizes" isDirective="0" options="variable=bucket_sizes type=complete"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/single_radix_sort_hex.c:31" status="valid" parentFunction="single_radix_sort" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/single_radix_sort_hex.c:32" status="warning" parentFunction="single_radix_sort" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="dataflow" location="sort_seperate_bucket/sort_top.c:13" status="valid" parentFunction="sort_top_2" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:27" status="valid" parentFunction="sort_top_32" variable="input" isDirective="0" options="variable=input type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:28" status="valid" parentFunction="sort_top_32" variable="temp0" isDirective="0" options="variable=temp0 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:29" status="valid" parentFunction="sort_top_32" variable="temp1" isDirective="0" options="variable=temp1 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:30" status="valid" parentFunction="sort_top_32" variable="temp2" isDirective="0" options="variable=temp2 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:31" status="valid" parentFunction="sort_top_32" variable="temp3" isDirective="0" options="variable=temp3 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:32" status="valid" parentFunction="sort_top_32" variable="temp4" isDirective="0" options="variable=temp4 type=complete dim=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/sort_top.c:35" status="warning" parentFunction="sort_top_32" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 5 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:38" status="valid" parentFunction="sort_top_32" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:43" status="valid" parentFunction="sort_top_32" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:48" status="valid" parentFunction="sort_top_32" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:53" status="valid" parentFunction="sort_top_32" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:58" status="valid" parentFunction="sort_top_32" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:74" status="valid" parentFunction="sort_top_64" variable="input" isDirective="0" options="variable=input type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:75" status="valid" parentFunction="sort_top_64" variable="temp0" isDirective="0" options="variable=temp0 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:76" status="valid" parentFunction="sort_top_64" variable="temp1" isDirective="0" options="variable=temp1 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:77" status="valid" parentFunction="sort_top_64" variable="temp2" isDirective="0" options="variable=temp2 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:78" status="valid" parentFunction="sort_top_64" variable="temp3" isDirective="0" options="variable=temp3 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:79" status="valid" parentFunction="sort_top_64" variable="temp4" isDirective="0" options="variable=temp4 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:80" status="valid" parentFunction="sort_top_64" variable="temp5" isDirective="0" options="variable=temp5 type=complete dim=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/sort_top.c:83" status="warning" parentFunction="sort_top_64" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 6 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:86" status="valid" parentFunction="sort_top_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:91" status="valid" parentFunction="sort_top_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:96" status="valid" parentFunction="sort_top_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:101" status="valid" parentFunction="sort_top_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:106" status="valid" parentFunction="sort_top_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:111" status="valid" parentFunction="sort_top_64" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

