//------------------------------------------------------------------------------
// <auto-generated>
//     This code was generated by a tool.
//     ANTLR Version: 4.12.0
//
//     Changes to this file may cause incorrect behavior and will be lost if
//     the code is regenerated.
// </auto-generated>
//------------------------------------------------------------------------------

// Generated from SystemVerilog2017Parser.g4 by ANTLR 4.12.0

// Unreachable code detected
#pragma warning disable 0162
// The variable '...' is assigned but its value is never used
#pragma warning disable 0219
// Missing XML comment for publicly visible type or member '...'
#pragma warning disable 1591
// Ambiguous reference in cref attribute
#pragma warning disable 419

namespace SystemVerilog2017 {

using Antlr4.Runtime.Misc;
using IErrorNode = Antlr4.Runtime.Tree.IErrorNode;
using ITerminalNode = Antlr4.Runtime.Tree.ITerminalNode;
using IToken = Antlr4.Runtime.IToken;
using ParserRuleContext = Antlr4.Runtime.ParserRuleContext;

/// <summary>
/// This class provides an empty implementation of <see cref="ISystemVerilog2017ParserListener"/>,
/// which can be extended to create a listener which only needs to handle a subset
/// of the available methods.
/// </summary>
[System.CodeDom.Compiler.GeneratedCode("ANTLR", "4.12.0")]
[System.Diagnostics.DebuggerNonUserCode]
[System.CLSCompliant(false)]
public partial class SystemVerilog2017ParserBaseListener : ISystemVerilog2017ParserListener {
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.source_text"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSource_text([NotNull] SystemVerilog2017Parser.Source_textContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.source_text"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSource_text([NotNull] SystemVerilog2017Parser.Source_textContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDescription([NotNull] SystemVerilog2017Parser.DescriptionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDescription([NotNull] SystemVerilog2017Parser.DescriptionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.assignment_operator"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAssignment_operator([NotNull] SystemVerilog2017Parser.Assignment_operatorContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.assignment_operator"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAssignment_operator([NotNull] SystemVerilog2017Parser.Assignment_operatorContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.edge_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEdge_identifier([NotNull] SystemVerilog2017Parser.Edge_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.edge_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEdge_identifier([NotNull] SystemVerilog2017Parser.Edge_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterIdentifier([NotNull] SystemVerilog2017Parser.IdentifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitIdentifier([NotNull] SystemVerilog2017Parser.IdentifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.integer_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInteger_type([NotNull] SystemVerilog2017Parser.Integer_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.integer_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInteger_type([NotNull] SystemVerilog2017Parser.Integer_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.integer_atom_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInteger_atom_type([NotNull] SystemVerilog2017Parser.Integer_atom_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.integer_atom_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInteger_atom_type([NotNull] SystemVerilog2017Parser.Integer_atom_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.integer_vector_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInteger_vector_type([NotNull] SystemVerilog2017Parser.Integer_vector_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.integer_vector_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInteger_vector_type([NotNull] SystemVerilog2017Parser.Integer_vector_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.non_integer_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNon_integer_type([NotNull] SystemVerilog2017Parser.Non_integer_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.non_integer_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNon_integer_type([NotNull] SystemVerilog2017Parser.Non_integer_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.net_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNet_type([NotNull] SystemVerilog2017Parser.Net_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.net_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNet_type([NotNull] SystemVerilog2017Parser.Net_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.unary_module_path_operator"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUnary_module_path_operator([NotNull] SystemVerilog2017Parser.Unary_module_path_operatorContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.unary_module_path_operator"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUnary_module_path_operator([NotNull] SystemVerilog2017Parser.Unary_module_path_operatorContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.unary_operator"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUnary_operator([NotNull] SystemVerilog2017Parser.Unary_operatorContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.unary_operator"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUnary_operator([NotNull] SystemVerilog2017Parser.Unary_operatorContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.inc_or_dec_operator"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInc_or_dec_operator([NotNull] SystemVerilog2017Parser.Inc_or_dec_operatorContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.inc_or_dec_operator"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInc_or_dec_operator([NotNull] SystemVerilog2017Parser.Inc_or_dec_operatorContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.implicit_class_handle"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterImplicit_class_handle([NotNull] SystemVerilog2017Parser.Implicit_class_handleContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.implicit_class_handle"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitImplicit_class_handle([NotNull] SystemVerilog2017Parser.Implicit_class_handleContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.integral_number"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterIntegral_number([NotNull] SystemVerilog2017Parser.Integral_numberContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.integral_number"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitIntegral_number([NotNull] SystemVerilog2017Parser.Integral_numberContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.real_number"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterReal_number([NotNull] SystemVerilog2017Parser.Real_numberContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.real_number"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitReal_number([NotNull] SystemVerilog2017Parser.Real_numberContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.any_system_tf_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAny_system_tf_identifier([NotNull] SystemVerilog2017Parser.Any_system_tf_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.any_system_tf_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAny_system_tf_identifier([NotNull] SystemVerilog2017Parser.Any_system_tf_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.signing"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSigning([NotNull] SystemVerilog2017Parser.SigningContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.signing"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSigning([NotNull] SystemVerilog2017Parser.SigningContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.number"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNumber([NotNull] SystemVerilog2017Parser.NumberContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.number"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNumber([NotNull] SystemVerilog2017Parser.NumberContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.timeunits_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTimeunits_declaration([NotNull] SystemVerilog2017Parser.Timeunits_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.timeunits_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTimeunits_declaration([NotNull] SystemVerilog2017Parser.Timeunits_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.lifetime"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterLifetime([NotNull] SystemVerilog2017Parser.LifetimeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.lifetime"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitLifetime([NotNull] SystemVerilog2017Parser.LifetimeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.port_direction"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPort_direction([NotNull] SystemVerilog2017Parser.Port_directionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.port_direction"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPort_direction([NotNull] SystemVerilog2017Parser.Port_directionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.always_keyword"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAlways_keyword([NotNull] SystemVerilog2017Parser.Always_keywordContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.always_keyword"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAlways_keyword([NotNull] SystemVerilog2017Parser.Always_keywordContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.join_keyword"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterJoin_keyword([NotNull] SystemVerilog2017Parser.Join_keywordContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.join_keyword"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitJoin_keyword([NotNull] SystemVerilog2017Parser.Join_keywordContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.unique_priority"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUnique_priority([NotNull] SystemVerilog2017Parser.Unique_priorityContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.unique_priority"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUnique_priority([NotNull] SystemVerilog2017Parser.Unique_priorityContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.drive_strength"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDrive_strength([NotNull] SystemVerilog2017Parser.Drive_strengthContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.drive_strength"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDrive_strength([NotNull] SystemVerilog2017Parser.Drive_strengthContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.strength0"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStrength0([NotNull] SystemVerilog2017Parser.Strength0Context context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.strength0"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStrength0([NotNull] SystemVerilog2017Parser.Strength0Context context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.strength1"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStrength1([NotNull] SystemVerilog2017Parser.Strength1Context context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.strength1"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStrength1([NotNull] SystemVerilog2017Parser.Strength1Context context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.charge_strength"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCharge_strength([NotNull] SystemVerilog2017Parser.Charge_strengthContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.charge_strength"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCharge_strength([NotNull] SystemVerilog2017Parser.Charge_strengthContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_lvar_port_direction"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSequence_lvar_port_direction([NotNull] SystemVerilog2017Parser.Sequence_lvar_port_directionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_lvar_port_direction"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSequence_lvar_port_direction([NotNull] SystemVerilog2017Parser.Sequence_lvar_port_directionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.bins_keyword"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBins_keyword([NotNull] SystemVerilog2017Parser.Bins_keywordContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.bins_keyword"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBins_keyword([NotNull] SystemVerilog2017Parser.Bins_keywordContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.class_item_qualifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterClass_item_qualifier([NotNull] SystemVerilog2017Parser.Class_item_qualifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.class_item_qualifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitClass_item_qualifier([NotNull] SystemVerilog2017Parser.Class_item_qualifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.random_qualifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterRandom_qualifier([NotNull] SystemVerilog2017Parser.Random_qualifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.random_qualifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitRandom_qualifier([NotNull] SystemVerilog2017Parser.Random_qualifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.property_qualifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProperty_qualifier([NotNull] SystemVerilog2017Parser.Property_qualifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.property_qualifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProperty_qualifier([NotNull] SystemVerilog2017Parser.Property_qualifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.method_qualifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterMethod_qualifier([NotNull] SystemVerilog2017Parser.Method_qualifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.method_qualifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitMethod_qualifier([NotNull] SystemVerilog2017Parser.Method_qualifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.constraint_prototype_qualifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConstraint_prototype_qualifier([NotNull] SystemVerilog2017Parser.Constraint_prototype_qualifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.constraint_prototype_qualifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConstraint_prototype_qualifier([NotNull] SystemVerilog2017Parser.Constraint_prototype_qualifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.cmos_switchtype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCmos_switchtype([NotNull] SystemVerilog2017Parser.Cmos_switchtypeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.cmos_switchtype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCmos_switchtype([NotNull] SystemVerilog2017Parser.Cmos_switchtypeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.enable_gatetype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEnable_gatetype([NotNull] SystemVerilog2017Parser.Enable_gatetypeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.enable_gatetype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEnable_gatetype([NotNull] SystemVerilog2017Parser.Enable_gatetypeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.mos_switchtype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterMos_switchtype([NotNull] SystemVerilog2017Parser.Mos_switchtypeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.mos_switchtype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitMos_switchtype([NotNull] SystemVerilog2017Parser.Mos_switchtypeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.n_input_gatetype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterN_input_gatetype([NotNull] SystemVerilog2017Parser.N_input_gatetypeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.n_input_gatetype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitN_input_gatetype([NotNull] SystemVerilog2017Parser.N_input_gatetypeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.n_output_gatetype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterN_output_gatetype([NotNull] SystemVerilog2017Parser.N_output_gatetypeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.n_output_gatetype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitN_output_gatetype([NotNull] SystemVerilog2017Parser.N_output_gatetypeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.pass_en_switchtype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPass_en_switchtype([NotNull] SystemVerilog2017Parser.Pass_en_switchtypeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.pass_en_switchtype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPass_en_switchtype([NotNull] SystemVerilog2017Parser.Pass_en_switchtypeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.pass_switchtype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPass_switchtype([NotNull] SystemVerilog2017Parser.Pass_switchtypeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.pass_switchtype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPass_switchtype([NotNull] SystemVerilog2017Parser.Pass_switchtypeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.any_implication"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAny_implication([NotNull] SystemVerilog2017Parser.Any_implicationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.any_implication"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAny_implication([NotNull] SystemVerilog2017Parser.Any_implicationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.timing_check_event_control"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTiming_check_event_control([NotNull] SystemVerilog2017Parser.Timing_check_event_controlContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.timing_check_event_control"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTiming_check_event_control([NotNull] SystemVerilog2017Parser.Timing_check_event_controlContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.import_export"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterImport_export([NotNull] SystemVerilog2017Parser.Import_exportContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.import_export"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitImport_export([NotNull] SystemVerilog2017Parser.Import_exportContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.array_method_name"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterArray_method_name([NotNull] SystemVerilog2017Parser.Array_method_nameContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.array_method_name"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitArray_method_name([NotNull] SystemVerilog2017Parser.Array_method_nameContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.operator_mul_div_mod"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterOperator_mul_div_mod([NotNull] SystemVerilog2017Parser.Operator_mul_div_modContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.operator_mul_div_mod"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitOperator_mul_div_mod([NotNull] SystemVerilog2017Parser.Operator_mul_div_modContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.operator_plus_minus"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterOperator_plus_minus([NotNull] SystemVerilog2017Parser.Operator_plus_minusContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.operator_plus_minus"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitOperator_plus_minus([NotNull] SystemVerilog2017Parser.Operator_plus_minusContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.operator_shift"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterOperator_shift([NotNull] SystemVerilog2017Parser.Operator_shiftContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.operator_shift"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitOperator_shift([NotNull] SystemVerilog2017Parser.Operator_shiftContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.operator_cmp"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterOperator_cmp([NotNull] SystemVerilog2017Parser.Operator_cmpContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.operator_cmp"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitOperator_cmp([NotNull] SystemVerilog2017Parser.Operator_cmpContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.operator_eq_neq"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterOperator_eq_neq([NotNull] SystemVerilog2017Parser.Operator_eq_neqContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.operator_eq_neq"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitOperator_eq_neq([NotNull] SystemVerilog2017Parser.Operator_eq_neqContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.operator_xor"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterOperator_xor([NotNull] SystemVerilog2017Parser.Operator_xorContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.operator_xor"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitOperator_xor([NotNull] SystemVerilog2017Parser.Operator_xorContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.operator_impl"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterOperator_impl([NotNull] SystemVerilog2017Parser.Operator_implContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.operator_impl"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitOperator_impl([NotNull] SystemVerilog2017Parser.Operator_implContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.udp_nonansi_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUdp_nonansi_declaration([NotNull] SystemVerilog2017Parser.Udp_nonansi_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.udp_nonansi_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUdp_nonansi_declaration([NotNull] SystemVerilog2017Parser.Udp_nonansi_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.udp_ansi_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUdp_ansi_declaration([NotNull] SystemVerilog2017Parser.Udp_ansi_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.udp_ansi_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUdp_ansi_declaration([NotNull] SystemVerilog2017Parser.Udp_ansi_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.udp_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUdp_declaration([NotNull] SystemVerilog2017Parser.Udp_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.udp_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUdp_declaration([NotNull] SystemVerilog2017Parser.Udp_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.udp_declaration_port_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUdp_declaration_port_list([NotNull] SystemVerilog2017Parser.Udp_declaration_port_listContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.udp_declaration_port_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUdp_declaration_port_list([NotNull] SystemVerilog2017Parser.Udp_declaration_port_listContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.udp_port_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUdp_port_declaration([NotNull] SystemVerilog2017Parser.Udp_port_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.udp_port_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUdp_port_declaration([NotNull] SystemVerilog2017Parser.Udp_port_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.udp_output_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUdp_output_declaration([NotNull] SystemVerilog2017Parser.Udp_output_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.udp_output_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUdp_output_declaration([NotNull] SystemVerilog2017Parser.Udp_output_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.udp_input_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUdp_input_declaration([NotNull] SystemVerilog2017Parser.Udp_input_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.udp_input_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUdp_input_declaration([NotNull] SystemVerilog2017Parser.Udp_input_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.udp_reg_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUdp_reg_declaration([NotNull] SystemVerilog2017Parser.Udp_reg_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.udp_reg_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUdp_reg_declaration([NotNull] SystemVerilog2017Parser.Udp_reg_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.udp_body"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUdp_body([NotNull] SystemVerilog2017Parser.Udp_bodyContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.udp_body"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUdp_body([NotNull] SystemVerilog2017Parser.Udp_bodyContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.combinational_body"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCombinational_body([NotNull] SystemVerilog2017Parser.Combinational_bodyContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.combinational_body"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCombinational_body([NotNull] SystemVerilog2017Parser.Combinational_bodyContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.combinational_entry"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCombinational_entry([NotNull] SystemVerilog2017Parser.Combinational_entryContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.combinational_entry"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCombinational_entry([NotNull] SystemVerilog2017Parser.Combinational_entryContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.sequential_body"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSequential_body([NotNull] SystemVerilog2017Parser.Sequential_bodyContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.sequential_body"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSequential_body([NotNull] SystemVerilog2017Parser.Sequential_bodyContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.udp_initial_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUdp_initial_statement([NotNull] SystemVerilog2017Parser.Udp_initial_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.udp_initial_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUdp_initial_statement([NotNull] SystemVerilog2017Parser.Udp_initial_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.sequential_entry"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSequential_entry([NotNull] SystemVerilog2017Parser.Sequential_entryContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.sequential_entry"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSequential_entry([NotNull] SystemVerilog2017Parser.Sequential_entryContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.seq_input_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSeq_input_list([NotNull] SystemVerilog2017Parser.Seq_input_listContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.seq_input_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSeq_input_list([NotNull] SystemVerilog2017Parser.Seq_input_listContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.level_input_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterLevel_input_list([NotNull] SystemVerilog2017Parser.Level_input_listContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.level_input_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitLevel_input_list([NotNull] SystemVerilog2017Parser.Level_input_listContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.edge_input_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEdge_input_list([NotNull] SystemVerilog2017Parser.Edge_input_listContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.edge_input_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEdge_input_list([NotNull] SystemVerilog2017Parser.Edge_input_listContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.edge_indicator"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEdge_indicator([NotNull] SystemVerilog2017Parser.Edge_indicatorContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.edge_indicator"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEdge_indicator([NotNull] SystemVerilog2017Parser.Edge_indicatorContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.current_state"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCurrent_state([NotNull] SystemVerilog2017Parser.Current_stateContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.current_state"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCurrent_state([NotNull] SystemVerilog2017Parser.Current_stateContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.next_state"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNext_state([NotNull] SystemVerilog2017Parser.Next_stateContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.next_state"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNext_state([NotNull] SystemVerilog2017Parser.Next_stateContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.interface_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInterface_declaration([NotNull] SystemVerilog2017Parser.Interface_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.interface_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInterface_declaration([NotNull] SystemVerilog2017Parser.Interface_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.interface_header"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInterface_header([NotNull] SystemVerilog2017Parser.Interface_headerContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.interface_header"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInterface_header([NotNull] SystemVerilog2017Parser.Interface_headerContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.interface_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInterface_item([NotNull] SystemVerilog2017Parser.Interface_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.interface_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInterface_item([NotNull] SystemVerilog2017Parser.Interface_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.modport_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModport_declaration([NotNull] SystemVerilog2017Parser.Modport_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.modport_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModport_declaration([NotNull] SystemVerilog2017Parser.Modport_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.modport_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModport_item([NotNull] SystemVerilog2017Parser.Modport_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.modport_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModport_item([NotNull] SystemVerilog2017Parser.Modport_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.modport_ports_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModport_ports_declaration([NotNull] SystemVerilog2017Parser.Modport_ports_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.modport_ports_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModport_ports_declaration([NotNull] SystemVerilog2017Parser.Modport_ports_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.modport_clocking_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModport_clocking_declaration([NotNull] SystemVerilog2017Parser.Modport_clocking_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.modport_clocking_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModport_clocking_declaration([NotNull] SystemVerilog2017Parser.Modport_clocking_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.modport_simple_ports_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModport_simple_ports_declaration([NotNull] SystemVerilog2017Parser.Modport_simple_ports_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.modport_simple_ports_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModport_simple_ports_declaration([NotNull] SystemVerilog2017Parser.Modport_simple_ports_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.modport_simple_port"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModport_simple_port([NotNull] SystemVerilog2017Parser.Modport_simple_portContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.modport_simple_port"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModport_simple_port([NotNull] SystemVerilog2017Parser.Modport_simple_portContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.modport_tf_ports_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModport_tf_ports_declaration([NotNull] SystemVerilog2017Parser.Modport_tf_ports_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.modport_tf_ports_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModport_tf_ports_declaration([NotNull] SystemVerilog2017Parser.Modport_tf_ports_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.modport_tf_port"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModport_tf_port([NotNull] SystemVerilog2017Parser.Modport_tf_portContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.modport_tf_port"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModport_tf_port([NotNull] SystemVerilog2017Parser.Modport_tf_portContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.statement_or_null"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStatement_or_null([NotNull] SystemVerilog2017Parser.Statement_or_nullContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.statement_or_null"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStatement_or_null([NotNull] SystemVerilog2017Parser.Statement_or_nullContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.initial_construct"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInitial_construct([NotNull] SystemVerilog2017Parser.Initial_constructContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.initial_construct"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInitial_construct([NotNull] SystemVerilog2017Parser.Initial_constructContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.default_clocking_or_dissable_construct"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDefault_clocking_or_dissable_construct([NotNull] SystemVerilog2017Parser.Default_clocking_or_dissable_constructContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.default_clocking_or_dissable_construct"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDefault_clocking_or_dissable_construct([NotNull] SystemVerilog2017Parser.Default_clocking_or_dissable_constructContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStatement([NotNull] SystemVerilog2017Parser.StatementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStatement([NotNull] SystemVerilog2017Parser.StatementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.statement_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStatement_item([NotNull] SystemVerilog2017Parser.Statement_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.statement_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStatement_item([NotNull] SystemVerilog2017Parser.Statement_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.cycle_delay"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCycle_delay([NotNull] SystemVerilog2017Parser.Cycle_delayContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.cycle_delay"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCycle_delay([NotNull] SystemVerilog2017Parser.Cycle_delayContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.clocking_drive"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterClocking_drive([NotNull] SystemVerilog2017Parser.Clocking_driveContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.clocking_drive"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitClocking_drive([NotNull] SystemVerilog2017Parser.Clocking_driveContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.clockvar_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterClockvar_expression([NotNull] SystemVerilog2017Parser.Clockvar_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.clockvar_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitClockvar_expression([NotNull] SystemVerilog2017Parser.Clockvar_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.final_construct"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterFinal_construct([NotNull] SystemVerilog2017Parser.Final_constructContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.final_construct"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitFinal_construct([NotNull] SystemVerilog2017Parser.Final_constructContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.blocking_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBlocking_assignment([NotNull] SystemVerilog2017Parser.Blocking_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.blocking_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBlocking_assignment([NotNull] SystemVerilog2017Parser.Blocking_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.procedural_timing_control_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProcedural_timing_control_statement([NotNull] SystemVerilog2017Parser.Procedural_timing_control_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.procedural_timing_control_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProcedural_timing_control_statement([NotNull] SystemVerilog2017Parser.Procedural_timing_control_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.procedural_timing_control"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProcedural_timing_control([NotNull] SystemVerilog2017Parser.Procedural_timing_controlContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.procedural_timing_control"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProcedural_timing_control([NotNull] SystemVerilog2017Parser.Procedural_timing_controlContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.event_control"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEvent_control([NotNull] SystemVerilog2017Parser.Event_controlContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.event_control"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEvent_control([NotNull] SystemVerilog2017Parser.Event_controlContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.delay_or_event_control"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDelay_or_event_control([NotNull] SystemVerilog2017Parser.Delay_or_event_controlContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.delay_or_event_control"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDelay_or_event_control([NotNull] SystemVerilog2017Parser.Delay_or_event_controlContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.delay3"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDelay3([NotNull] SystemVerilog2017Parser.Delay3Context context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.delay3"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDelay3([NotNull] SystemVerilog2017Parser.Delay3Context context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.delay2"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDelay2([NotNull] SystemVerilog2017Parser.Delay2Context context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.delay2"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDelay2([NotNull] SystemVerilog2017Parser.Delay2Context context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.delay_value"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDelay_value([NotNull] SystemVerilog2017Parser.Delay_valueContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.delay_value"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDelay_value([NotNull] SystemVerilog2017Parser.Delay_valueContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.delay_control"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDelay_control([NotNull] SystemVerilog2017Parser.Delay_controlContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.delay_control"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDelay_control([NotNull] SystemVerilog2017Parser.Delay_controlContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.nonblocking_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNonblocking_assignment([NotNull] SystemVerilog2017Parser.Nonblocking_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.nonblocking_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNonblocking_assignment([NotNull] SystemVerilog2017Parser.Nonblocking_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.procedural_continuous_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProcedural_continuous_assignment([NotNull] SystemVerilog2017Parser.Procedural_continuous_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.procedural_continuous_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProcedural_continuous_assignment([NotNull] SystemVerilog2017Parser.Procedural_continuous_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.variable_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterVariable_assignment([NotNull] SystemVerilog2017Parser.Variable_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.variable_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitVariable_assignment([NotNull] SystemVerilog2017Parser.Variable_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.action_block"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAction_block([NotNull] SystemVerilog2017Parser.Action_blockContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.action_block"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAction_block([NotNull] SystemVerilog2017Parser.Action_blockContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.seq_block"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSeq_block([NotNull] SystemVerilog2017Parser.Seq_blockContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.seq_block"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSeq_block([NotNull] SystemVerilog2017Parser.Seq_blockContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.par_block"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPar_block([NotNull] SystemVerilog2017Parser.Par_blockContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.par_block"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPar_block([NotNull] SystemVerilog2017Parser.Par_blockContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.case_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCase_statement([NotNull] SystemVerilog2017Parser.Case_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.case_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCase_statement([NotNull] SystemVerilog2017Parser.Case_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.case_keyword"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCase_keyword([NotNull] SystemVerilog2017Parser.Case_keywordContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.case_keyword"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCase_keyword([NotNull] SystemVerilog2017Parser.Case_keywordContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.case_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCase_item([NotNull] SystemVerilog2017Parser.Case_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.case_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCase_item([NotNull] SystemVerilog2017Parser.Case_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.case_pattern_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCase_pattern_item([NotNull] SystemVerilog2017Parser.Case_pattern_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.case_pattern_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCase_pattern_item([NotNull] SystemVerilog2017Parser.Case_pattern_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.case_inside_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCase_inside_item([NotNull] SystemVerilog2017Parser.Case_inside_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.case_inside_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCase_inside_item([NotNull] SystemVerilog2017Parser.Case_inside_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.randcase_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterRandcase_statement([NotNull] SystemVerilog2017Parser.Randcase_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.randcase_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitRandcase_statement([NotNull] SystemVerilog2017Parser.Randcase_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.randcase_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterRandcase_item([NotNull] SystemVerilog2017Parser.Randcase_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.randcase_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitRandcase_item([NotNull] SystemVerilog2017Parser.Randcase_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.cond_predicate"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCond_predicate([NotNull] SystemVerilog2017Parser.Cond_predicateContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.cond_predicate"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCond_predicate([NotNull] SystemVerilog2017Parser.Cond_predicateContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.conditional_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConditional_statement([NotNull] SystemVerilog2017Parser.Conditional_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.conditional_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConditional_statement([NotNull] SystemVerilog2017Parser.Conditional_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.subroutine_call_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSubroutine_call_statement([NotNull] SystemVerilog2017Parser.Subroutine_call_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.subroutine_call_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSubroutine_call_statement([NotNull] SystemVerilog2017Parser.Subroutine_call_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.disable_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDisable_statement([NotNull] SystemVerilog2017Parser.Disable_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.disable_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDisable_statement([NotNull] SystemVerilog2017Parser.Disable_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.event_trigger"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEvent_trigger([NotNull] SystemVerilog2017Parser.Event_triggerContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.event_trigger"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEvent_trigger([NotNull] SystemVerilog2017Parser.Event_triggerContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterLoop_statement([NotNull] SystemVerilog2017Parser.Loop_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.loop_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitLoop_statement([NotNull] SystemVerilog2017Parser.Loop_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_variable_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_variable_assignments([NotNull] SystemVerilog2017Parser.List_of_variable_assignmentsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_variable_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_variable_assignments([NotNull] SystemVerilog2017Parser.List_of_variable_assignmentsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.for_initialization"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterFor_initialization([NotNull] SystemVerilog2017Parser.For_initializationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.for_initialization"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitFor_initialization([NotNull] SystemVerilog2017Parser.For_initializationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.for_variable_declaration_var_assign"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterFor_variable_declaration_var_assign([NotNull] SystemVerilog2017Parser.For_variable_declaration_var_assignContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.for_variable_declaration_var_assign"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitFor_variable_declaration_var_assign([NotNull] SystemVerilog2017Parser.For_variable_declaration_var_assignContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.for_variable_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterFor_variable_declaration([NotNull] SystemVerilog2017Parser.For_variable_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.for_variable_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitFor_variable_declaration([NotNull] SystemVerilog2017Parser.For_variable_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.for_step"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterFor_step([NotNull] SystemVerilog2017Parser.For_stepContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.for_step"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitFor_step([NotNull] SystemVerilog2017Parser.For_stepContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.loop_variables"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterLoop_variables([NotNull] SystemVerilog2017Parser.Loop_variablesContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.loop_variables"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitLoop_variables([NotNull] SystemVerilog2017Parser.Loop_variablesContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.jump_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterJump_statement([NotNull] SystemVerilog2017Parser.Jump_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.jump_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitJump_statement([NotNull] SystemVerilog2017Parser.Jump_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.wait_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterWait_statement([NotNull] SystemVerilog2017Parser.Wait_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.wait_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitWait_statement([NotNull] SystemVerilog2017Parser.Wait_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.name_of_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterName_of_instance([NotNull] SystemVerilog2017Parser.Name_of_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.name_of_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitName_of_instance([NotNull] SystemVerilog2017Parser.Name_of_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.checker_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterChecker_instantiation([NotNull] SystemVerilog2017Parser.Checker_instantiationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.checker_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitChecker_instantiation([NotNull] SystemVerilog2017Parser.Checker_instantiationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_checker_port_connections"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_checker_port_connections([NotNull] SystemVerilog2017Parser.List_of_checker_port_connectionsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_checker_port_connections"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_checker_port_connections([NotNull] SystemVerilog2017Parser.List_of_checker_port_connectionsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.ordered_checker_port_connection"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterOrdered_checker_port_connection([NotNull] SystemVerilog2017Parser.Ordered_checker_port_connectionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.ordered_checker_port_connection"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitOrdered_checker_port_connection([NotNull] SystemVerilog2017Parser.Ordered_checker_port_connectionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.named_checker_port_connection"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNamed_checker_port_connection([NotNull] SystemVerilog2017Parser.Named_checker_port_connectionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.named_checker_port_connection"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNamed_checker_port_connection([NotNull] SystemVerilog2017Parser.Named_checker_port_connectionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.procedural_assertion_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProcedural_assertion_statement([NotNull] SystemVerilog2017Parser.Procedural_assertion_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.procedural_assertion_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProcedural_assertion_statement([NotNull] SystemVerilog2017Parser.Procedural_assertion_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.concurrent_assertion_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConcurrent_assertion_statement([NotNull] SystemVerilog2017Parser.Concurrent_assertion_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.concurrent_assertion_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConcurrent_assertion_statement([NotNull] SystemVerilog2017Parser.Concurrent_assertion_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.assertion_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAssertion_item([NotNull] SystemVerilog2017Parser.Assertion_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.assertion_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAssertion_item([NotNull] SystemVerilog2017Parser.Assertion_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.concurrent_assertion_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConcurrent_assertion_item([NotNull] SystemVerilog2017Parser.Concurrent_assertion_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.concurrent_assertion_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConcurrent_assertion_item([NotNull] SystemVerilog2017Parser.Concurrent_assertion_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.immediate_assertion_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterImmediate_assertion_statement([NotNull] SystemVerilog2017Parser.Immediate_assertion_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.immediate_assertion_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitImmediate_assertion_statement([NotNull] SystemVerilog2017Parser.Immediate_assertion_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.simple_immediate_assertion_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSimple_immediate_assertion_statement([NotNull] SystemVerilog2017Parser.Simple_immediate_assertion_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.simple_immediate_assertion_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSimple_immediate_assertion_statement([NotNull] SystemVerilog2017Parser.Simple_immediate_assertion_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.simple_immediate_assert_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSimple_immediate_assert_statement([NotNull] SystemVerilog2017Parser.Simple_immediate_assert_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.simple_immediate_assert_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSimple_immediate_assert_statement([NotNull] SystemVerilog2017Parser.Simple_immediate_assert_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.simple_immediate_assume_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSimple_immediate_assume_statement([NotNull] SystemVerilog2017Parser.Simple_immediate_assume_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.simple_immediate_assume_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSimple_immediate_assume_statement([NotNull] SystemVerilog2017Parser.Simple_immediate_assume_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.simple_immediate_cover_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSimple_immediate_cover_statement([NotNull] SystemVerilog2017Parser.Simple_immediate_cover_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.simple_immediate_cover_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSimple_immediate_cover_statement([NotNull] SystemVerilog2017Parser.Simple_immediate_cover_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.deferred_immediate_assertion_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDeferred_immediate_assertion_statement([NotNull] SystemVerilog2017Parser.Deferred_immediate_assertion_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.deferred_immediate_assertion_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDeferred_immediate_assertion_statement([NotNull] SystemVerilog2017Parser.Deferred_immediate_assertion_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.primitive_delay"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimitive_delay([NotNull] SystemVerilog2017Parser.Primitive_delayContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.primitive_delay"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimitive_delay([NotNull] SystemVerilog2017Parser.Primitive_delayContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.deferred_immediate_assert_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDeferred_immediate_assert_statement([NotNull] SystemVerilog2017Parser.Deferred_immediate_assert_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.deferred_immediate_assert_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDeferred_immediate_assert_statement([NotNull] SystemVerilog2017Parser.Deferred_immediate_assert_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.deferred_immediate_assume_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDeferred_immediate_assume_statement([NotNull] SystemVerilog2017Parser.Deferred_immediate_assume_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.deferred_immediate_assume_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDeferred_immediate_assume_statement([NotNull] SystemVerilog2017Parser.Deferred_immediate_assume_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.deferred_immediate_cover_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDeferred_immediate_cover_statement([NotNull] SystemVerilog2017Parser.Deferred_immediate_cover_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.deferred_immediate_cover_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDeferred_immediate_cover_statement([NotNull] SystemVerilog2017Parser.Deferred_immediate_cover_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.weight_specification"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterWeight_specification([NotNull] SystemVerilog2017Parser.Weight_specificationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.weight_specification"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitWeight_specification([NotNull] SystemVerilog2017Parser.Weight_specificationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.production_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProduction_item([NotNull] SystemVerilog2017Parser.Production_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.production_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProduction_item([NotNull] SystemVerilog2017Parser.Production_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.rs_code_block"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterRs_code_block([NotNull] SystemVerilog2017Parser.Rs_code_blockContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.rs_code_block"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitRs_code_block([NotNull] SystemVerilog2017Parser.Rs_code_blockContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.randsequence_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterRandsequence_statement([NotNull] SystemVerilog2017Parser.Randsequence_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.randsequence_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitRandsequence_statement([NotNull] SystemVerilog2017Parser.Randsequence_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.rs_prod"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterRs_prod([NotNull] SystemVerilog2017Parser.Rs_prodContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.rs_prod"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitRs_prod([NotNull] SystemVerilog2017Parser.Rs_prodContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.rs_if_else"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterRs_if_else([NotNull] SystemVerilog2017Parser.Rs_if_elseContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.rs_if_else"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitRs_if_else([NotNull] SystemVerilog2017Parser.Rs_if_elseContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.rs_repeat"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterRs_repeat([NotNull] SystemVerilog2017Parser.Rs_repeatContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.rs_repeat"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitRs_repeat([NotNull] SystemVerilog2017Parser.Rs_repeatContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.rs_case"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterRs_case([NotNull] SystemVerilog2017Parser.Rs_caseContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.rs_case"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitRs_case([NotNull] SystemVerilog2017Parser.Rs_caseContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.rs_case_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterRs_case_item([NotNull] SystemVerilog2017Parser.Rs_case_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.rs_case_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitRs_case_item([NotNull] SystemVerilog2017Parser.Rs_case_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.rs_rule"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterRs_rule([NotNull] SystemVerilog2017Parser.Rs_ruleContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.rs_rule"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitRs_rule([NotNull] SystemVerilog2017Parser.Rs_ruleContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.rs_production_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterRs_production_list([NotNull] SystemVerilog2017Parser.Rs_production_listContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.rs_production_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitRs_production_list([NotNull] SystemVerilog2017Parser.Rs_production_listContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.production"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProduction([NotNull] SystemVerilog2017Parser.ProductionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.production"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProduction([NotNull] SystemVerilog2017Parser.ProductionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.tf_item_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTf_item_declaration([NotNull] SystemVerilog2017Parser.Tf_item_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.tf_item_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTf_item_declaration([NotNull] SystemVerilog2017Parser.Tf_item_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.tf_port_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTf_port_list([NotNull] SystemVerilog2017Parser.Tf_port_listContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.tf_port_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTf_port_list([NotNull] SystemVerilog2017Parser.Tf_port_listContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.tf_port_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTf_port_item([NotNull] SystemVerilog2017Parser.Tf_port_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.tf_port_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTf_port_item([NotNull] SystemVerilog2017Parser.Tf_port_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.tf_port_direction"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTf_port_direction([NotNull] SystemVerilog2017Parser.Tf_port_directionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.tf_port_direction"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTf_port_direction([NotNull] SystemVerilog2017Parser.Tf_port_directionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.tf_port_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTf_port_declaration([NotNull] SystemVerilog2017Parser.Tf_port_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.tf_port_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTf_port_declaration([NotNull] SystemVerilog2017Parser.Tf_port_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_tf_variable_identifiers_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_tf_variable_identifiers_item([NotNull] SystemVerilog2017Parser.List_of_tf_variable_identifiers_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_tf_variable_identifiers_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_tf_variable_identifiers_item([NotNull] SystemVerilog2017Parser.List_of_tf_variable_identifiers_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_tf_variable_identifiers"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_tf_variable_identifiers([NotNull] SystemVerilog2017Parser.List_of_tf_variable_identifiersContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_tf_variable_identifiers"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_tf_variable_identifiers([NotNull] SystemVerilog2017Parser.List_of_tf_variable_identifiersContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.expect_property_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterExpect_property_statement([NotNull] SystemVerilog2017Parser.Expect_property_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.expect_property_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitExpect_property_statement([NotNull] SystemVerilog2017Parser.Expect_property_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.block_item_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBlock_item_declaration([NotNull] SystemVerilog2017Parser.Block_item_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.block_item_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBlock_item_declaration([NotNull] SystemVerilog2017Parser.Block_item_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.param_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterParam_assignment([NotNull] SystemVerilog2017Parser.Param_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.param_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitParam_assignment([NotNull] SystemVerilog2017Parser.Param_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.type_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterType_assignment([NotNull] SystemVerilog2017Parser.Type_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.type_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitType_assignment([NotNull] SystemVerilog2017Parser.Type_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_type_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_type_assignments([NotNull] SystemVerilog2017Parser.List_of_type_assignmentsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_type_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_type_assignments([NotNull] SystemVerilog2017Parser.List_of_type_assignmentsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_param_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_param_assignments([NotNull] SystemVerilog2017Parser.List_of_param_assignmentsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_param_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_param_assignments([NotNull] SystemVerilog2017Parser.List_of_param_assignmentsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.local_parameter_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterLocal_parameter_declaration([NotNull] SystemVerilog2017Parser.Local_parameter_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.local_parameter_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitLocal_parameter_declaration([NotNull] SystemVerilog2017Parser.Local_parameter_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.parameter_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterParameter_declaration([NotNull] SystemVerilog2017Parser.Parameter_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.parameter_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitParameter_declaration([NotNull] SystemVerilog2017Parser.Parameter_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.type_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterType_declaration([NotNull] SystemVerilog2017Parser.Type_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.type_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitType_declaration([NotNull] SystemVerilog2017Parser.Type_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.net_type_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNet_type_declaration([NotNull] SystemVerilog2017Parser.Net_type_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.net_type_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNet_type_declaration([NotNull] SystemVerilog2017Parser.Net_type_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.let_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterLet_declaration([NotNull] SystemVerilog2017Parser.Let_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.let_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitLet_declaration([NotNull] SystemVerilog2017Parser.Let_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.let_port_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterLet_port_list([NotNull] SystemVerilog2017Parser.Let_port_listContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.let_port_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitLet_port_list([NotNull] SystemVerilog2017Parser.Let_port_listContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.let_port_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterLet_port_item([NotNull] SystemVerilog2017Parser.Let_port_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.let_port_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitLet_port_item([NotNull] SystemVerilog2017Parser.Let_port_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.let_formal_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterLet_formal_type([NotNull] SystemVerilog2017Parser.Let_formal_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.let_formal_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitLet_formal_type([NotNull] SystemVerilog2017Parser.Let_formal_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.package_import_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPackage_import_declaration([NotNull] SystemVerilog2017Parser.Package_import_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.package_import_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPackage_import_declaration([NotNull] SystemVerilog2017Parser.Package_import_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.package_import_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPackage_import_item([NotNull] SystemVerilog2017Parser.Package_import_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.package_import_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPackage_import_item([NotNull] SystemVerilog2017Parser.Package_import_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.property_list_of_arguments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProperty_list_of_arguments([NotNull] SystemVerilog2017Parser.Property_list_of_argumentsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.property_list_of_arguments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProperty_list_of_arguments([NotNull] SystemVerilog2017Parser.Property_list_of_argumentsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.property_actual_arg"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProperty_actual_arg([NotNull] SystemVerilog2017Parser.Property_actual_argContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.property_actual_arg"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProperty_actual_arg([NotNull] SystemVerilog2017Parser.Property_actual_argContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.property_formal_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProperty_formal_type([NotNull] SystemVerilog2017Parser.Property_formal_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.property_formal_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProperty_formal_type([NotNull] SystemVerilog2017Parser.Property_formal_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_formal_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSequence_formal_type([NotNull] SystemVerilog2017Parser.Sequence_formal_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_formal_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSequence_formal_type([NotNull] SystemVerilog2017Parser.Sequence_formal_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.property_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProperty_instance([NotNull] SystemVerilog2017Parser.Property_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.property_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProperty_instance([NotNull] SystemVerilog2017Parser.Property_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.property_spec"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProperty_spec([NotNull] SystemVerilog2017Parser.Property_specContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.property_spec"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProperty_spec([NotNull] SystemVerilog2017Parser.Property_specContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.property_expr"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProperty_expr([NotNull] SystemVerilog2017Parser.Property_exprContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.property_expr"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProperty_expr([NotNull] SystemVerilog2017Parser.Property_exprContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.property_case_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProperty_case_item([NotNull] SystemVerilog2017Parser.Property_case_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.property_case_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProperty_case_item([NotNull] SystemVerilog2017Parser.Property_case_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.bit_select"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBit_select([NotNull] SystemVerilog2017Parser.Bit_selectContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.bit_select"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBit_select([NotNull] SystemVerilog2017Parser.Bit_selectContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.identifier_with_bit_select"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterIdentifier_with_bit_select([NotNull] SystemVerilog2017Parser.Identifier_with_bit_selectContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.identifier_with_bit_select"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitIdentifier_with_bit_select([NotNull] SystemVerilog2017Parser.Identifier_with_bit_selectContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.package_or_class_scoped_hier_id_with_select"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPackage_or_class_scoped_hier_id_with_select([NotNull] SystemVerilog2017Parser.Package_or_class_scoped_hier_id_with_selectContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.package_or_class_scoped_hier_id_with_select"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPackage_or_class_scoped_hier_id_with_select([NotNull] SystemVerilog2017Parser.Package_or_class_scoped_hier_id_with_selectContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.package_or_class_scoped_path_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPackage_or_class_scoped_path_item([NotNull] SystemVerilog2017Parser.Package_or_class_scoped_path_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.package_or_class_scoped_path_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPackage_or_class_scoped_path_item([NotNull] SystemVerilog2017Parser.Package_or_class_scoped_path_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.package_or_class_scoped_path"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPackage_or_class_scoped_path([NotNull] SystemVerilog2017Parser.Package_or_class_scoped_pathContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.package_or_class_scoped_path"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPackage_or_class_scoped_path([NotNull] SystemVerilog2017Parser.Package_or_class_scoped_pathContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.hierarchical_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterHierarchical_identifier([NotNull] SystemVerilog2017Parser.Hierarchical_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.hierarchical_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitHierarchical_identifier([NotNull] SystemVerilog2017Parser.Hierarchical_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.package_or_class_scoped_id"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPackage_or_class_scoped_id([NotNull] SystemVerilog2017Parser.Package_or_class_scoped_idContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.package_or_class_scoped_id"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPackage_or_class_scoped_id([NotNull] SystemVerilog2017Parser.Package_or_class_scoped_idContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.select"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSelect([NotNull] SystemVerilog2017Parser.SelectContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.select"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSelect([NotNull] SystemVerilog2017Parser.SelectContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.event_expression_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEvent_expression_item([NotNull] SystemVerilog2017Parser.Event_expression_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.event_expression_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEvent_expression_item([NotNull] SystemVerilog2017Parser.Event_expression_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.event_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEvent_expression([NotNull] SystemVerilog2017Parser.Event_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.event_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEvent_expression([NotNull] SystemVerilog2017Parser.Event_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.boolean_abbrev"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBoolean_abbrev([NotNull] SystemVerilog2017Parser.Boolean_abbrevContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.boolean_abbrev"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBoolean_abbrev([NotNull] SystemVerilog2017Parser.Boolean_abbrevContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_abbrev"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSequence_abbrev([NotNull] SystemVerilog2017Parser.Sequence_abbrevContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_abbrev"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSequence_abbrev([NotNull] SystemVerilog2017Parser.Sequence_abbrevContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.consecutive_repetition"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConsecutive_repetition([NotNull] SystemVerilog2017Parser.Consecutive_repetitionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.consecutive_repetition"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConsecutive_repetition([NotNull] SystemVerilog2017Parser.Consecutive_repetitionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.non_consecutive_repetition"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNon_consecutive_repetition([NotNull] SystemVerilog2017Parser.Non_consecutive_repetitionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.non_consecutive_repetition"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNon_consecutive_repetition([NotNull] SystemVerilog2017Parser.Non_consecutive_repetitionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.goto_repetition"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGoto_repetition([NotNull] SystemVerilog2017Parser.Goto_repetitionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.goto_repetition"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGoto_repetition([NotNull] SystemVerilog2017Parser.Goto_repetitionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.cycle_delay_const_range_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCycle_delay_const_range_expression([NotNull] SystemVerilog2017Parser.Cycle_delay_const_range_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.cycle_delay_const_range_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCycle_delay_const_range_expression([NotNull] SystemVerilog2017Parser.Cycle_delay_const_range_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSequence_instance([NotNull] SystemVerilog2017Parser.Sequence_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSequence_instance([NotNull] SystemVerilog2017Parser.Sequence_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_expr"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSequence_expr([NotNull] SystemVerilog2017Parser.Sequence_exprContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_expr"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSequence_expr([NotNull] SystemVerilog2017Parser.Sequence_exprContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_match_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSequence_match_item([NotNull] SystemVerilog2017Parser.Sequence_match_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_match_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSequence_match_item([NotNull] SystemVerilog2017Parser.Sequence_match_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.operator_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterOperator_assignment([NotNull] SystemVerilog2017Parser.Operator_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.operator_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitOperator_assignment([NotNull] SystemVerilog2017Parser.Operator_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_actual_arg"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSequence_actual_arg([NotNull] SystemVerilog2017Parser.Sequence_actual_argContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_actual_arg"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSequence_actual_arg([NotNull] SystemVerilog2017Parser.Sequence_actual_argContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.dist_weight"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDist_weight([NotNull] SystemVerilog2017Parser.Dist_weightContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.dist_weight"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDist_weight([NotNull] SystemVerilog2017Parser.Dist_weightContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.clocking_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterClocking_declaration([NotNull] SystemVerilog2017Parser.Clocking_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.clocking_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitClocking_declaration([NotNull] SystemVerilog2017Parser.Clocking_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.clocking_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterClocking_item([NotNull] SystemVerilog2017Parser.Clocking_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.clocking_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitClocking_item([NotNull] SystemVerilog2017Parser.Clocking_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_clocking_decl_assign"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_clocking_decl_assign([NotNull] SystemVerilog2017Parser.List_of_clocking_decl_assignContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_clocking_decl_assign"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_clocking_decl_assign([NotNull] SystemVerilog2017Parser.List_of_clocking_decl_assignContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.clocking_decl_assign"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterClocking_decl_assign([NotNull] SystemVerilog2017Parser.Clocking_decl_assignContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.clocking_decl_assign"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitClocking_decl_assign([NotNull] SystemVerilog2017Parser.Clocking_decl_assignContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.default_skew"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDefault_skew([NotNull] SystemVerilog2017Parser.Default_skewContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.default_skew"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDefault_skew([NotNull] SystemVerilog2017Parser.Default_skewContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.clocking_direction"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterClocking_direction([NotNull] SystemVerilog2017Parser.Clocking_directionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.clocking_direction"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitClocking_direction([NotNull] SystemVerilog2017Parser.Clocking_directionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.clocking_skew"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterClocking_skew([NotNull] SystemVerilog2017Parser.Clocking_skewContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.clocking_skew"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitClocking_skew([NotNull] SystemVerilog2017Parser.Clocking_skewContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.clocking_event"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterClocking_event([NotNull] SystemVerilog2017Parser.Clocking_eventContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.clocking_event"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitClocking_event([NotNull] SystemVerilog2017Parser.Clocking_eventContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.cycle_delay_range"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCycle_delay_range([NotNull] SystemVerilog2017Parser.Cycle_delay_rangeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.cycle_delay_range"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCycle_delay_range([NotNull] SystemVerilog2017Parser.Cycle_delay_rangeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.expression_or_dist"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterExpression_or_dist([NotNull] SystemVerilog2017Parser.Expression_or_distContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.expression_or_dist"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitExpression_or_dist([NotNull] SystemVerilog2017Parser.Expression_or_distContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.covergroup_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCovergroup_declaration([NotNull] SystemVerilog2017Parser.Covergroup_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.covergroup_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCovergroup_declaration([NotNull] SystemVerilog2017Parser.Covergroup_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.cover_cross"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCover_cross([NotNull] SystemVerilog2017Parser.Cover_crossContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.cover_cross"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCover_cross([NotNull] SystemVerilog2017Parser.Cover_crossContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.identifier_list_2plus"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterIdentifier_list_2plus([NotNull] SystemVerilog2017Parser.Identifier_list_2plusContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.identifier_list_2plus"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitIdentifier_list_2plus([NotNull] SystemVerilog2017Parser.Identifier_list_2plusContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.cross_body"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCross_body([NotNull] SystemVerilog2017Parser.Cross_bodyContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.cross_body"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCross_body([NotNull] SystemVerilog2017Parser.Cross_bodyContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.cross_body_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCross_body_item([NotNull] SystemVerilog2017Parser.Cross_body_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.cross_body_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCross_body_item([NotNull] SystemVerilog2017Parser.Cross_body_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.bins_selection_or_option"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBins_selection_or_option([NotNull] SystemVerilog2017Parser.Bins_selection_or_optionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.bins_selection_or_option"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBins_selection_or_option([NotNull] SystemVerilog2017Parser.Bins_selection_or_optionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.bins_selection"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBins_selection([NotNull] SystemVerilog2017Parser.Bins_selectionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.bins_selection"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBins_selection([NotNull] SystemVerilog2017Parser.Bins_selectionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.select_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSelect_expression([NotNull] SystemVerilog2017Parser.Select_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.select_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSelect_expression([NotNull] SystemVerilog2017Parser.Select_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.select_condition"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSelect_condition([NotNull] SystemVerilog2017Parser.Select_conditionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.select_condition"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSelect_condition([NotNull] SystemVerilog2017Parser.Select_conditionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.bins_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBins_expression([NotNull] SystemVerilog2017Parser.Bins_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.bins_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBins_expression([NotNull] SystemVerilog2017Parser.Bins_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.covergroup_range_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCovergroup_range_list([NotNull] SystemVerilog2017Parser.Covergroup_range_listContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.covergroup_range_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCovergroup_range_list([NotNull] SystemVerilog2017Parser.Covergroup_range_listContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.covergroup_value_range"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCovergroup_value_range([NotNull] SystemVerilog2017Parser.Covergroup_value_rangeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.covergroup_value_range"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCovergroup_value_range([NotNull] SystemVerilog2017Parser.Covergroup_value_rangeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.covergroup_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCovergroup_expression([NotNull] SystemVerilog2017Parser.Covergroup_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.covergroup_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCovergroup_expression([NotNull] SystemVerilog2017Parser.Covergroup_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.coverage_spec_or_option"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCoverage_spec_or_option([NotNull] SystemVerilog2017Parser.Coverage_spec_or_optionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.coverage_spec_or_option"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCoverage_spec_or_option([NotNull] SystemVerilog2017Parser.Coverage_spec_or_optionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.coverage_option"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCoverage_option([NotNull] SystemVerilog2017Parser.Coverage_optionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.coverage_option"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCoverage_option([NotNull] SystemVerilog2017Parser.Coverage_optionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.coverage_spec"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCoverage_spec([NotNull] SystemVerilog2017Parser.Coverage_specContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.coverage_spec"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCoverage_spec([NotNull] SystemVerilog2017Parser.Coverage_specContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.cover_point"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCover_point([NotNull] SystemVerilog2017Parser.Cover_pointContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.cover_point"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCover_point([NotNull] SystemVerilog2017Parser.Cover_pointContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.bins_or_empty"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBins_or_empty([NotNull] SystemVerilog2017Parser.Bins_or_emptyContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.bins_or_empty"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBins_or_empty([NotNull] SystemVerilog2017Parser.Bins_or_emptyContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.bins_or_options"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBins_or_options([NotNull] SystemVerilog2017Parser.Bins_or_optionsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.bins_or_options"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBins_or_options([NotNull] SystemVerilog2017Parser.Bins_or_optionsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.trans_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTrans_list([NotNull] SystemVerilog2017Parser.Trans_listContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.trans_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTrans_list([NotNull] SystemVerilog2017Parser.Trans_listContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.trans_set"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTrans_set([NotNull] SystemVerilog2017Parser.Trans_setContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.trans_set"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTrans_set([NotNull] SystemVerilog2017Parser.Trans_setContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.trans_range_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTrans_range_list([NotNull] SystemVerilog2017Parser.Trans_range_listContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.trans_range_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTrans_range_list([NotNull] SystemVerilog2017Parser.Trans_range_listContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.repeat_range"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterRepeat_range([NotNull] SystemVerilog2017Parser.Repeat_rangeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.repeat_range"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitRepeat_range([NotNull] SystemVerilog2017Parser.Repeat_rangeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.coverage_event"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCoverage_event([NotNull] SystemVerilog2017Parser.Coverage_eventContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.coverage_event"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCoverage_event([NotNull] SystemVerilog2017Parser.Coverage_eventContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.block_event_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBlock_event_expression([NotNull] SystemVerilog2017Parser.Block_event_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.block_event_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBlock_event_expression([NotNull] SystemVerilog2017Parser.Block_event_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.hierarchical_btf_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterHierarchical_btf_identifier([NotNull] SystemVerilog2017Parser.Hierarchical_btf_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.hierarchical_btf_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitHierarchical_btf_identifier([NotNull] SystemVerilog2017Parser.Hierarchical_btf_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.assertion_variable_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAssertion_variable_declaration([NotNull] SystemVerilog2017Parser.Assertion_variable_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.assertion_variable_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAssertion_variable_declaration([NotNull] SystemVerilog2017Parser.Assertion_variable_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.dist_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDist_item([NotNull] SystemVerilog2017Parser.Dist_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.dist_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDist_item([NotNull] SystemVerilog2017Parser.Dist_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.value_range"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterValue_range([NotNull] SystemVerilog2017Parser.Value_rangeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.value_range"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitValue_range([NotNull] SystemVerilog2017Parser.Value_rangeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.attribute_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAttribute_instance([NotNull] SystemVerilog2017Parser.Attribute_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.attribute_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAttribute_instance([NotNull] SystemVerilog2017Parser.Attribute_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.attr_spec"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAttr_spec([NotNull] SystemVerilog2017Parser.Attr_specContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.attr_spec"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAttr_spec([NotNull] SystemVerilog2017Parser.Attr_specContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.class_new"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterClass_new([NotNull] SystemVerilog2017Parser.Class_newContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.class_new"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitClass_new([NotNull] SystemVerilog2017Parser.Class_newContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.param_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterParam_expression([NotNull] SystemVerilog2017Parser.Param_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.param_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitParam_expression([NotNull] SystemVerilog2017Parser.Param_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.constant_param_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConstant_param_expression([NotNull] SystemVerilog2017Parser.Constant_param_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.constant_param_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConstant_param_expression([NotNull] SystemVerilog2017Parser.Constant_param_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.unpacked_dimension"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUnpacked_dimension([NotNull] SystemVerilog2017Parser.Unpacked_dimensionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.unpacked_dimension"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUnpacked_dimension([NotNull] SystemVerilog2017Parser.Unpacked_dimensionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.packed_dimension"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPacked_dimension([NotNull] SystemVerilog2017Parser.Packed_dimensionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.packed_dimension"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPacked_dimension([NotNull] SystemVerilog2017Parser.Packed_dimensionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.variable_dimension"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterVariable_dimension([NotNull] SystemVerilog2017Parser.Variable_dimensionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.variable_dimension"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitVariable_dimension([NotNull] SystemVerilog2017Parser.Variable_dimensionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.struct_union"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStruct_union([NotNull] SystemVerilog2017Parser.Struct_unionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.struct_union"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStruct_union([NotNull] SystemVerilog2017Parser.Struct_unionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.enum_base_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEnum_base_type([NotNull] SystemVerilog2017Parser.Enum_base_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.enum_base_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEnum_base_type([NotNull] SystemVerilog2017Parser.Enum_base_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.data_type_primitive"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterData_type_primitive([NotNull] SystemVerilog2017Parser.Data_type_primitiveContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.data_type_primitive"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitData_type_primitive([NotNull] SystemVerilog2017Parser.Data_type_primitiveContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.data_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterData_type([NotNull] SystemVerilog2017Parser.Data_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.data_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitData_type([NotNull] SystemVerilog2017Parser.Data_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.data_type_or_implicit"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterData_type_or_implicit([NotNull] SystemVerilog2017Parser.Data_type_or_implicitContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.data_type_or_implicit"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitData_type_or_implicit([NotNull] SystemVerilog2017Parser.Data_type_or_implicitContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.implicit_data_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterImplicit_data_type([NotNull] SystemVerilog2017Parser.Implicit_data_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.implicit_data_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitImplicit_data_type([NotNull] SystemVerilog2017Parser.Implicit_data_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_list_of_arguments_named_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSequence_list_of_arguments_named_item([NotNull] SystemVerilog2017Parser.Sequence_list_of_arguments_named_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_list_of_arguments_named_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSequence_list_of_arguments_named_item([NotNull] SystemVerilog2017Parser.Sequence_list_of_arguments_named_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_list_of_arguments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSequence_list_of_arguments([NotNull] SystemVerilog2017Parser.Sequence_list_of_argumentsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_list_of_arguments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSequence_list_of_arguments([NotNull] SystemVerilog2017Parser.Sequence_list_of_argumentsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_arguments_named_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_arguments_named_item([NotNull] SystemVerilog2017Parser.List_of_arguments_named_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_arguments_named_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_arguments_named_item([NotNull] SystemVerilog2017Parser.List_of_arguments_named_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_arguments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_arguments([NotNull] SystemVerilog2017Parser.List_of_argumentsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_arguments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_arguments([NotNull] SystemVerilog2017Parser.List_of_argumentsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.primary_literal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimary_literal([NotNull] SystemVerilog2017Parser.Primary_literalContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.primary_literal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimary_literal([NotNull] SystemVerilog2017Parser.Primary_literalContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.type_reference"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterType_reference([NotNull] SystemVerilog2017Parser.Type_referenceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.type_reference"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitType_reference([NotNull] SystemVerilog2017Parser.Type_referenceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.package_scope"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPackage_scope([NotNull] SystemVerilog2017Parser.Package_scopeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.package_scope"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPackage_scope([NotNull] SystemVerilog2017Parser.Package_scopeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.ps_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPs_identifier([NotNull] SystemVerilog2017Parser.Ps_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.ps_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPs_identifier([NotNull] SystemVerilog2017Parser.Ps_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_parameter_value_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_parameter_value_assignments([NotNull] SystemVerilog2017Parser.List_of_parameter_value_assignmentsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_parameter_value_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_parameter_value_assignments([NotNull] SystemVerilog2017Parser.List_of_parameter_value_assignmentsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.parameter_value_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterParameter_value_assignment([NotNull] SystemVerilog2017Parser.Parameter_value_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.parameter_value_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitParameter_value_assignment([NotNull] SystemVerilog2017Parser.Parameter_value_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.class_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterClass_type([NotNull] SystemVerilog2017Parser.Class_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.class_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitClass_type([NotNull] SystemVerilog2017Parser.Class_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.class_scope"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterClass_scope([NotNull] SystemVerilog2017Parser.Class_scopeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.class_scope"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitClass_scope([NotNull] SystemVerilog2017Parser.Class_scopeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.range_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterRange_expression([NotNull] SystemVerilog2017Parser.Range_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.range_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitRange_expression([NotNull] SystemVerilog2017Parser.Range_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.constant_range_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConstant_range_expression([NotNull] SystemVerilog2017Parser.Constant_range_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.constant_range_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConstant_range_expression([NotNull] SystemVerilog2017Parser.Constant_range_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.constant_mintypmax_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConstant_mintypmax_expression([NotNull] SystemVerilog2017Parser.Constant_mintypmax_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.constant_mintypmax_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConstant_mintypmax_expression([NotNull] SystemVerilog2017Parser.Constant_mintypmax_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.mintypmax_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterMintypmax_expression([NotNull] SystemVerilog2017Parser.Mintypmax_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.mintypmax_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitMintypmax_expression([NotNull] SystemVerilog2017Parser.Mintypmax_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.named_parameter_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNamed_parameter_assignment([NotNull] SystemVerilog2017Parser.Named_parameter_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.named_parameter_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNamed_parameter_assignment([NotNull] SystemVerilog2017Parser.Named_parameter_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by the <c>PrimaryLit</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimaryLit([NotNull] SystemVerilog2017Parser.PrimaryLitContext context) { }
	/// <summary>
	/// Exit a parse tree produced by the <c>PrimaryLit</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimaryLit([NotNull] SystemVerilog2017Parser.PrimaryLitContext context) { }
	/// <summary>
	/// Enter a parse tree produced by the <c>PrimaryRandomize</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimaryRandomize([NotNull] SystemVerilog2017Parser.PrimaryRandomizeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by the <c>PrimaryRandomize</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimaryRandomize([NotNull] SystemVerilog2017Parser.PrimaryRandomizeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by the <c>PrimaryAssig</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimaryAssig([NotNull] SystemVerilog2017Parser.PrimaryAssigContext context) { }
	/// <summary>
	/// Exit a parse tree produced by the <c>PrimaryAssig</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimaryAssig([NotNull] SystemVerilog2017Parser.PrimaryAssigContext context) { }
	/// <summary>
	/// Enter a parse tree produced by the <c>PrimaryBitSelect</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimaryBitSelect([NotNull] SystemVerilog2017Parser.PrimaryBitSelectContext context) { }
	/// <summary>
	/// Exit a parse tree produced by the <c>PrimaryBitSelect</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimaryBitSelect([NotNull] SystemVerilog2017Parser.PrimaryBitSelectContext context) { }
	/// <summary>
	/// Enter a parse tree produced by the <c>PrimaryTfCall</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimaryTfCall([NotNull] SystemVerilog2017Parser.PrimaryTfCallContext context) { }
	/// <summary>
	/// Exit a parse tree produced by the <c>PrimaryTfCall</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimaryTfCall([NotNull] SystemVerilog2017Parser.PrimaryTfCallContext context) { }
	/// <summary>
	/// Enter a parse tree produced by the <c>PrimaryTypeRef</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimaryTypeRef([NotNull] SystemVerilog2017Parser.PrimaryTypeRefContext context) { }
	/// <summary>
	/// Exit a parse tree produced by the <c>PrimaryTypeRef</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimaryTypeRef([NotNull] SystemVerilog2017Parser.PrimaryTypeRefContext context) { }
	/// <summary>
	/// Enter a parse tree produced by the <c>PrimaryCallArrayMethodNoArgs</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimaryCallArrayMethodNoArgs([NotNull] SystemVerilog2017Parser.PrimaryCallArrayMethodNoArgsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by the <c>PrimaryCallArrayMethodNoArgs</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimaryCallArrayMethodNoArgs([NotNull] SystemVerilog2017Parser.PrimaryCallArrayMethodNoArgsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by the <c>PrimaryCast</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimaryCast([NotNull] SystemVerilog2017Parser.PrimaryCastContext context) { }
	/// <summary>
	/// Exit a parse tree produced by the <c>PrimaryCast</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimaryCast([NotNull] SystemVerilog2017Parser.PrimaryCastContext context) { }
	/// <summary>
	/// Enter a parse tree produced by the <c>PrimaryPar</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimaryPar([NotNull] SystemVerilog2017Parser.PrimaryParContext context) { }
	/// <summary>
	/// Exit a parse tree produced by the <c>PrimaryPar</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimaryPar([NotNull] SystemVerilog2017Parser.PrimaryParContext context) { }
	/// <summary>
	/// Enter a parse tree produced by the <c>PrimaryCall</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimaryCall([NotNull] SystemVerilog2017Parser.PrimaryCallContext context) { }
	/// <summary>
	/// Exit a parse tree produced by the <c>PrimaryCall</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimaryCall([NotNull] SystemVerilog2017Parser.PrimaryCallContext context) { }
	/// <summary>
	/// Enter a parse tree produced by the <c>PrimaryRandomize2</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimaryRandomize2([NotNull] SystemVerilog2017Parser.PrimaryRandomize2Context context) { }
	/// <summary>
	/// Exit a parse tree produced by the <c>PrimaryRandomize2</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimaryRandomize2([NotNull] SystemVerilog2017Parser.PrimaryRandomize2Context context) { }
	/// <summary>
	/// Enter a parse tree produced by the <c>PrimaryDot</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimaryDot([NotNull] SystemVerilog2017Parser.PrimaryDotContext context) { }
	/// <summary>
	/// Exit a parse tree produced by the <c>PrimaryDot</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimaryDot([NotNull] SystemVerilog2017Parser.PrimaryDotContext context) { }
	/// <summary>
	/// Enter a parse tree produced by the <c>PrimaryStreaming_concatenation</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimaryStreaming_concatenation([NotNull] SystemVerilog2017Parser.PrimaryStreaming_concatenationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by the <c>PrimaryStreaming_concatenation</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimaryStreaming_concatenation([NotNull] SystemVerilog2017Parser.PrimaryStreaming_concatenationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by the <c>PrimaryPath</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimaryPath([NotNull] SystemVerilog2017Parser.PrimaryPathContext context) { }
	/// <summary>
	/// Exit a parse tree produced by the <c>PrimaryPath</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimaryPath([NotNull] SystemVerilog2017Parser.PrimaryPathContext context) { }
	/// <summary>
	/// Enter a parse tree produced by the <c>PrimaryIndex</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimaryIndex([NotNull] SystemVerilog2017Parser.PrimaryIndexContext context) { }
	/// <summary>
	/// Exit a parse tree produced by the <c>PrimaryIndex</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimaryIndex([NotNull] SystemVerilog2017Parser.PrimaryIndexContext context) { }
	/// <summary>
	/// Enter a parse tree produced by the <c>PrimaryCallWith</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimaryCallWith([NotNull] SystemVerilog2017Parser.PrimaryCallWithContext context) { }
	/// <summary>
	/// Exit a parse tree produced by the <c>PrimaryCallWith</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimaryCallWith([NotNull] SystemVerilog2017Parser.PrimaryCallWithContext context) { }
	/// <summary>
	/// Enter a parse tree produced by the <c>PrimaryConcat</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimaryConcat([NotNull] SystemVerilog2017Parser.PrimaryConcatContext context) { }
	/// <summary>
	/// Exit a parse tree produced by the <c>PrimaryConcat</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimaryConcat([NotNull] SystemVerilog2017Parser.PrimaryConcatContext context) { }
	/// <summary>
	/// Enter a parse tree produced by the <c>PrimaryCast2</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPrimaryCast2([NotNull] SystemVerilog2017Parser.PrimaryCast2Context context) { }
	/// <summary>
	/// Exit a parse tree produced by the <c>PrimaryCast2</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.primary"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPrimaryCast2([NotNull] SystemVerilog2017Parser.PrimaryCast2Context context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.constant_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConstant_expression([NotNull] SystemVerilog2017Parser.Constant_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.constant_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConstant_expression([NotNull] SystemVerilog2017Parser.Constant_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by the <c>Inc_or_dec_expressionPre</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.inc_or_dec_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInc_or_dec_expressionPre([NotNull] SystemVerilog2017Parser.Inc_or_dec_expressionPreContext context) { }
	/// <summary>
	/// Exit a parse tree produced by the <c>Inc_or_dec_expressionPre</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.inc_or_dec_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInc_or_dec_expressionPre([NotNull] SystemVerilog2017Parser.Inc_or_dec_expressionPreContext context) { }
	/// <summary>
	/// Enter a parse tree produced by the <c>Inc_or_dec_expressionPost</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.inc_or_dec_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInc_or_dec_expressionPost([NotNull] SystemVerilog2017Parser.Inc_or_dec_expressionPostContext context) { }
	/// <summary>
	/// Exit a parse tree produced by the <c>Inc_or_dec_expressionPost</c>
	/// labeled alternative in <see cref="SystemVerilog2017Parser.inc_or_dec_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInc_or_dec_expressionPost([NotNull] SystemVerilog2017Parser.Inc_or_dec_expressionPostContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterExpression([NotNull] SystemVerilog2017Parser.ExpressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitExpression([NotNull] SystemVerilog2017Parser.ExpressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.concatenation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConcatenation([NotNull] SystemVerilog2017Parser.ConcatenationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.concatenation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConcatenation([NotNull] SystemVerilog2017Parser.ConcatenationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.dynamic_array_new"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDynamic_array_new([NotNull] SystemVerilog2017Parser.Dynamic_array_newContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.dynamic_array_new"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDynamic_array_new([NotNull] SystemVerilog2017Parser.Dynamic_array_newContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.const_or_range_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConst_or_range_expression([NotNull] SystemVerilog2017Parser.Const_or_range_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.const_or_range_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConst_or_range_expression([NotNull] SystemVerilog2017Parser.Const_or_range_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.variable_decl_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterVariable_decl_assignment([NotNull] SystemVerilog2017Parser.Variable_decl_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.variable_decl_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitVariable_decl_assignment([NotNull] SystemVerilog2017Parser.Variable_decl_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.assignment_pattern_variable_lvalue"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAssignment_pattern_variable_lvalue([NotNull] SystemVerilog2017Parser.Assignment_pattern_variable_lvalueContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.assignment_pattern_variable_lvalue"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAssignment_pattern_variable_lvalue([NotNull] SystemVerilog2017Parser.Assignment_pattern_variable_lvalueContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.stream_operator"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStream_operator([NotNull] SystemVerilog2017Parser.Stream_operatorContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.stream_operator"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStream_operator([NotNull] SystemVerilog2017Parser.Stream_operatorContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.slice_size"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSlice_size([NotNull] SystemVerilog2017Parser.Slice_sizeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.slice_size"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSlice_size([NotNull] SystemVerilog2017Parser.Slice_sizeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.streaming_concatenation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStreaming_concatenation([NotNull] SystemVerilog2017Parser.Streaming_concatenationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.streaming_concatenation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStreaming_concatenation([NotNull] SystemVerilog2017Parser.Streaming_concatenationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.stream_concatenation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStream_concatenation([NotNull] SystemVerilog2017Parser.Stream_concatenationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.stream_concatenation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStream_concatenation([NotNull] SystemVerilog2017Parser.Stream_concatenationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.stream_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStream_expression([NotNull] SystemVerilog2017Parser.Stream_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.stream_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStream_expression([NotNull] SystemVerilog2017Parser.Stream_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.array_range_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterArray_range_expression([NotNull] SystemVerilog2017Parser.Array_range_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.array_range_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitArray_range_expression([NotNull] SystemVerilog2017Parser.Array_range_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.open_range_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterOpen_range_list([NotNull] SystemVerilog2017Parser.Open_range_listContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.open_range_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitOpen_range_list([NotNull] SystemVerilog2017Parser.Open_range_listContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.pattern"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPattern([NotNull] SystemVerilog2017Parser.PatternContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.pattern"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPattern([NotNull] SystemVerilog2017Parser.PatternContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.assignment_pattern"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAssignment_pattern([NotNull] SystemVerilog2017Parser.Assignment_patternContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.assignment_pattern"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAssignment_pattern([NotNull] SystemVerilog2017Parser.Assignment_patternContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.structure_pattern_key"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStructure_pattern_key([NotNull] SystemVerilog2017Parser.Structure_pattern_keyContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.structure_pattern_key"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStructure_pattern_key([NotNull] SystemVerilog2017Parser.Structure_pattern_keyContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.array_pattern_key"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterArray_pattern_key([NotNull] SystemVerilog2017Parser.Array_pattern_keyContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.array_pattern_key"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitArray_pattern_key([NotNull] SystemVerilog2017Parser.Array_pattern_keyContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.assignment_pattern_key"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAssignment_pattern_key([NotNull] SystemVerilog2017Parser.Assignment_pattern_keyContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.assignment_pattern_key"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAssignment_pattern_key([NotNull] SystemVerilog2017Parser.Assignment_pattern_keyContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.struct_union_member"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStruct_union_member([NotNull] SystemVerilog2017Parser.Struct_union_memberContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.struct_union_member"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStruct_union_member([NotNull] SystemVerilog2017Parser.Struct_union_memberContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.data_type_or_void"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterData_type_or_void([NotNull] SystemVerilog2017Parser.Data_type_or_voidContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.data_type_or_void"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitData_type_or_void([NotNull] SystemVerilog2017Parser.Data_type_or_voidContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.enum_name_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEnum_name_declaration([NotNull] SystemVerilog2017Parser.Enum_name_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.enum_name_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEnum_name_declaration([NotNull] SystemVerilog2017Parser.Enum_name_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.assignment_pattern_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAssignment_pattern_expression([NotNull] SystemVerilog2017Parser.Assignment_pattern_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.assignment_pattern_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAssignment_pattern_expression([NotNull] SystemVerilog2017Parser.Assignment_pattern_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.assignment_pattern_expression_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAssignment_pattern_expression_type([NotNull] SystemVerilog2017Parser.Assignment_pattern_expression_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.assignment_pattern_expression_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAssignment_pattern_expression_type([NotNull] SystemVerilog2017Parser.Assignment_pattern_expression_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.net_lvalue"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNet_lvalue([NotNull] SystemVerilog2017Parser.Net_lvalueContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.net_lvalue"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNet_lvalue([NotNull] SystemVerilog2017Parser.Net_lvalueContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.variable_lvalue"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterVariable_lvalue([NotNull] SystemVerilog2017Parser.Variable_lvalueContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.variable_lvalue"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitVariable_lvalue([NotNull] SystemVerilog2017Parser.Variable_lvalueContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.solve_before_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSolve_before_list([NotNull] SystemVerilog2017Parser.Solve_before_listContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.solve_before_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSolve_before_list([NotNull] SystemVerilog2017Parser.Solve_before_listContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.constraint_block_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConstraint_block_item([NotNull] SystemVerilog2017Parser.Constraint_block_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.constraint_block_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConstraint_block_item([NotNull] SystemVerilog2017Parser.Constraint_block_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.constraint_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConstraint_expression([NotNull] SystemVerilog2017Parser.Constraint_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.constraint_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConstraint_expression([NotNull] SystemVerilog2017Parser.Constraint_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.uniqueness_constraint"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUniqueness_constraint([NotNull] SystemVerilog2017Parser.Uniqueness_constraintContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.uniqueness_constraint"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUniqueness_constraint([NotNull] SystemVerilog2017Parser.Uniqueness_constraintContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.constraint_set"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConstraint_set([NotNull] SystemVerilog2017Parser.Constraint_setContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.constraint_set"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConstraint_set([NotNull] SystemVerilog2017Parser.Constraint_setContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.randomize_call"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterRandomize_call([NotNull] SystemVerilog2017Parser.Randomize_callContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.randomize_call"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitRandomize_call([NotNull] SystemVerilog2017Parser.Randomize_callContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.module_header_common"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModule_header_common([NotNull] SystemVerilog2017Parser.Module_header_commonContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.module_header_common"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModule_header_common([NotNull] SystemVerilog2017Parser.Module_header_commonContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.module_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModule_declaration([NotNull] SystemVerilog2017Parser.Module_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.module_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModule_declaration([NotNull] SystemVerilog2017Parser.Module_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.module_keyword"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModule_keyword([NotNull] SystemVerilog2017Parser.Module_keywordContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.module_keyword"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModule_keyword([NotNull] SystemVerilog2017Parser.Module_keywordContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.net_port_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNet_port_type([NotNull] SystemVerilog2017Parser.Net_port_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.net_port_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNet_port_type([NotNull] SystemVerilog2017Parser.Net_port_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.var_data_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterVar_data_type([NotNull] SystemVerilog2017Parser.Var_data_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.var_data_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitVar_data_type([NotNull] SystemVerilog2017Parser.Var_data_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.net_or_var_data_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNet_or_var_data_type([NotNull] SystemVerilog2017Parser.Net_or_var_data_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.net_or_var_data_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNet_or_var_data_type([NotNull] SystemVerilog2017Parser.Net_or_var_data_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_defparam_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_defparam_assignments([NotNull] SystemVerilog2017Parser.List_of_defparam_assignmentsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_defparam_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_defparam_assignments([NotNull] SystemVerilog2017Parser.List_of_defparam_assignmentsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_net_decl_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_net_decl_assignments([NotNull] SystemVerilog2017Parser.List_of_net_decl_assignmentsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_net_decl_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_net_decl_assignments([NotNull] SystemVerilog2017Parser.List_of_net_decl_assignmentsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_specparam_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_specparam_assignments([NotNull] SystemVerilog2017Parser.List_of_specparam_assignmentsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_specparam_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_specparam_assignments([NotNull] SystemVerilog2017Parser.List_of_specparam_assignmentsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_variable_decl_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_variable_decl_assignments([NotNull] SystemVerilog2017Parser.List_of_variable_decl_assignmentsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_variable_decl_assignments"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_variable_decl_assignments([NotNull] SystemVerilog2017Parser.List_of_variable_decl_assignmentsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_variable_identifiers_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_variable_identifiers_item([NotNull] SystemVerilog2017Parser.List_of_variable_identifiers_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_variable_identifiers_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_variable_identifiers_item([NotNull] SystemVerilog2017Parser.List_of_variable_identifiers_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_variable_identifiers"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_variable_identifiers([NotNull] SystemVerilog2017Parser.List_of_variable_identifiersContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_variable_identifiers"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_variable_identifiers([NotNull] SystemVerilog2017Parser.List_of_variable_identifiersContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_variable_port_identifiers"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_variable_port_identifiers([NotNull] SystemVerilog2017Parser.List_of_variable_port_identifiersContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_variable_port_identifiers"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_variable_port_identifiers([NotNull] SystemVerilog2017Parser.List_of_variable_port_identifiersContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.defparam_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDefparam_assignment([NotNull] SystemVerilog2017Parser.Defparam_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.defparam_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDefparam_assignment([NotNull] SystemVerilog2017Parser.Defparam_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.net_decl_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNet_decl_assignment([NotNull] SystemVerilog2017Parser.Net_decl_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.net_decl_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNet_decl_assignment([NotNull] SystemVerilog2017Parser.Net_decl_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.specparam_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSpecparam_assignment([NotNull] SystemVerilog2017Parser.Specparam_assignmentContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.specparam_assignment"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSpecparam_assignment([NotNull] SystemVerilog2017Parser.Specparam_assignmentContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.error_limit_value"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterError_limit_value([NotNull] SystemVerilog2017Parser.Error_limit_valueContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.error_limit_value"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitError_limit_value([NotNull] SystemVerilog2017Parser.Error_limit_valueContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.reject_limit_value"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterReject_limit_value([NotNull] SystemVerilog2017Parser.Reject_limit_valueContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.reject_limit_value"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitReject_limit_value([NotNull] SystemVerilog2017Parser.Reject_limit_valueContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.pulse_control_specparam"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPulse_control_specparam([NotNull] SystemVerilog2017Parser.Pulse_control_specparamContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.pulse_control_specparam"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPulse_control_specparam([NotNull] SystemVerilog2017Parser.Pulse_control_specparamContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.identifier_doted_index_at_end"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterIdentifier_doted_index_at_end([NotNull] SystemVerilog2017Parser.Identifier_doted_index_at_endContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.identifier_doted_index_at_end"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitIdentifier_doted_index_at_end([NotNull] SystemVerilog2017Parser.Identifier_doted_index_at_endContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.specify_terminal_descriptor"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSpecify_terminal_descriptor([NotNull] SystemVerilog2017Parser.Specify_terminal_descriptorContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.specify_terminal_descriptor"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSpecify_terminal_descriptor([NotNull] SystemVerilog2017Parser.Specify_terminal_descriptorContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.specify_input_terminal_descriptor"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSpecify_input_terminal_descriptor([NotNull] SystemVerilog2017Parser.Specify_input_terminal_descriptorContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.specify_input_terminal_descriptor"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSpecify_input_terminal_descriptor([NotNull] SystemVerilog2017Parser.Specify_input_terminal_descriptorContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.specify_output_terminal_descriptor"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSpecify_output_terminal_descriptor([NotNull] SystemVerilog2017Parser.Specify_output_terminal_descriptorContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.specify_output_terminal_descriptor"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSpecify_output_terminal_descriptor([NotNull] SystemVerilog2017Parser.Specify_output_terminal_descriptorContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.specify_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSpecify_item([NotNull] SystemVerilog2017Parser.Specify_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.specify_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSpecify_item([NotNull] SystemVerilog2017Parser.Specify_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.pulsestyle_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPulsestyle_declaration([NotNull] SystemVerilog2017Parser.Pulsestyle_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.pulsestyle_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPulsestyle_declaration([NotNull] SystemVerilog2017Parser.Pulsestyle_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.showcancelled_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterShowcancelled_declaration([NotNull] SystemVerilog2017Parser.Showcancelled_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.showcancelled_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitShowcancelled_declaration([NotNull] SystemVerilog2017Parser.Showcancelled_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.path_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPath_declaration([NotNull] SystemVerilog2017Parser.Path_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.path_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPath_declaration([NotNull] SystemVerilog2017Parser.Path_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.simple_path_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSimple_path_declaration([NotNull] SystemVerilog2017Parser.Simple_path_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.simple_path_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSimple_path_declaration([NotNull] SystemVerilog2017Parser.Simple_path_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.path_delay_value"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPath_delay_value([NotNull] SystemVerilog2017Parser.Path_delay_valueContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.path_delay_value"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPath_delay_value([NotNull] SystemVerilog2017Parser.Path_delay_valueContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_path_outputs"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_path_outputs([NotNull] SystemVerilog2017Parser.List_of_path_outputsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_path_outputs"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_path_outputs([NotNull] SystemVerilog2017Parser.List_of_path_outputsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_path_inputs"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_path_inputs([NotNull] SystemVerilog2017Parser.List_of_path_inputsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_path_inputs"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_path_inputs([NotNull] SystemVerilog2017Parser.List_of_path_inputsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_paths"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_paths([NotNull] SystemVerilog2017Parser.List_of_pathsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_paths"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_paths([NotNull] SystemVerilog2017Parser.List_of_pathsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_path_delay_expressions"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_path_delay_expressions([NotNull] SystemVerilog2017Parser.List_of_path_delay_expressionsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_path_delay_expressions"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_path_delay_expressions([NotNull] SystemVerilog2017Parser.List_of_path_delay_expressionsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.t_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterT_path_delay_expression([NotNull] SystemVerilog2017Parser.T_path_delay_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.t_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitT_path_delay_expression([NotNull] SystemVerilog2017Parser.T_path_delay_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.trise_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTrise_path_delay_expression([NotNull] SystemVerilog2017Parser.Trise_path_delay_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.trise_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTrise_path_delay_expression([NotNull] SystemVerilog2017Parser.Trise_path_delay_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.tfall_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTfall_path_delay_expression([NotNull] SystemVerilog2017Parser.Tfall_path_delay_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.tfall_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTfall_path_delay_expression([NotNull] SystemVerilog2017Parser.Tfall_path_delay_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.tz_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTz_path_delay_expression([NotNull] SystemVerilog2017Parser.Tz_path_delay_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.tz_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTz_path_delay_expression([NotNull] SystemVerilog2017Parser.Tz_path_delay_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.t01_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterT01_path_delay_expression([NotNull] SystemVerilog2017Parser.T01_path_delay_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.t01_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitT01_path_delay_expression([NotNull] SystemVerilog2017Parser.T01_path_delay_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.t10_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterT10_path_delay_expression([NotNull] SystemVerilog2017Parser.T10_path_delay_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.t10_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitT10_path_delay_expression([NotNull] SystemVerilog2017Parser.T10_path_delay_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.t0z_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterT0z_path_delay_expression([NotNull] SystemVerilog2017Parser.T0z_path_delay_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.t0z_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitT0z_path_delay_expression([NotNull] SystemVerilog2017Parser.T0z_path_delay_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.tz1_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTz1_path_delay_expression([NotNull] SystemVerilog2017Parser.Tz1_path_delay_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.tz1_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTz1_path_delay_expression([NotNull] SystemVerilog2017Parser.Tz1_path_delay_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.t1z_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterT1z_path_delay_expression([NotNull] SystemVerilog2017Parser.T1z_path_delay_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.t1z_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitT1z_path_delay_expression([NotNull] SystemVerilog2017Parser.T1z_path_delay_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.tz0_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTz0_path_delay_expression([NotNull] SystemVerilog2017Parser.Tz0_path_delay_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.tz0_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTz0_path_delay_expression([NotNull] SystemVerilog2017Parser.Tz0_path_delay_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.t0x_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterT0x_path_delay_expression([NotNull] SystemVerilog2017Parser.T0x_path_delay_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.t0x_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitT0x_path_delay_expression([NotNull] SystemVerilog2017Parser.T0x_path_delay_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.tx1_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTx1_path_delay_expression([NotNull] SystemVerilog2017Parser.Tx1_path_delay_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.tx1_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTx1_path_delay_expression([NotNull] SystemVerilog2017Parser.Tx1_path_delay_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.t1x_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterT1x_path_delay_expression([NotNull] SystemVerilog2017Parser.T1x_path_delay_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.t1x_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitT1x_path_delay_expression([NotNull] SystemVerilog2017Parser.T1x_path_delay_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.tx0_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTx0_path_delay_expression([NotNull] SystemVerilog2017Parser.Tx0_path_delay_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.tx0_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTx0_path_delay_expression([NotNull] SystemVerilog2017Parser.Tx0_path_delay_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.txz_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTxz_path_delay_expression([NotNull] SystemVerilog2017Parser.Txz_path_delay_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.txz_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTxz_path_delay_expression([NotNull] SystemVerilog2017Parser.Txz_path_delay_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.tzx_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTzx_path_delay_expression([NotNull] SystemVerilog2017Parser.Tzx_path_delay_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.tzx_path_delay_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTzx_path_delay_expression([NotNull] SystemVerilog2017Parser.Tzx_path_delay_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.parallel_path_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterParallel_path_description([NotNull] SystemVerilog2017Parser.Parallel_path_descriptionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.parallel_path_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitParallel_path_description([NotNull] SystemVerilog2017Parser.Parallel_path_descriptionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.full_path_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterFull_path_description([NotNull] SystemVerilog2017Parser.Full_path_descriptionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.full_path_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitFull_path_description([NotNull] SystemVerilog2017Parser.Full_path_descriptionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.identifier_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterIdentifier_list([NotNull] SystemVerilog2017Parser.Identifier_listContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.identifier_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitIdentifier_list([NotNull] SystemVerilog2017Parser.Identifier_listContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.specparam_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSpecparam_declaration([NotNull] SystemVerilog2017Parser.Specparam_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.specparam_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSpecparam_declaration([NotNull] SystemVerilog2017Parser.Specparam_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.edge_sensitive_path_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEdge_sensitive_path_declaration([NotNull] SystemVerilog2017Parser.Edge_sensitive_path_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.edge_sensitive_path_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEdge_sensitive_path_declaration([NotNull] SystemVerilog2017Parser.Edge_sensitive_path_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.parallel_edge_sensitive_path_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterParallel_edge_sensitive_path_description([NotNull] SystemVerilog2017Parser.Parallel_edge_sensitive_path_descriptionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.parallel_edge_sensitive_path_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitParallel_edge_sensitive_path_description([NotNull] SystemVerilog2017Parser.Parallel_edge_sensitive_path_descriptionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.full_edge_sensitive_path_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterFull_edge_sensitive_path_description([NotNull] SystemVerilog2017Parser.Full_edge_sensitive_path_descriptionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.full_edge_sensitive_path_description"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitFull_edge_sensitive_path_description([NotNull] SystemVerilog2017Parser.Full_edge_sensitive_path_descriptionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.data_source_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterData_source_expression([NotNull] SystemVerilog2017Parser.Data_source_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.data_source_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitData_source_expression([NotNull] SystemVerilog2017Parser.Data_source_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.data_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterData_declaration([NotNull] SystemVerilog2017Parser.Data_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.data_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitData_declaration([NotNull] SystemVerilog2017Parser.Data_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.module_path_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModule_path_expression([NotNull] SystemVerilog2017Parser.Module_path_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.module_path_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModule_path_expression([NotNull] SystemVerilog2017Parser.Module_path_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.state_dependent_path_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterState_dependent_path_declaration([NotNull] SystemVerilog2017Parser.State_dependent_path_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.state_dependent_path_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitState_dependent_path_declaration([NotNull] SystemVerilog2017Parser.State_dependent_path_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.package_export_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPackage_export_declaration([NotNull] SystemVerilog2017Parser.Package_export_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.package_export_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPackage_export_declaration([NotNull] SystemVerilog2017Parser.Package_export_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.genvar_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenvar_declaration([NotNull] SystemVerilog2017Parser.Genvar_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.genvar_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenvar_declaration([NotNull] SystemVerilog2017Parser.Genvar_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.net_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNet_declaration([NotNull] SystemVerilog2017Parser.Net_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.net_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNet_declaration([NotNull] SystemVerilog2017Parser.Net_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.parameter_port_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterParameter_port_list([NotNull] SystemVerilog2017Parser.Parameter_port_listContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.parameter_port_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitParameter_port_list([NotNull] SystemVerilog2017Parser.Parameter_port_listContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.parameter_port_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterParameter_port_declaration([NotNull] SystemVerilog2017Parser.Parameter_port_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.parameter_port_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitParameter_port_declaration([NotNull] SystemVerilog2017Parser.Parameter_port_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_port_declarations_ansi_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_port_declarations_ansi_item([NotNull] SystemVerilog2017Parser.List_of_port_declarations_ansi_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_port_declarations_ansi_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_port_declarations_ansi_item([NotNull] SystemVerilog2017Parser.List_of_port_declarations_ansi_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_port_declarations"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_port_declarations([NotNull] SystemVerilog2017Parser.List_of_port_declarationsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_port_declarations"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_port_declarations([NotNull] SystemVerilog2017Parser.List_of_port_declarationsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.nonansi_port_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNonansi_port_declaration([NotNull] SystemVerilog2017Parser.Nonansi_port_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.nonansi_port_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNonansi_port_declaration([NotNull] SystemVerilog2017Parser.Nonansi_port_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.nonansi_port"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNonansi_port([NotNull] SystemVerilog2017Parser.Nonansi_portContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.nonansi_port"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNonansi_port([NotNull] SystemVerilog2017Parser.Nonansi_portContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.nonansi_port__expr"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNonansi_port__expr([NotNull] SystemVerilog2017Parser.Nonansi_port__exprContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.nonansi_port__expr"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNonansi_port__expr([NotNull] SystemVerilog2017Parser.Nonansi_port__exprContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.port_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPort_identifier([NotNull] SystemVerilog2017Parser.Port_identifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.port_identifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPort_identifier([NotNull] SystemVerilog2017Parser.Port_identifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.ansi_port_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAnsi_port_declaration([NotNull] SystemVerilog2017Parser.Ansi_port_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.ansi_port_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAnsi_port_declaration([NotNull] SystemVerilog2017Parser.Ansi_port_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.system_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSystem_timing_check([NotNull] SystemVerilog2017Parser.System_timing_checkContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.system_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSystem_timing_check([NotNull] SystemVerilog2017Parser.System_timing_checkContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_setup_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDolar_setup_timing_check([NotNull] SystemVerilog2017Parser.Dolar_setup_timing_checkContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_setup_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDolar_setup_timing_check([NotNull] SystemVerilog2017Parser.Dolar_setup_timing_checkContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_hold_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDolar_hold_timing_check([NotNull] SystemVerilog2017Parser.Dolar_hold_timing_checkContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_hold_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDolar_hold_timing_check([NotNull] SystemVerilog2017Parser.Dolar_hold_timing_checkContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_setuphold_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDolar_setuphold_timing_check([NotNull] SystemVerilog2017Parser.Dolar_setuphold_timing_checkContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_setuphold_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDolar_setuphold_timing_check([NotNull] SystemVerilog2017Parser.Dolar_setuphold_timing_checkContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_recovery_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDolar_recovery_timing_check([NotNull] SystemVerilog2017Parser.Dolar_recovery_timing_checkContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_recovery_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDolar_recovery_timing_check([NotNull] SystemVerilog2017Parser.Dolar_recovery_timing_checkContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_removal_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDolar_removal_timing_check([NotNull] SystemVerilog2017Parser.Dolar_removal_timing_checkContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_removal_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDolar_removal_timing_check([NotNull] SystemVerilog2017Parser.Dolar_removal_timing_checkContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_recrem_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDolar_recrem_timing_check([NotNull] SystemVerilog2017Parser.Dolar_recrem_timing_checkContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_recrem_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDolar_recrem_timing_check([NotNull] SystemVerilog2017Parser.Dolar_recrem_timing_checkContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_skew_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDolar_skew_timing_check([NotNull] SystemVerilog2017Parser.Dolar_skew_timing_checkContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_skew_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDolar_skew_timing_check([NotNull] SystemVerilog2017Parser.Dolar_skew_timing_checkContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_timeskew_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDolar_timeskew_timing_check([NotNull] SystemVerilog2017Parser.Dolar_timeskew_timing_checkContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_timeskew_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDolar_timeskew_timing_check([NotNull] SystemVerilog2017Parser.Dolar_timeskew_timing_checkContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_fullskew_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDolar_fullskew_timing_check([NotNull] SystemVerilog2017Parser.Dolar_fullskew_timing_checkContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_fullskew_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDolar_fullskew_timing_check([NotNull] SystemVerilog2017Parser.Dolar_fullskew_timing_checkContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_period_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDolar_period_timing_check([NotNull] SystemVerilog2017Parser.Dolar_period_timing_checkContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_period_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDolar_period_timing_check([NotNull] SystemVerilog2017Parser.Dolar_period_timing_checkContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_width_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDolar_width_timing_check([NotNull] SystemVerilog2017Parser.Dolar_width_timing_checkContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_width_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDolar_width_timing_check([NotNull] SystemVerilog2017Parser.Dolar_width_timing_checkContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_nochange_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDolar_nochange_timing_check([NotNull] SystemVerilog2017Parser.Dolar_nochange_timing_checkContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.dolar_nochange_timing_check"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDolar_nochange_timing_check([NotNull] SystemVerilog2017Parser.Dolar_nochange_timing_checkContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.timecheck_condition"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTimecheck_condition([NotNull] SystemVerilog2017Parser.Timecheck_conditionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.timecheck_condition"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTimecheck_condition([NotNull] SystemVerilog2017Parser.Timecheck_conditionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.controlled_reference_event"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterControlled_reference_event([NotNull] SystemVerilog2017Parser.Controlled_reference_eventContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.controlled_reference_event"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitControlled_reference_event([NotNull] SystemVerilog2017Parser.Controlled_reference_eventContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.delayed_reference"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDelayed_reference([NotNull] SystemVerilog2017Parser.Delayed_referenceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.delayed_reference"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDelayed_reference([NotNull] SystemVerilog2017Parser.Delayed_referenceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.end_edge_offset"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEnd_edge_offset([NotNull] SystemVerilog2017Parser.End_edge_offsetContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.end_edge_offset"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEnd_edge_offset([NotNull] SystemVerilog2017Parser.End_edge_offsetContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.event_based_flag"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEvent_based_flag([NotNull] SystemVerilog2017Parser.Event_based_flagContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.event_based_flag"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEvent_based_flag([NotNull] SystemVerilog2017Parser.Event_based_flagContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.notifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNotifier([NotNull] SystemVerilog2017Parser.NotifierContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.notifier"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNotifier([NotNull] SystemVerilog2017Parser.NotifierContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.remain_active_flag"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterRemain_active_flag([NotNull] SystemVerilog2017Parser.Remain_active_flagContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.remain_active_flag"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitRemain_active_flag([NotNull] SystemVerilog2017Parser.Remain_active_flagContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.timestamp_condition"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTimestamp_condition([NotNull] SystemVerilog2017Parser.Timestamp_conditionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.timestamp_condition"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTimestamp_condition([NotNull] SystemVerilog2017Parser.Timestamp_conditionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.start_edge_offset"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterStart_edge_offset([NotNull] SystemVerilog2017Parser.Start_edge_offsetContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.start_edge_offset"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitStart_edge_offset([NotNull] SystemVerilog2017Parser.Start_edge_offsetContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.threshold"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterThreshold([NotNull] SystemVerilog2017Parser.ThresholdContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.threshold"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitThreshold([NotNull] SystemVerilog2017Parser.ThresholdContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.timing_check_limit"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTiming_check_limit([NotNull] SystemVerilog2017Parser.Timing_check_limitContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.timing_check_limit"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTiming_check_limit([NotNull] SystemVerilog2017Parser.Timing_check_limitContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.timing_check_event"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTiming_check_event([NotNull] SystemVerilog2017Parser.Timing_check_eventContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.timing_check_event"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTiming_check_event([NotNull] SystemVerilog2017Parser.Timing_check_eventContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.timing_check_condition"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTiming_check_condition([NotNull] SystemVerilog2017Parser.Timing_check_conditionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.timing_check_condition"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTiming_check_condition([NotNull] SystemVerilog2017Parser.Timing_check_conditionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.scalar_timing_check_condition"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterScalar_timing_check_condition([NotNull] SystemVerilog2017Parser.Scalar_timing_check_conditionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.scalar_timing_check_condition"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitScalar_timing_check_condition([NotNull] SystemVerilog2017Parser.Scalar_timing_check_conditionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.controlled_timing_check_event"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterControlled_timing_check_event([NotNull] SystemVerilog2017Parser.Controlled_timing_check_eventContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.controlled_timing_check_event"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitControlled_timing_check_event([NotNull] SystemVerilog2017Parser.Controlled_timing_check_eventContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.function_data_type_or_implicit"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterFunction_data_type_or_implicit([NotNull] SystemVerilog2017Parser.Function_data_type_or_implicitContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.function_data_type_or_implicit"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitFunction_data_type_or_implicit([NotNull] SystemVerilog2017Parser.Function_data_type_or_implicitContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.extern_tf_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterExtern_tf_declaration([NotNull] SystemVerilog2017Parser.Extern_tf_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.extern_tf_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitExtern_tf_declaration([NotNull] SystemVerilog2017Parser.Extern_tf_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.function_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterFunction_declaration([NotNull] SystemVerilog2017Parser.Function_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.function_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitFunction_declaration([NotNull] SystemVerilog2017Parser.Function_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.task_prototype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTask_prototype([NotNull] SystemVerilog2017Parser.Task_prototypeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.task_prototype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTask_prototype([NotNull] SystemVerilog2017Parser.Task_prototypeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.function_prototype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterFunction_prototype([NotNull] SystemVerilog2017Parser.Function_prototypeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.function_prototype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitFunction_prototype([NotNull] SystemVerilog2017Parser.Function_prototypeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.dpi_import_export"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDpi_import_export([NotNull] SystemVerilog2017Parser.Dpi_import_exportContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.dpi_import_export"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDpi_import_export([NotNull] SystemVerilog2017Parser.Dpi_import_exportContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.dpi_function_import_property"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDpi_function_import_property([NotNull] SystemVerilog2017Parser.Dpi_function_import_propertyContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.dpi_function_import_property"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDpi_function_import_property([NotNull] SystemVerilog2017Parser.Dpi_function_import_propertyContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.dpi_task_import_property"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDpi_task_import_property([NotNull] SystemVerilog2017Parser.Dpi_task_import_propertyContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.dpi_task_import_property"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDpi_task_import_property([NotNull] SystemVerilog2017Parser.Dpi_task_import_propertyContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.task_and_function_declaration_common"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTask_and_function_declaration_common([NotNull] SystemVerilog2017Parser.Task_and_function_declaration_commonContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.task_and_function_declaration_common"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTask_and_function_declaration_common([NotNull] SystemVerilog2017Parser.Task_and_function_declaration_commonContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.task_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterTask_declaration([NotNull] SystemVerilog2017Parser.Task_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.task_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitTask_declaration([NotNull] SystemVerilog2017Parser.Task_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.method_prototype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterMethod_prototype([NotNull] SystemVerilog2017Parser.Method_prototypeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.method_prototype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitMethod_prototype([NotNull] SystemVerilog2017Parser.Method_prototypeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.extern_constraint_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterExtern_constraint_declaration([NotNull] SystemVerilog2017Parser.Extern_constraint_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.extern_constraint_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitExtern_constraint_declaration([NotNull] SystemVerilog2017Parser.Extern_constraint_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.constraint_block"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConstraint_block([NotNull] SystemVerilog2017Parser.Constraint_blockContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.constraint_block"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConstraint_block([NotNull] SystemVerilog2017Parser.Constraint_blockContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.checker_port_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterChecker_port_list([NotNull] SystemVerilog2017Parser.Checker_port_listContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.checker_port_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitChecker_port_list([NotNull] SystemVerilog2017Parser.Checker_port_listContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.checker_port_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterChecker_port_item([NotNull] SystemVerilog2017Parser.Checker_port_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.checker_port_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitChecker_port_item([NotNull] SystemVerilog2017Parser.Checker_port_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.checker_port_direction"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterChecker_port_direction([NotNull] SystemVerilog2017Parser.Checker_port_directionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.checker_port_direction"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitChecker_port_direction([NotNull] SystemVerilog2017Parser.Checker_port_directionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.checker_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterChecker_declaration([NotNull] SystemVerilog2017Parser.Checker_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.checker_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitChecker_declaration([NotNull] SystemVerilog2017Parser.Checker_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.class_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterClass_declaration([NotNull] SystemVerilog2017Parser.Class_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.class_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitClass_declaration([NotNull] SystemVerilog2017Parser.Class_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.always_construct"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAlways_construct([NotNull] SystemVerilog2017Parser.Always_constructContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.always_construct"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAlways_construct([NotNull] SystemVerilog2017Parser.Always_constructContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.interface_class_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInterface_class_type([NotNull] SystemVerilog2017Parser.Interface_class_typeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.interface_class_type"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInterface_class_type([NotNull] SystemVerilog2017Parser.Interface_class_typeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.interface_class_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInterface_class_declaration([NotNull] SystemVerilog2017Parser.Interface_class_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.interface_class_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInterface_class_declaration([NotNull] SystemVerilog2017Parser.Interface_class_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.interface_class_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInterface_class_item([NotNull] SystemVerilog2017Parser.Interface_class_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.interface_class_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInterface_class_item([NotNull] SystemVerilog2017Parser.Interface_class_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.interface_class_method"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInterface_class_method([NotNull] SystemVerilog2017Parser.Interface_class_methodContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.interface_class_method"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInterface_class_method([NotNull] SystemVerilog2017Parser.Interface_class_methodContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.package_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPackage_declaration([NotNull] SystemVerilog2017Parser.Package_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.package_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPackage_declaration([NotNull] SystemVerilog2017Parser.Package_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.package_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPackage_item([NotNull] SystemVerilog2017Parser.Package_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.package_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPackage_item([NotNull] SystemVerilog2017Parser.Package_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.program_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProgram_declaration([NotNull] SystemVerilog2017Parser.Program_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.program_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProgram_declaration([NotNull] SystemVerilog2017Parser.Program_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.program_header"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProgram_header([NotNull] SystemVerilog2017Parser.Program_headerContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.program_header"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProgram_header([NotNull] SystemVerilog2017Parser.Program_headerContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.program_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProgram_item([NotNull] SystemVerilog2017Parser.Program_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.program_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProgram_item([NotNull] SystemVerilog2017Parser.Program_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.non_port_program_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNon_port_program_item([NotNull] SystemVerilog2017Parser.Non_port_program_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.non_port_program_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNon_port_program_item([NotNull] SystemVerilog2017Parser.Non_port_program_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.anonymous_program"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAnonymous_program([NotNull] SystemVerilog2017Parser.Anonymous_programContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.anonymous_program"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAnonymous_program([NotNull] SystemVerilog2017Parser.Anonymous_programContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.anonymous_program_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterAnonymous_program_item([NotNull] SystemVerilog2017Parser.Anonymous_program_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.anonymous_program_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitAnonymous_program_item([NotNull] SystemVerilog2017Parser.Anonymous_program_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSequence_declaration([NotNull] SystemVerilog2017Parser.Sequence_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSequence_declaration([NotNull] SystemVerilog2017Parser.Sequence_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_port_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSequence_port_list([NotNull] SystemVerilog2017Parser.Sequence_port_listContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_port_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSequence_port_list([NotNull] SystemVerilog2017Parser.Sequence_port_listContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_port_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSequence_port_item([NotNull] SystemVerilog2017Parser.Sequence_port_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.sequence_port_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSequence_port_item([NotNull] SystemVerilog2017Parser.Sequence_port_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.property_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProperty_declaration([NotNull] SystemVerilog2017Parser.Property_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.property_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProperty_declaration([NotNull] SystemVerilog2017Parser.Property_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.property_port_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProperty_port_list([NotNull] SystemVerilog2017Parser.Property_port_listContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.property_port_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProperty_port_list([NotNull] SystemVerilog2017Parser.Property_port_listContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.property_port_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProperty_port_item([NotNull] SystemVerilog2017Parser.Property_port_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.property_port_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProperty_port_item([NotNull] SystemVerilog2017Parser.Property_port_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.continuous_assign"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterContinuous_assign([NotNull] SystemVerilog2017Parser.Continuous_assignContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.continuous_assign"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitContinuous_assign([NotNull] SystemVerilog2017Parser.Continuous_assignContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.checker_or_generate_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterChecker_or_generate_item([NotNull] SystemVerilog2017Parser.Checker_or_generate_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.checker_or_generate_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitChecker_or_generate_item([NotNull] SystemVerilog2017Parser.Checker_or_generate_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.constraint_prototype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConstraint_prototype([NotNull] SystemVerilog2017Parser.Constraint_prototypeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.constraint_prototype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConstraint_prototype([NotNull] SystemVerilog2017Parser.Constraint_prototypeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.class_constraint"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterClass_constraint([NotNull] SystemVerilog2017Parser.Class_constraintContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.class_constraint"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitClass_constraint([NotNull] SystemVerilog2017Parser.Class_constraintContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.constraint_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConstraint_declaration([NotNull] SystemVerilog2017Parser.Constraint_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.constraint_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConstraint_declaration([NotNull] SystemVerilog2017Parser.Constraint_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.class_constructor_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterClass_constructor_declaration([NotNull] SystemVerilog2017Parser.Class_constructor_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.class_constructor_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitClass_constructor_declaration([NotNull] SystemVerilog2017Parser.Class_constructor_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.class_property"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterClass_property([NotNull] SystemVerilog2017Parser.Class_propertyContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.class_property"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitClass_property([NotNull] SystemVerilog2017Parser.Class_propertyContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.class_method"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterClass_method([NotNull] SystemVerilog2017Parser.Class_methodContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.class_method"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitClass_method([NotNull] SystemVerilog2017Parser.Class_methodContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.class_constructor_prototype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterClass_constructor_prototype([NotNull] SystemVerilog2017Parser.Class_constructor_prototypeContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.class_constructor_prototype"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitClass_constructor_prototype([NotNull] SystemVerilog2017Parser.Class_constructor_prototypeContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.class_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterClass_item([NotNull] SystemVerilog2017Parser.Class_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.class_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitClass_item([NotNull] SystemVerilog2017Parser.Class_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.parameter_override"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterParameter_override([NotNull] SystemVerilog2017Parser.Parameter_overrideContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.parameter_override"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitParameter_override([NotNull] SystemVerilog2017Parser.Parameter_overrideContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.gate_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGate_instantiation([NotNull] SystemVerilog2017Parser.Gate_instantiationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.gate_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGate_instantiation([NotNull] SystemVerilog2017Parser.Gate_instantiationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.enable_gate_or_mos_switch_or_cmos_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEnable_gate_or_mos_switch_or_cmos_switch_instance([NotNull] SystemVerilog2017Parser.Enable_gate_or_mos_switch_or_cmos_switch_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.enable_gate_or_mos_switch_or_cmos_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEnable_gate_or_mos_switch_or_cmos_switch_instance([NotNull] SystemVerilog2017Parser.Enable_gate_or_mos_switch_or_cmos_switch_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.n_input_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterN_input_gate_instance([NotNull] SystemVerilog2017Parser.N_input_gate_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.n_input_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitN_input_gate_instance([NotNull] SystemVerilog2017Parser.N_input_gate_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.n_output_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterN_output_gate_instance([NotNull] SystemVerilog2017Parser.N_output_gate_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.n_output_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitN_output_gate_instance([NotNull] SystemVerilog2017Parser.N_output_gate_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.pass_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPass_switch_instance([NotNull] SystemVerilog2017Parser.Pass_switch_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.pass_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPass_switch_instance([NotNull] SystemVerilog2017Parser.Pass_switch_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.pass_enable_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPass_enable_switch_instance([NotNull] SystemVerilog2017Parser.Pass_enable_switch_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.pass_enable_switch_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPass_enable_switch_instance([NotNull] SystemVerilog2017Parser.Pass_enable_switch_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.pull_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPull_gate_instance([NotNull] SystemVerilog2017Parser.Pull_gate_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.pull_gate_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPull_gate_instance([NotNull] SystemVerilog2017Parser.Pull_gate_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.pulldown_strength"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPulldown_strength([NotNull] SystemVerilog2017Parser.Pulldown_strengthContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.pulldown_strength"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPulldown_strength([NotNull] SystemVerilog2017Parser.Pulldown_strengthContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.pullup_strength"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterPullup_strength([NotNull] SystemVerilog2017Parser.Pullup_strengthContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.pullup_strength"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitPullup_strength([NotNull] SystemVerilog2017Parser.Pullup_strengthContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.enable_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterEnable_terminal([NotNull] SystemVerilog2017Parser.Enable_terminalContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.enable_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitEnable_terminal([NotNull] SystemVerilog2017Parser.Enable_terminalContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.inout_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInout_terminal([NotNull] SystemVerilog2017Parser.Inout_terminalContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.inout_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInout_terminal([NotNull] SystemVerilog2017Parser.Inout_terminalContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.input_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInput_terminal([NotNull] SystemVerilog2017Parser.Input_terminalContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.input_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInput_terminal([NotNull] SystemVerilog2017Parser.Input_terminalContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.output_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterOutput_terminal([NotNull] SystemVerilog2017Parser.Output_terminalContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.output_terminal"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitOutput_terminal([NotNull] SystemVerilog2017Parser.Output_terminalContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.udp_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUdp_instantiation([NotNull] SystemVerilog2017Parser.Udp_instantiationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.udp_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUdp_instantiation([NotNull] SystemVerilog2017Parser.Udp_instantiationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.udp_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUdp_instance([NotNull] SystemVerilog2017Parser.Udp_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.udp_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUdp_instance([NotNull] SystemVerilog2017Parser.Udp_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.udp_instance_body"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUdp_instance_body([NotNull] SystemVerilog2017Parser.Udp_instance_bodyContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.udp_instance_body"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUdp_instance_body([NotNull] SystemVerilog2017Parser.Udp_instance_bodyContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.module_or_interface_or_program_or_udp_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModule_or_interface_or_program_or_udp_instantiation([NotNull] SystemVerilog2017Parser.Module_or_interface_or_program_or_udp_instantiationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.module_or_interface_or_program_or_udp_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModule_or_interface_or_program_or_udp_instantiation([NotNull] SystemVerilog2017Parser.Module_or_interface_or_program_or_udp_instantiationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.hierarchical_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterHierarchical_instance([NotNull] SystemVerilog2017Parser.Hierarchical_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.hierarchical_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitHierarchical_instance([NotNull] SystemVerilog2017Parser.Hierarchical_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_port_connections"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterList_of_port_connections([NotNull] SystemVerilog2017Parser.List_of_port_connectionsContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.list_of_port_connections"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitList_of_port_connections([NotNull] SystemVerilog2017Parser.List_of_port_connectionsContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.ordered_port_connection"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterOrdered_port_connection([NotNull] SystemVerilog2017Parser.Ordered_port_connectionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.ordered_port_connection"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitOrdered_port_connection([NotNull] SystemVerilog2017Parser.Ordered_port_connectionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.named_port_connection"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNamed_port_connection([NotNull] SystemVerilog2017Parser.Named_port_connectionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.named_port_connection"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNamed_port_connection([NotNull] SystemVerilog2017Parser.Named_port_connectionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.bind_directive"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBind_directive([NotNull] SystemVerilog2017Parser.Bind_directiveContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.bind_directive"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBind_directive([NotNull] SystemVerilog2017Parser.Bind_directiveContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.bind_target_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBind_target_instance([NotNull] SystemVerilog2017Parser.Bind_target_instanceContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.bind_target_instance"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBind_target_instance([NotNull] SystemVerilog2017Parser.Bind_target_instanceContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.bind_target_instance_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBind_target_instance_list([NotNull] SystemVerilog2017Parser.Bind_target_instance_listContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.bind_target_instance_list"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBind_target_instance_list([NotNull] SystemVerilog2017Parser.Bind_target_instance_listContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.bind_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterBind_instantiation([NotNull] SystemVerilog2017Parser.Bind_instantiationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.bind_instantiation"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitBind_instantiation([NotNull] SystemVerilog2017Parser.Bind_instantiationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.config_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConfig_declaration([NotNull] SystemVerilog2017Parser.Config_declarationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.config_declaration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConfig_declaration([NotNull] SystemVerilog2017Parser.Config_declarationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.design_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterDesign_statement([NotNull] SystemVerilog2017Parser.Design_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.design_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitDesign_statement([NotNull] SystemVerilog2017Parser.Design_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.config_rule_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConfig_rule_statement([NotNull] SystemVerilog2017Parser.Config_rule_statementContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.config_rule_statement"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConfig_rule_statement([NotNull] SystemVerilog2017Parser.Config_rule_statementContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.inst_clause"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInst_clause([NotNull] SystemVerilog2017Parser.Inst_clauseContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.inst_clause"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInst_clause([NotNull] SystemVerilog2017Parser.Inst_clauseContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.inst_name"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterInst_name([NotNull] SystemVerilog2017Parser.Inst_nameContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.inst_name"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitInst_name([NotNull] SystemVerilog2017Parser.Inst_nameContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.cell_clause"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCell_clause([NotNull] SystemVerilog2017Parser.Cell_clauseContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.cell_clause"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCell_clause([NotNull] SystemVerilog2017Parser.Cell_clauseContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.liblist_clause"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterLiblist_clause([NotNull] SystemVerilog2017Parser.Liblist_clauseContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.liblist_clause"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitLiblist_clause([NotNull] SystemVerilog2017Parser.Liblist_clauseContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.use_clause"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterUse_clause([NotNull] SystemVerilog2017Parser.Use_clauseContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.use_clause"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitUse_clause([NotNull] SystemVerilog2017Parser.Use_clauseContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.net_alias"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterNet_alias([NotNull] SystemVerilog2017Parser.Net_aliasContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.net_alias"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitNet_alias([NotNull] SystemVerilog2017Parser.Net_aliasContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.specify_block"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterSpecify_block([NotNull] SystemVerilog2017Parser.Specify_blockContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.specify_block"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitSpecify_block([NotNull] SystemVerilog2017Parser.Specify_blockContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.generate_region"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenerate_region([NotNull] SystemVerilog2017Parser.Generate_regionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.generate_region"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenerate_region([NotNull] SystemVerilog2017Parser.Generate_regionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.genvar_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenvar_expression([NotNull] SystemVerilog2017Parser.Genvar_expressionContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.genvar_expression"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenvar_expression([NotNull] SystemVerilog2017Parser.Genvar_expressionContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.loop_generate_construct"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterLoop_generate_construct([NotNull] SystemVerilog2017Parser.Loop_generate_constructContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.loop_generate_construct"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitLoop_generate_construct([NotNull] SystemVerilog2017Parser.Loop_generate_constructContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.genvar_initialization"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenvar_initialization([NotNull] SystemVerilog2017Parser.Genvar_initializationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.genvar_initialization"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenvar_initialization([NotNull] SystemVerilog2017Parser.Genvar_initializationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.genvar_iteration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenvar_iteration([NotNull] SystemVerilog2017Parser.Genvar_iterationContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.genvar_iteration"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenvar_iteration([NotNull] SystemVerilog2017Parser.Genvar_iterationContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.conditional_generate_construct"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterConditional_generate_construct([NotNull] SystemVerilog2017Parser.Conditional_generate_constructContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.conditional_generate_construct"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitConditional_generate_construct([NotNull] SystemVerilog2017Parser.Conditional_generate_constructContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.if_generate_construct"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterIf_generate_construct([NotNull] SystemVerilog2017Parser.If_generate_constructContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.if_generate_construct"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitIf_generate_construct([NotNull] SystemVerilog2017Parser.If_generate_constructContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.case_generate_construct"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCase_generate_construct([NotNull] SystemVerilog2017Parser.Case_generate_constructContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.case_generate_construct"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCase_generate_construct([NotNull] SystemVerilog2017Parser.Case_generate_constructContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.case_generate_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterCase_generate_item([NotNull] SystemVerilog2017Parser.Case_generate_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.case_generate_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitCase_generate_item([NotNull] SystemVerilog2017Parser.Case_generate_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.generate_begin_end_block"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenerate_begin_end_block([NotNull] SystemVerilog2017Parser.Generate_begin_end_blockContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.generate_begin_end_block"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenerate_begin_end_block([NotNull] SystemVerilog2017Parser.Generate_begin_end_blockContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.generate_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterGenerate_item([NotNull] SystemVerilog2017Parser.Generate_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.generate_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitGenerate_item([NotNull] SystemVerilog2017Parser.Generate_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.program_generate_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterProgram_generate_item([NotNull] SystemVerilog2017Parser.Program_generate_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.program_generate_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitProgram_generate_item([NotNull] SystemVerilog2017Parser.Program_generate_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.module_or_generate_or_interface_or_checker_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModule_or_generate_or_interface_or_checker_item([NotNull] SystemVerilog2017Parser.Module_or_generate_or_interface_or_checker_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.module_or_generate_or_interface_or_checker_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModule_or_generate_or_interface_or_checker_item([NotNull] SystemVerilog2017Parser.Module_or_generate_or_interface_or_checker_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.module_or_generate_or_interface_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModule_or_generate_or_interface_item([NotNull] SystemVerilog2017Parser.Module_or_generate_or_interface_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.module_or_generate_or_interface_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModule_or_generate_or_interface_item([NotNull] SystemVerilog2017Parser.Module_or_generate_or_interface_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.module_or_generate_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModule_or_generate_item([NotNull] SystemVerilog2017Parser.Module_or_generate_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.module_or_generate_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModule_or_generate_item([NotNull] SystemVerilog2017Parser.Module_or_generate_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.elaboration_system_task"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterElaboration_system_task([NotNull] SystemVerilog2017Parser.Elaboration_system_taskContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.elaboration_system_task"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitElaboration_system_task([NotNull] SystemVerilog2017Parser.Elaboration_system_taskContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.module_item_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModule_item_item([NotNull] SystemVerilog2017Parser.Module_item_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.module_item_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModule_item_item([NotNull] SystemVerilog2017Parser.Module_item_itemContext context) { }
	/// <summary>
	/// Enter a parse tree produced by <see cref="SystemVerilog2017Parser.module_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void EnterModule_item([NotNull] SystemVerilog2017Parser.Module_itemContext context) { }
	/// <summary>
	/// Exit a parse tree produced by <see cref="SystemVerilog2017Parser.module_item"/>.
	/// <para>The default implementation does nothing.</para>
	/// </summary>
	/// <param name="context">The parse tree.</param>
	public virtual void ExitModule_item([NotNull] SystemVerilog2017Parser.Module_itemContext context) { }

	/// <inheritdoc/>
	/// <remarks>The default implementation does nothing.</remarks>
	public virtual void EnterEveryRule([NotNull] ParserRuleContext context) { }
	/// <inheritdoc/>
	/// <remarks>The default implementation does nothing.</remarks>
	public virtual void ExitEveryRule([NotNull] ParserRuleContext context) { }
	/// <inheritdoc/>
	/// <remarks>The default implementation does nothing.</remarks>
	public virtual void VisitTerminal([NotNull] ITerminalNode node) { }
	/// <inheritdoc/>
	/// <remarks>The default implementation does nothing.</remarks>
	public virtual void VisitErrorNode([NotNull] IErrorNode node) { }
}
} // namespace SystemVerilog2017
