#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Nov 29 00:07:58 2024
# Process ID: 29360
# Current directory: D:/Verilog/Verilog/DHT11_FINAL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14548 D:\Verilog\Verilog\DHT11_FINAL\DHT11_FINAL.xpr
# Log file: D:/Verilog/Verilog/DHT11_FINAL/vivado.log
# Journal file: D:/Verilog/Verilog/DHT11_FINAL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.xpr
INFO: [Project 1-313] Project file moved from 'D:/GitHub/harman_Verilog/DHT11_FINAL' since last save.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/kccistc/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.gen/sources_1', nor could it be found using path 'D:/GitHub/harman_Verilog/DHT11_FINAL/DHT11_FINAL.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1088.785 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Nov 29 00:08:36 2024] Launched synth_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.runs/synth_1/runme.log
[Fri Nov 29 00:08:36 2024] Launched impl_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Nov 29 00:11:04 2024] Launched synth_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.runs/synth_1/runme.log
[Fri Nov 29 00:11:04 2024] Launched impl_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.785 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
set_property PROGRAM.FILE {D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.runs/impl_1/top_dht11.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.runs/impl_1/top_dht11.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Nov 29 00:25:09 2024] Launched synth_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.runs/synth_1/runme.log
[Fri Nov 29 00:25:09 2024] Launched impl_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.runs/impl_1/top_dht11.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close [ open D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/clock_datapath.v w ]
add_files D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/clock_datapath.v
close [ open D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/clock_controlunit.v w ]
add_files D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/clock_controlunit.v
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 29 01:00:51 2024...
