//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__unsafe_index_add_mul_sub_33 // -- Begin function triton_poi_fused__unsafe_index_add_mul_sub_33
                                        // @triton_poi_fused__unsafe_index_add_mul_sub_33
.visible .entry triton_poi_fused__unsafe_index_add_mul_sub_33(
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_33_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_33_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_33_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_33_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_33_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_33_param_5,
	.param .u32 triton_poi_fused__unsafe_index_add_mul_sub_33_param_6
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<16>;
	.reg .b32 	%r<25>;
	.reg .f32 	%f<11>;
	.reg .b64 	%rd<46>;
	.loc	1 19 0                          // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:19:0

// %bb.0:
	ld.param.u64 	%rd17, [triton_poi_fused__unsafe_index_add_mul_sub_33_param_0];
	ld.param.u64 	%rd7, [triton_poi_fused__unsafe_index_add_mul_sub_33_param_1];
$L__tmp0:
	.loc	1 21 28                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:21:33
	shl.b32 	%r10, %r1, 8;
	ld.param.u64 	%rd18, [triton_poi_fused__unsafe_index_add_mul_sub_33_param_2];
	ld.param.u64 	%rd10, [triton_poi_fused__unsafe_index_add_mul_sub_33_param_3];
	.loc	1 22 36                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:22:36
	mov.u32 	%r11, %tid.x;
	shl.b32 	%r12, %r11, 1;
	ld.param.u64 	%rd11, [triton_poi_fused__unsafe_index_add_mul_sub_33_param_4];
	and.b32  	%r13, %r12, 254;
	ld.param.u64 	%rd19, [triton_poi_fused__unsafe_index_add_mul_sub_33_param_5];
	.loc	1 22 23                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:22:23
	or.b32  	%r14, %r10, %r13;
	.loc	1 23 21                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:23:21
	setp.lt.s32 	%p1, %r14, 512;
	.loc	1 24 21                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:24:21
	shr.s32 	%r15, %r14, 1;
	.loc	1 24 26                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:24:26
	bfe.u32 	%r16, %r1, 23, 1;
	add.s32 	%r17, %r15, %r16;
	and.b32  	%r18, %r17, -2;
	sub.s32 	%r19, %r15, %r18;
	.loc	1 26 19                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:26:19
	bfe.s32 	%r20, %r1, 23, 1;
	shr.u32 	%r21, %r20, 30;
	add.s32 	%r22, %r14, %r21;
	shr.s32 	%r23, %r22, 2;
	.loc	1 28 30                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:28:30
	mul.wide.s32 	%rd20, %r19, 8;
	add.s64 	%rd2, %rd17, %rd20;
	.loc	1 28 35                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:28:35
	// begin inline asm
	mov.u64 %rd1, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd1 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd3, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd3 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 29 35                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:29:35
	// begin inline asm
	mov.u64 %rd5, 0x0;
	mov.u64 %rd6, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd5, %rd6 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 30 36                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:30:36
	// begin inline asm
	mov.u64 %rd8, 0x0;
	mov.u64 %rd9, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd8, %rd9 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 31 36                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:31:36
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r2, %r3 }, [ %rd11 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r2;
	mov.b32 	%f2, %r3;
	.loc	1 33 18                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:33:18
	add.s64 	%rd21, %rd1, 3;
	.loc	1 34 18                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:34:18
	setp.lt.s64 	%p11, %rd1, 0;
	.loc	1 35 32                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:35:32
	selp.b64 	%rd22, %rd21, %rd1, %p11;
	.loc	1 36 18                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:36:18
	add.s64 	%rd23, %rd5, 3;
	add.s64 	%rd24, %rd6, 3;
	.loc	1 37 18                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:37:18
	setp.lt.s64 	%p12, %rd5, 0;
	setp.lt.s64 	%p13, %rd6, 0;
	.loc	1 38 32                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:38:32
	selp.b64 	%rd25, %rd23, %rd5, %p12;
	selp.b64 	%rd26, %rd24, %rd6, %p13;
	.loc	1 39 48                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:39:48
	mul.lo.s32 	%r24, %r23, 9;
	.loc	1 39 30                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:39:30
	shl.b64 	%rd27, %rd25, 2;
	add.s64 	%rd28, %rd18, %rd27;
	mul.lo.s64 	%rd29, %rd22, 12;
	add.s64 	%rd30, %rd28, %rd29;
	mul.wide.s32 	%rd31, %r24, 4;
	add.s64 	%rd12, %rd30, %rd31;
	shl.b64 	%rd32, %rd26, 2;
	add.s64 	%rd33, %rd18, %rd32;
	add.s64 	%rd34, %rd33, %rd29;
	add.s64 	%rd13, %rd34, %rd31;
	.loc	1 39 53                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:39:53
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd12 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r4;
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd13 + 0 ];
	// end inline asm
	mov.b32 	%f4, %r5;
	.loc	1 40 20                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:40:20
	add.s64 	%rd35, %rd8, 3;
	add.s64 	%rd36, %rd9, 3;
	.loc	1 41 20                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:41:20
	setp.lt.s64 	%p14, %rd8, 0;
	setp.lt.s64 	%p15, %rd9, 0;
	.loc	1 42 35                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:42:35
	selp.b64 	%rd37, %rd35, %rd8, %p14;
	selp.b64 	%rd38, %rd36, %rd9, %p15;
	.loc	1 43 31                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:43:31
	shl.b64 	%rd39, %rd37, 2;
	add.s64 	%rd40, %rd18, %rd39;
	add.s64 	%rd41, %rd40, %rd29;
	add.s64 	%rd14, %rd41, %rd31;
	shl.b64 	%rd42, %rd38, 2;
	add.s64 	%rd43, %rd18, %rd42;
	add.s64 	%rd44, %rd43, %rd29;
	add.s64 	%rd15, %rd44, %rd31;
	.loc	1 43 55                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:43:55
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd14 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r6;
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd15 + 0 ];
	// end inline asm
	mov.b32 	%f6, %r7;
	.loc	1 44 20                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:44:20
	sub.f32 	%f7, %f5, %f3;
	sub.f32 	%f8, %f6, %f4;
	.loc	1 46 19                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:46:19
	fma.rn.f32 	%f9, %f7, %f1, %f3;
	fma.rn.f32 	%f10, %f8, %f2, %f4;
	.loc	1 47 25                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:47:25
	mul.wide.s32 	%rd45, %r14, 4;
	add.s64 	%rd16, %rd19, %rd45;
	.loc	1 47 37                         // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:47:37
	mov.b32 	%r8, %f9;
	mov.b32 	%r9, %f10;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd16 + 0 ], { %r8, %r9 };
	// end inline asm
	.loc	1 47 4                          // cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py:47:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/d4/cd4usisb2g5qchanqzzxlpxldf7wvskqt6mjades4jj26utpajsr.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 100
.b8 52
.b8 117
.b8 115
.b8 105
.b8 115
.b8 98
.b8 50
.b8 103
.b8 53
.b8 113
.b8 99
.b8 104
.b8 97
.b8 110
.b8 113
.b8 122
.b8 122
.b8 120
.b8 108
.b8 112
.b8 120
.b8 108
.b8 100
.b8 102
.b8 55
.b8 119
.b8 118
.b8 115
.b8 107
.b8 113
.b8 116
.b8 54
.b8 109
.b8 106
.b8 97
.b8 100
.b8 101
.b8 115
.b8 52
.b8 106
.b8 106
.b8 50
.b8 54
.b8 117
.b8 116
.b8 112
.b8 97
.b8 106
.b8 115
.b8 114
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 100
.b8 52
.b8 0
	}
	.section	.debug_macinfo	{	}
