
HotIron.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a1d4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  0800a2e0  0800a2e0  0001a2e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a444  0800a444  0002019c  2**0
                  CONTENTS
  4 .ARM          00000000  0800a444  0800a444  0002019c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a444  0800a444  0002019c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a444  0800a444  0001a444  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a448  0800a448  0001a448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000019c  20000000  0800a44c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001348  2000019c  0800a5e8  0002019c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200014e4  0800a5e8  000214e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002019c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001acb3  00000000  00000000  000201c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a65  00000000  00000000  0003ae78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012e0  00000000  00000000  0003e8e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001148  00000000  00000000  0003fbc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b0da  00000000  00000000  00040d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001677e  00000000  00000000  0005bde2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f44f  00000000  00000000  00072560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001019af  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d94  00000000  00000000  00101a04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000019c 	.word	0x2000019c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800a2c8 	.word	0x0800a2c8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001a0 	.word	0x200001a0
 8000148:	0800a2c8 	.word	0x0800a2c8

0800014c <delay_init>:
#include "main.h"

TIM_HandleTypeDef * htim;

void delay_init(TIM_HandleTypeDef * htim_i)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	htim = htim_i;
 8000154:	4a05      	ldr	r2, [pc, #20]	; (800016c <delay_init+0x20>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Start(htim);
 800015a:	4b04      	ldr	r3, [pc, #16]	; (800016c <delay_init+0x20>)
 800015c:	681b      	ldr	r3, [r3, #0]
 800015e:	4618      	mov	r0, r3
 8000160:	f004 fcb6 	bl	8004ad0 <HAL_TIM_Base_Start>
}
 8000164:	bf00      	nop
 8000166:	3708      	adds	r7, #8
 8000168:	46bd      	mov	sp, r7
 800016a:	bd80      	pop	{r7, pc}
 800016c:	20000414 	.word	0x20000414

08000170 <delay_us>:

// delays for us count
void delay_us(uint16_t us)
{
 8000170:	b480      	push	{r7}
 8000172:	b083      	sub	sp, #12
 8000174:	af00      	add	r7, sp, #0
 8000176:	4603      	mov	r3, r0
 8000178:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(htim,0);
 800017a:	4b0a      	ldr	r3, [pc, #40]	; (80001a4 <delay_us+0x34>)
 800017c:	681b      	ldr	r3, [r3, #0]
 800017e:	681b      	ldr	r3, [r3, #0]
 8000180:	2200      	movs	r2, #0
 8000182:	625a      	str	r2, [r3, #36]	; 0x24
	while ((uint16_t)__HAL_TIM_GET_COUNTER(htim) < us);
 8000184:	bf00      	nop
 8000186:	4b07      	ldr	r3, [pc, #28]	; (80001a4 <delay_us+0x34>)
 8000188:	681b      	ldr	r3, [r3, #0]
 800018a:	681b      	ldr	r3, [r3, #0]
 800018c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800018e:	b29b      	uxth	r3, r3
 8000190:	88fa      	ldrh	r2, [r7, #6]
 8000192:	429a      	cmp	r2, r3
 8000194:	d8f7      	bhi.n	8000186 <delay_us+0x16>
}
 8000196:	bf00      	nop
 8000198:	bf00      	nop
 800019a:	370c      	adds	r7, #12
 800019c:	46bd      	mov	sp, r7
 800019e:	bc80      	pop	{r7}
 80001a0:	4770      	bx	lr
 80001a2:	bf00      	nop
 80001a4:	20000414 	.word	0x20000414

080001a8 <lcd_create>:
 */
LCD_HandleTypeDef lcd_create(
		LCD_PortType port[], LCD_PinType pin[],
		LCD_PortType rs_port, LCD_PinType rs_pin,
		LCD_PortType en_port, LCD_PinType en_pin, LCD_ModeTypeDef mode)
{
 80001a8:	b5b0      	push	{r4, r5, r7, lr}
 80001aa:	b08a      	sub	sp, #40	; 0x28
 80001ac:	af00      	add	r7, sp, #0
 80001ae:	60f8      	str	r0, [r7, #12]
 80001b0:	60b9      	str	r1, [r7, #8]
 80001b2:	607a      	str	r2, [r7, #4]
 80001b4:	603b      	str	r3, [r7, #0]
	LCD_HandleTypeDef lcd;

	lcd.mode = mode;
 80001b6:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80001ba:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	lcd.en_pin = en_pin;
 80001be:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80001c2:	84bb      	strh	r3, [r7, #36]	; 0x24
	lcd.en_port = en_port;
 80001c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80001c6:	623b      	str	r3, [r7, #32]

	lcd.rs_pin = rs_pin;
 80001c8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80001ca:	83bb      	strh	r3, [r7, #28]
	lcd.rs_port = rs_port;
 80001cc:	683b      	ldr	r3, [r7, #0]
 80001ce:	61bb      	str	r3, [r7, #24]

	lcd.data_pin = pin;
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	617b      	str	r3, [r7, #20]
	lcd.data_port = port;
 80001d4:	68bb      	ldr	r3, [r7, #8]
 80001d6:	613b      	str	r3, [r7, #16]

	delay_us(20000); // Display needs about 10ms to start, so you should provide delay
 80001d8:	f644 6020 	movw	r0, #20000	; 0x4e20
 80001dc:	f7ff ffc8 	bl	8000170 <delay_us>

	lcd_init(&lcd);
 80001e0:	f107 0310 	add.w	r3, r7, #16
 80001e4:	4618      	mov	r0, r3
 80001e6:	f000 f80f 	bl	8000208 <lcd_init>

	return lcd;
 80001ea:	68fb      	ldr	r3, [r7, #12]
 80001ec:	461d      	mov	r5, r3
 80001ee:	f107 0410 	add.w	r4, r7, #16
 80001f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80001f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80001f6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80001fa:	e885 0003 	stmia.w	r5, {r0, r1}
}
 80001fe:	68f8      	ldr	r0, [r7, #12]
 8000200:	3728      	adds	r7, #40	; 0x28
 8000202:	46bd      	mov	sp, r7
 8000204:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000208 <lcd_init>:

/**
 * Initialize 16x2-lcd without cursor
 */
void lcd_init(LCD_HandleTypeDef * lcd)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	b082      	sub	sp, #8
 800020c:	af00      	add	r7, sp, #0
 800020e:	6078      	str	r0, [r7, #4]
	if(lcd->mode == LCD_4_BIT_MODE)
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	7d9b      	ldrb	r3, [r3, #22]
 8000214:	2b00      	cmp	r3, #0
 8000216:	d10f      	bne.n	8000238 <lcd_init+0x30>
	{
			lcd_write_command(lcd, 0x33);
 8000218:	2133      	movs	r1, #51	; 0x33
 800021a:	6878      	ldr	r0, [r7, #4]
 800021c:	f000 f8d4 	bl	80003c8 <lcd_write_command>
			lcd_write_command(lcd, 0x32);
 8000220:	2132      	movs	r1, #50	; 0x32
 8000222:	6878      	ldr	r0, [r7, #4]
 8000224:	f000 f8d0 	bl	80003c8 <lcd_write_command>
			lcd_write_command(lcd, FUNCTION_SET | OPT_N);				// 4-bit mode
 8000228:	2128      	movs	r1, #40	; 0x28
 800022a:	6878      	ldr	r0, [r7, #4]
 800022c:	f000 f8cc 	bl	80003c8 <lcd_write_command>
			lcd_8line_mode = false;
 8000230:	4b0d      	ldr	r3, [pc, #52]	; (8000268 <lcd_init+0x60>)
 8000232:	2200      	movs	r2, #0
 8000234:	701a      	strb	r2, [r3, #0]
 8000236:	e006      	b.n	8000246 <lcd_init+0x3e>
	}
	else
	{
		lcd_write_command(lcd, FUNCTION_SET | OPT_DL | OPT_N);
 8000238:	2138      	movs	r1, #56	; 0x38
 800023a:	6878      	ldr	r0, [r7, #4]
 800023c:	f000 f8c4 	bl	80003c8 <lcd_write_command>
		lcd_8line_mode = true;
 8000240:	4b09      	ldr	r3, [pc, #36]	; (8000268 <lcd_init+0x60>)
 8000242:	2201      	movs	r2, #1
 8000244:	701a      	strb	r2, [r3, #0]
	}


	lcd_clear(lcd);											// Clear screen
 8000246:	6878      	ldr	r0, [r7, #4]
 8000248:	f000 f88c 	bl	8000364 <lcd_clear>
	lcd_mode(lcd, LCD_ENABLE, CURSOR_DISABLE, NO_BLINK);
 800024c:	2300      	movs	r3, #0
 800024e:	2200      	movs	r2, #0
 8000250:	2101      	movs	r1, #1
 8000252:	6878      	ldr	r0, [r7, #4]
 8000254:	f000 f80a 	bl	800026c <lcd_mode>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);			// Increment cursor
 8000258:	2106      	movs	r1, #6
 800025a:	6878      	ldr	r0, [r7, #4]
 800025c:	f000 f8b4 	bl	80003c8 <lcd_write_command>
}
 8000260:	bf00      	nop
 8000262:	3708      	adds	r7, #8
 8000264:	46bd      	mov	sp, r7
 8000266:	bd80      	pop	{r7, pc}
 8000268:	20000000 	.word	0x20000000

0800026c <lcd_mode>:

/**
 * Set display & cursor mode
 */
void lcd_mode(LCD_HandleTypeDef * lcd, LCD_ONOFF state, LCD_CURSOR cursor, LCD_BLINK blink)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b082      	sub	sp, #8
 8000270:	af00      	add	r7, sp, #0
 8000272:	6078      	str	r0, [r7, #4]
 8000274:	4608      	mov	r0, r1
 8000276:	4611      	mov	r1, r2
 8000278:	461a      	mov	r2, r3
 800027a:	4603      	mov	r3, r0
 800027c:	70fb      	strb	r3, [r7, #3]
 800027e:	460b      	mov	r3, r1
 8000280:	70bb      	strb	r3, [r7, #2]
 8000282:	4613      	mov	r3, r2
 8000284:	707b      	strb	r3, [r7, #1]
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL |
								 (state ?OPT_D:0) |
 8000286:	78fb      	ldrb	r3, [r7, #3]
 8000288:	2b00      	cmp	r3, #0
 800028a:	d001      	beq.n	8000290 <lcd_mode+0x24>
 800028c:	220c      	movs	r2, #12
 800028e:	e000      	b.n	8000292 <lcd_mode+0x26>
 8000290:	2208      	movs	r2, #8
 8000292:	78bb      	ldrb	r3, [r7, #2]
 8000294:	2b00      	cmp	r3, #0
 8000296:	d001      	beq.n	800029c <lcd_mode+0x30>
 8000298:	2302      	movs	r3, #2
 800029a:	e000      	b.n	800029e <lcd_mode+0x32>
 800029c:	2300      	movs	r3, #0
 800029e:	4313      	orrs	r3, r2
 80002a0:	b25a      	sxtb	r2, r3
								 (cursor?OPT_C:0) |
								 (blink ?OPT_B:0));
 80002a2:	787b      	ldrb	r3, [r7, #1]
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	bf14      	ite	ne
 80002a8:	2301      	movne	r3, #1
 80002aa:	2300      	moveq	r3, #0
 80002ac:	b2db      	uxtb	r3, r3
 80002ae:	b25b      	sxtb	r3, r3
								 (cursor?OPT_C:0) |
 80002b0:	4313      	orrs	r3, r2
 80002b2:	b25b      	sxtb	r3, r3
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL |
 80002b4:	b2db      	uxtb	r3, r3
 80002b6:	4619      	mov	r1, r3
 80002b8:	6878      	ldr	r0, [r7, #4]
 80002ba:	f000 f885 	bl	80003c8 <lcd_write_command>
}
 80002be:	bf00      	nop
 80002c0:	3708      	adds	r7, #8
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bd80      	pop	{r7, pc}

080002c6 <lcd_out>:

/**
 * Write a string on the current position
 */
void lcd_out(LCD_HandleTypeDef * lcd, uint8_t * arr, uint8_t length)
{
 80002c6:	b580      	push	{r7, lr}
 80002c8:	b086      	sub	sp, #24
 80002ca:	af00      	add	r7, sp, #0
 80002cc:	60f8      	str	r0, [r7, #12]
 80002ce:	60b9      	str	r1, [r7, #8]
 80002d0:	4613      	mov	r3, r2
 80002d2:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < length; i++)
 80002d4:	2300      	movs	r3, #0
 80002d6:	617b      	str	r3, [r7, #20]
 80002d8:	e00a      	b.n	80002f0 <lcd_out+0x2a>
	{
		lcd_write_data(lcd, arr[i]);
 80002da:	697b      	ldr	r3, [r7, #20]
 80002dc:	68ba      	ldr	r2, [r7, #8]
 80002de:	4413      	add	r3, r2
 80002e0:	781b      	ldrb	r3, [r3, #0]
 80002e2:	4619      	mov	r1, r3
 80002e4:	68f8      	ldr	r0, [r7, #12]
 80002e6:	f000 f8a9 	bl	800043c <lcd_write_data>
	for (int i = 0; i < length; i++)
 80002ea:	697b      	ldr	r3, [r7, #20]
 80002ec:	3301      	adds	r3, #1
 80002ee:	617b      	str	r3, [r7, #20]
 80002f0:	79fb      	ldrb	r3, [r7, #7]
 80002f2:	697a      	ldr	r2, [r7, #20]
 80002f4:	429a      	cmp	r2, r3
 80002f6:	dbf0      	blt.n	80002da <lcd_out+0x14>
	}
}
 80002f8:	bf00      	nop
 80002fa:	bf00      	nop
 80002fc:	3718      	adds	r7, #24
 80002fe:	46bd      	mov	sp, r7
 8000300:	bd80      	pop	{r7, pc}

08000302 <lcd_string>:

/**
 * Write a string on the current position
 */
void lcd_string(LCD_HandleTypeDef * lcd, char * string)
{
 8000302:	b580      	push	{r7, lr}
 8000304:	b082      	sub	sp, #8
 8000306:	af00      	add	r7, sp, #0
 8000308:	6078      	str	r0, [r7, #4]
 800030a:	6039      	str	r1, [r7, #0]
	while (*string)
 800030c:	e007      	b.n	800031e <lcd_string+0x1c>
	{
		lcd_write_data(lcd, (uint8_t)*(string++));
 800030e:	683b      	ldr	r3, [r7, #0]
 8000310:	1c5a      	adds	r2, r3, #1
 8000312:	603a      	str	r2, [r7, #0]
 8000314:	781b      	ldrb	r3, [r3, #0]
 8000316:	4619      	mov	r1, r3
 8000318:	6878      	ldr	r0, [r7, #4]
 800031a:	f000 f88f 	bl	800043c <lcd_write_data>
	while (*string)
 800031e:	683b      	ldr	r3, [r7, #0]
 8000320:	781b      	ldrb	r3, [r3, #0]
 8000322:	2b00      	cmp	r3, #0
 8000324:	d1f3      	bne.n	800030e <lcd_string+0xc>
	}
}
 8000326:	bf00      	nop
 8000328:	bf00      	nop
 800032a:	3708      	adds	r7, #8
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}

08000330 <lcd_set_xy>:

/**
 * Set the cursor position
 */
void lcd_set_xy(LCD_HandleTypeDef * lcd, uint8_t x, uint8_t y)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b082      	sub	sp, #8
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]
 8000338:	460b      	mov	r3, r1
 800033a:	70fb      	strb	r3, [r7, #3]
 800033c:	4613      	mov	r3, r2
 800033e:	70bb      	strb	r3, [r7, #2]
	#ifdef LCD20xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_20[y] + x);
	#endif

	#ifdef LCD16xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_16[y] + x);
 8000340:	78bb      	ldrb	r3, [r7, #2]
 8000342:	4a07      	ldr	r2, [pc, #28]	; (8000360 <lcd_set_xy+0x30>)
 8000344:	5cd2      	ldrb	r2, [r2, r3]
 8000346:	78fb      	ldrb	r3, [r7, #3]
 8000348:	4413      	add	r3, r2
 800034a:	b2db      	uxtb	r3, r3
 800034c:	3b80      	subs	r3, #128	; 0x80
 800034e:	b2db      	uxtb	r3, r3
 8000350:	4619      	mov	r1, r3
 8000352:	6878      	ldr	r0, [r7, #4]
 8000354:	f000 f838 	bl	80003c8 <lcd_write_command>
	#endif
}
 8000358:	bf00      	nop
 800035a:	3708      	adds	r7, #8
 800035c:	46bd      	mov	sp, r7
 800035e:	bd80      	pop	{r7, pc}
 8000360:	0800a420 	.word	0x0800a420

08000364 <lcd_clear>:

/**
 * Clear the screen
 */
void lcd_clear(LCD_HandleTypeDef * lcd) {
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0
 800036a:	6078      	str	r0, [r7, #4]
	lcd_write_command(lcd, CLEAR_DISPLAY);
 800036c:	2101      	movs	r1, #1
 800036e:	6878      	ldr	r0, [r7, #4]
 8000370:	f000 f82a 	bl	80003c8 <lcd_write_command>
	delay_us(maxi_delay);
 8000374:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000378:	f7ff fefa 	bl	8000170 <delay_us>
}
 800037c:	bf00      	nop
 800037e:	3708      	adds	r7, #8
 8000380:	46bd      	mov	sp, r7
 8000382:	bd80      	pop	{r7, pc}

08000384 <lcd_define_chars>:
	}
	lcd_write_command(lcd, SET_DDRAM_ADDR);
}

// load all 8 chars
void lcd_define_chars(LCD_HandleTypeDef * lcd, uint8_t bitmap[]){
 8000384:	b580      	push	{r7, lr}
 8000386:	b084      	sub	sp, #16
 8000388:	af00      	add	r7, sp, #0
 800038a:	6078      	str	r0, [r7, #4]
 800038c:	6039      	str	r1, [r7, #0]
	lcd_write_command(lcd, SETCGRAM_ADDR);
 800038e:	2140      	movs	r1, #64	; 0x40
 8000390:	6878      	ldr	r0, [r7, #4]
 8000392:	f000 f819 	bl	80003c8 <lcd_write_command>
	for(uint8_t i=0;i<64;++i){
 8000396:	2300      	movs	r3, #0
 8000398:	73fb      	strb	r3, [r7, #15]
 800039a:	e00a      	b.n	80003b2 <lcd_define_chars+0x2e>
		lcd_write_data(lcd, bitmap[i]);
 800039c:	7bfb      	ldrb	r3, [r7, #15]
 800039e:	683a      	ldr	r2, [r7, #0]
 80003a0:	4413      	add	r3, r2
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	4619      	mov	r1, r3
 80003a6:	6878      	ldr	r0, [r7, #4]
 80003a8:	f000 f848 	bl	800043c <lcd_write_data>
	for(uint8_t i=0;i<64;++i){
 80003ac:	7bfb      	ldrb	r3, [r7, #15]
 80003ae:	3301      	adds	r3, #1
 80003b0:	73fb      	strb	r3, [r7, #15]
 80003b2:	7bfb      	ldrb	r3, [r7, #15]
 80003b4:	2b3f      	cmp	r3, #63	; 0x3f
 80003b6:	d9f1      	bls.n	800039c <lcd_define_chars+0x18>
	}
	lcd_write_command(lcd, SET_DDRAM_ADDR);
 80003b8:	2180      	movs	r1, #128	; 0x80
 80003ba:	6878      	ldr	r0, [r7, #4]
 80003bc:	f000 f804 	bl	80003c8 <lcd_write_command>
}
 80003c0:	bf00      	nop
 80003c2:	3710      	adds	r7, #16
 80003c4:	46bd      	mov	sp, r7
 80003c6:	bd80      	pop	{r7, pc}

080003c8 <lcd_write_command>:

/**
 * Write a byte to the command register
 */
void lcd_write_command(LCD_HandleTypeDef * lcd, uint8_t command)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b082      	sub	sp, #8
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	6078      	str	r0, [r7, #4]
 80003d0:	460b      	mov	r3, r1
 80003d2:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);		// Write to command register
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	6898      	ldr	r0, [r3, #8]
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	899b      	ldrh	r3, [r3, #12]
 80003dc:	2200      	movs	r2, #0
 80003de:	4619      	mov	r1, r3
 80003e0:	f001 fd3b 	bl	8001e5a <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	7d9b      	ldrb	r3, [r3, #22]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d118      	bne.n	800041e <lcd_write_command+0x56>
	{
		lcd_write(lcd, (command >> 4), LCD_NIB);
 80003ec:	78fb      	ldrb	r3, [r7, #3]
 80003ee:	091b      	lsrs	r3, r3, #4
 80003f0:	b2db      	uxtb	r3, r3
 80003f2:	2204      	movs	r2, #4
 80003f4:	4619      	mov	r1, r3
 80003f6:	6878      	ldr	r0, [r7, #4]
 80003f8:	f000 f85a 	bl	80004b0 <lcd_write>
		if (lcd_8line_mode) delay_us(mini_delay);
 80003fc:	4b0e      	ldr	r3, [pc, #56]	; (8000438 <lcd_write_command+0x70>)
 80003fe:	781b      	ldrb	r3, [r3, #0]
 8000400:	2b00      	cmp	r3, #0
 8000402:	d002      	beq.n	800040a <lcd_write_command+0x42>
 8000404:	202a      	movs	r0, #42	; 0x2a
 8000406:	f7ff feb3 	bl	8000170 <delay_us>
		lcd_write(lcd, command & 0x0F, LCD_NIB);
 800040a:	78fb      	ldrb	r3, [r7, #3]
 800040c:	f003 030f 	and.w	r3, r3, #15
 8000410:	b2db      	uxtb	r3, r3
 8000412:	2204      	movs	r2, #4
 8000414:	4619      	mov	r1, r3
 8000416:	6878      	ldr	r0, [r7, #4]
 8000418:	f000 f84a 	bl	80004b0 <lcd_write>
 800041c:	e005      	b.n	800042a <lcd_write_command+0x62>
	}
	else
	{
		lcd_write(lcd, command, LCD_BYTE);
 800041e:	78fb      	ldrb	r3, [r7, #3]
 8000420:	2208      	movs	r2, #8
 8000422:	4619      	mov	r1, r3
 8000424:	6878      	ldr	r0, [r7, #4]
 8000426:	f000 f843 	bl	80004b0 <lcd_write>
	}
	delay_us(mini_delay);
 800042a:	202a      	movs	r0, #42	; 0x2a
 800042c:	f7ff fea0 	bl	8000170 <delay_us>
}
 8000430:	bf00      	nop
 8000432:	3708      	adds	r7, #8
 8000434:	46bd      	mov	sp, r7
 8000436:	bd80      	pop	{r7, pc}
 8000438:	20000000 	.word	0x20000000

0800043c <lcd_write_data>:

/**
 * Write a byte to the data register
 */
void lcd_write_data(LCD_HandleTypeDef * lcd, uint8_t data)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
 8000444:	460b      	mov	r3, r1
 8000446:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	6898      	ldr	r0, [r3, #8]
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	899b      	ldrh	r3, [r3, #12]
 8000450:	2201      	movs	r2, #1
 8000452:	4619      	mov	r1, r3
 8000454:	f001 fd01 	bl	8001e5a <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	7d9b      	ldrb	r3, [r3, #22]
 800045c:	2b00      	cmp	r3, #0
 800045e:	d118      	bne.n	8000492 <lcd_write_data+0x56>
	{
		lcd_write(lcd, data >> 4, LCD_NIB);
 8000460:	78fb      	ldrb	r3, [r7, #3]
 8000462:	091b      	lsrs	r3, r3, #4
 8000464:	b2db      	uxtb	r3, r3
 8000466:	2204      	movs	r2, #4
 8000468:	4619      	mov	r1, r3
 800046a:	6878      	ldr	r0, [r7, #4]
 800046c:	f000 f820 	bl	80004b0 <lcd_write>
		if (lcd_8line_mode) delay_us(mini_delay);
 8000470:	4b0e      	ldr	r3, [pc, #56]	; (80004ac <lcd_write_data+0x70>)
 8000472:	781b      	ldrb	r3, [r3, #0]
 8000474:	2b00      	cmp	r3, #0
 8000476:	d002      	beq.n	800047e <lcd_write_data+0x42>
 8000478:	202a      	movs	r0, #42	; 0x2a
 800047a:	f7ff fe79 	bl	8000170 <delay_us>
		lcd_write(lcd, data & 0x0F, LCD_NIB);
 800047e:	78fb      	ldrb	r3, [r7, #3]
 8000480:	f003 030f 	and.w	r3, r3, #15
 8000484:	b2db      	uxtb	r3, r3
 8000486:	2204      	movs	r2, #4
 8000488:	4619      	mov	r1, r3
 800048a:	6878      	ldr	r0, [r7, #4]
 800048c:	f000 f810 	bl	80004b0 <lcd_write>
 8000490:	e005      	b.n	800049e <lcd_write_data+0x62>
	}
	else
	{
		lcd_write(lcd, data, LCD_BYTE);
 8000492:	78fb      	ldrb	r3, [r7, #3]
 8000494:	2208      	movs	r2, #8
 8000496:	4619      	mov	r1, r3
 8000498:	6878      	ldr	r0, [r7, #4]
 800049a:	f000 f809 	bl	80004b0 <lcd_write>
	}
	delay_us(mini_delay);
 800049e:	202a      	movs	r0, #42	; 0x2a
 80004a0:	f7ff fe66 	bl	8000170 <delay_us>
}
 80004a4:	bf00      	nop
 80004a6:	3708      	adds	r7, #8
 80004a8:	46bd      	mov	sp, r7
 80004aa:	bd80      	pop	{r7, pc}
 80004ac:	20000000 	.word	0x20000000

080004b0 <lcd_write>:

/**
 * Set len bits on the bus and toggle the enable line
 */
void lcd_write(LCD_HandleTypeDef * lcd, uint8_t data, uint8_t len)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b084      	sub	sp, #16
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	460b      	mov	r3, r1
 80004ba:	70fb      	strb	r3, [r7, #3]
 80004bc:	4613      	mov	r3, r2
 80004be:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++)
 80004c0:	2300      	movs	r3, #0
 80004c2:	73fb      	strb	r3, [r7, #15]
 80004c4:	e019      	b.n	80004fa <lcd_write+0x4a>
	{
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	681a      	ldr	r2, [r3, #0]
 80004ca:	7bfb      	ldrb	r3, [r7, #15]
 80004cc:	009b      	lsls	r3, r3, #2
 80004ce:	4413      	add	r3, r2
 80004d0:	6818      	ldr	r0, [r3, #0]
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	685a      	ldr	r2, [r3, #4]
 80004d6:	7bfb      	ldrb	r3, [r7, #15]
 80004d8:	005b      	lsls	r3, r3, #1
 80004da:	4413      	add	r3, r2
 80004dc:	8819      	ldrh	r1, [r3, #0]
 80004de:	78fa      	ldrb	r2, [r7, #3]
 80004e0:	7bfb      	ldrb	r3, [r7, #15]
 80004e2:	fa42 f303 	asr.w	r3, r2, r3
 80004e6:	b2db      	uxtb	r3, r3
 80004e8:	f003 0301 	and.w	r3, r3, #1
 80004ec:	b2db      	uxtb	r3, r3
 80004ee:	461a      	mov	r2, r3
 80004f0:	f001 fcb3 	bl	8001e5a <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < len; i++)
 80004f4:	7bfb      	ldrb	r3, [r7, #15]
 80004f6:	3301      	adds	r3, #1
 80004f8:	73fb      	strb	r3, [r7, #15]
 80004fa:	7bfa      	ldrb	r2, [r7, #15]
 80004fc:	78bb      	ldrb	r3, [r7, #2]
 80004fe:	429a      	cmp	r2, r3
 8000500:	d3e1      	bcc.n	80004c6 <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	6918      	ldr	r0, [r3, #16]
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	8a9b      	ldrh	r3, [r3, #20]
 800050a:	2201      	movs	r2, #1
 800050c:	4619      	mov	r1, r3
 800050e:	f001 fca4 	bl	8001e5a <HAL_GPIO_WritePin>
	DELAY_US(1);
 8000512:	2001      	movs	r0, #1
 8000514:	f7ff fe2c 	bl	8000170 <delay_us>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 		// Data receive on falling edge
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	6918      	ldr	r0, [r3, #16]
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	8a9b      	ldrh	r3, [r3, #20]
 8000520:	2200      	movs	r2, #0
 8000522:	4619      	mov	r1, r3
 8000524:	f001 fc99 	bl	8001e5a <HAL_GPIO_WritePin>
	DELAY_US(1);
 8000528:	2001      	movs	r0, #1
 800052a:	f7ff fe21 	bl	8000170 <delay_us>
}
 800052e:	bf00      	nop
 8000530:	3710      	adds	r7, #16
 8000532:	46bd      	mov	sp, r7
 8000534:	bd80      	pop	{r7, pc}
	...

08000538 <int2string>:
	  s3dots,
	  sDOT
};

void int2string(uint32_t digit, uint8_t * buf, uint8_t len)
{
 8000538:	b480      	push	{r7}
 800053a:	b087      	sub	sp, #28
 800053c:	af00      	add	r7, sp, #0
 800053e:	60f8      	str	r0, [r7, #12]
 8000540:	60b9      	str	r1, [r7, #8]
 8000542:	4613      	mov	r3, r2
 8000544:	71fb      	strb	r3, [r7, #7]
	for (int i = len - 1; i >= 0; i--)
 8000546:	79fb      	ldrb	r3, [r7, #7]
 8000548:	3b01      	subs	r3, #1
 800054a:	617b      	str	r3, [r7, #20]
 800054c:	e027      	b.n	800059e <int2string+0x66>
	{
		if (digit || (i == (len-1)))
 800054e:	68fb      	ldr	r3, [r7, #12]
 8000550:	2b00      	cmp	r3, #0
 8000552:	d104      	bne.n	800055e <int2string+0x26>
 8000554:	79fb      	ldrb	r3, [r7, #7]
 8000556:	3b01      	subs	r3, #1
 8000558:	697a      	ldr	r2, [r7, #20]
 800055a:	429a      	cmp	r2, r3
 800055c:	d117      	bne.n	800058e <int2string+0x56>
		{
			buf[i] = digit % 10 + '0';
 800055e:	68f9      	ldr	r1, [r7, #12]
 8000560:	4b13      	ldr	r3, [pc, #76]	; (80005b0 <int2string+0x78>)
 8000562:	fba3 2301 	umull	r2, r3, r3, r1
 8000566:	08da      	lsrs	r2, r3, #3
 8000568:	4613      	mov	r3, r2
 800056a:	009b      	lsls	r3, r3, #2
 800056c:	4413      	add	r3, r2
 800056e:	005b      	lsls	r3, r3, #1
 8000570:	1aca      	subs	r2, r1, r3
 8000572:	b2d2      	uxtb	r2, r2
 8000574:	697b      	ldr	r3, [r7, #20]
 8000576:	68b9      	ldr	r1, [r7, #8]
 8000578:	440b      	add	r3, r1
 800057a:	3230      	adds	r2, #48	; 0x30
 800057c:	b2d2      	uxtb	r2, r2
 800057e:	701a      	strb	r2, [r3, #0]
			digit /= 10;
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	4a0b      	ldr	r2, [pc, #44]	; (80005b0 <int2string+0x78>)
 8000584:	fba2 2303 	umull	r2, r3, r2, r3
 8000588:	08db      	lsrs	r3, r3, #3
 800058a:	60fb      	str	r3, [r7, #12]
 800058c:	e004      	b.n	8000598 <int2string+0x60>
		}
		else
			buf[i] = ' ';
 800058e:	697b      	ldr	r3, [r7, #20]
 8000590:	68ba      	ldr	r2, [r7, #8]
 8000592:	4413      	add	r3, r2
 8000594:	2220      	movs	r2, #32
 8000596:	701a      	strb	r2, [r3, #0]
	for (int i = len - 1; i >= 0; i--)
 8000598:	697b      	ldr	r3, [r7, #20]
 800059a:	3b01      	subs	r3, #1
 800059c:	617b      	str	r3, [r7, #20]
 800059e:	697b      	ldr	r3, [r7, #20]
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	dad4      	bge.n	800054e <int2string+0x16>
	}
}
 80005a4:	bf00      	nop
 80005a6:	bf00      	nop
 80005a8:	371c      	adds	r7, #28
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bc80      	pop	{r7}
 80005ae:	4770      	bx	lr
 80005b0:	cccccccd 	.word	0xcccccccd

080005b4 <init_lcd>:

void init_lcd(void)
{
 80005b4:	b5b0      	push	{r4, r5, r7, lr}
 80005b6:	b09a      	sub	sp, #104	; 0x68
 80005b8:	af04      	add	r7, sp, #16
	  lcd = lcd_create(ports, pins,
 80005ba:	4c25      	ldr	r4, [pc, #148]	; (8000650 <init_lcd+0x9c>)
 80005bc:	4638      	mov	r0, r7
 80005be:	2300      	movs	r3, #0
 80005c0:	9303      	str	r3, [sp, #12]
 80005c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80005c6:	9302      	str	r3, [sp, #8]
 80005c8:	4b22      	ldr	r3, [pc, #136]	; (8000654 <init_lcd+0xa0>)
 80005ca:	9301      	str	r3, [sp, #4]
 80005cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005d0:	9300      	str	r3, [sp, #0]
 80005d2:	4b20      	ldr	r3, [pc, #128]	; (8000654 <init_lcd+0xa0>)
 80005d4:	4a20      	ldr	r2, [pc, #128]	; (8000658 <init_lcd+0xa4>)
 80005d6:	4921      	ldr	r1, [pc, #132]	; (800065c <init_lcd+0xa8>)
 80005d8:	f7ff fde6 	bl	80001a8 <lcd_create>
 80005dc:	4625      	mov	r5, r4
 80005de:	463c      	mov	r4, r7
 80005e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80005e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80005e4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80005e8:	e885 0003 	stmia.w	r5, {r0, r1}
						hd_E_GPIO_Port, hd_E_Pin,
						LCD_4_BIT_MODE);

	  /* load symbols */

	  uint8_t symbols [] = {
 80005ec:	4b1c      	ldr	r3, [pc, #112]	; (8000660 <init_lcd+0xac>)
 80005ee:	f107 0418 	add.w	r4, r7, #24
 80005f2:	461d      	mov	r5, r3
 80005f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000600:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000604:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	//		  	  	  	  	0x0, 0xe, 0x11, 0x15, 0x11, 0xe, 0x0, 0x0, // OFF
	//		  	  	  	  	0x0, 0x4, 0x15, 0x15, 0x11, 0xe, 0x0, 0x0, // ON
	//						0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x15, 0x0,   // ellips
	//						0x0, 0x0, 0xa, 0x1f, 0xe, 0x4, 0x0, 0x0, // heart
	  };
	  lcd_define_chars(&lcd, symbols);
 8000608:	f107 0318 	add.w	r3, r7, #24
 800060c:	4619      	mov	r1, r3
 800060e:	4810      	ldr	r0, [pc, #64]	; (8000650 <init_lcd+0x9c>)
 8000610:	f7ff feb8 	bl	8000384 <lcd_define_chars>
	  lcd_set_xy(&lcd, 0, 0);
 8000614:	2200      	movs	r2, #0
 8000616:	2100      	movs	r1, #0
 8000618:	480d      	ldr	r0, [pc, #52]	; (8000650 <init_lcd+0x9c>)
 800061a:	f7ff fe89 	bl	8000330 <lcd_set_xy>
	  lcd_string(&lcd, "Maksim Jeskevic");
 800061e:	4911      	ldr	r1, [pc, #68]	; (8000664 <init_lcd+0xb0>)
 8000620:	480b      	ldr	r0, [pc, #44]	; (8000650 <init_lcd+0x9c>)
 8000622:	f7ff fe6e 	bl	8000302 <lcd_string>
	  lcd_set_xy(&lcd, 0, 1);
 8000626:	2201      	movs	r2, #1
 8000628:	2100      	movs	r1, #0
 800062a:	4809      	ldr	r0, [pc, #36]	; (8000650 <init_lcd+0x9c>)
 800062c:	f7ff fe80 	bl	8000330 <lcd_set_xy>
	  lcd_string(&lcd, "         2021 08");
 8000630:	490d      	ldr	r1, [pc, #52]	; (8000668 <init_lcd+0xb4>)
 8000632:	4807      	ldr	r0, [pc, #28]	; (8000650 <init_lcd+0x9c>)
 8000634:	f7ff fe65 	bl	8000302 <lcd_string>
	  HAL_Delay(1500);
 8000638:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800063c:	f001 f940 	bl	80018c0 <HAL_Delay>
	  lcd_clear(&lcd);
 8000640:	4803      	ldr	r0, [pc, #12]	; (8000650 <init_lcd+0x9c>)
 8000642:	f7ff fe8f 	bl	8000364 <lcd_clear>
		  for (uint16_t j = i*32+16; j < i*32+32; j++)
			  lcd_write_data(&lcd, (uint8_t)j);
		  HAL_Delay(2000);
	  }
	  */
}
 8000646:	bf00      	nop
 8000648:	3758      	adds	r7, #88	; 0x58
 800064a:	46bd      	mov	sp, r7
 800064c:	bdb0      	pop	{r4, r5, r7, pc}
 800064e:	bf00      	nop
 8000650:	20000418 	.word	0x20000418
 8000654:	40010c00 	.word	0x40010c00
 8000658:	20000014 	.word	0x20000014
 800065c:	20000004 	.word	0x20000004
 8000660:	0800a304 	.word	0x0800a304
 8000664:	0800a2e0 	.word	0x0800a2e0
 8000668:	0800a2f0 	.word	0x0800a2f0

0800066c <do_button>:

void do_button(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
	const uint32_t time_for_long_press = 1000;
 8000672:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000676:	607b      	str	r3, [r7, #4]
	static uint32_t last_time = 0;
	static bool last_button = false;
	static uint32_t but_time = 0;
	if (HAL_GetTick() - last_time < 20)
 8000678:	f001 f918 	bl	80018ac <HAL_GetTick>
 800067c:	4602      	mov	r2, r0
 800067e:	4b1f      	ldr	r3, [pc, #124]	; (80006fc <do_button+0x90>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	1ad3      	subs	r3, r2, r3
 8000684:	2b13      	cmp	r3, #19
 8000686:	d935      	bls.n	80006f4 <do_button+0x88>
		return;
	button.pressed = !HAL_GPIO_ReadPin(enc_s_GPIO_Port, enc_s_Pin);
 8000688:	2108      	movs	r1, #8
 800068a:	481d      	ldr	r0, [pc, #116]	; (8000700 <do_button+0x94>)
 800068c:	f001 fbce 	bl	8001e2c <HAL_GPIO_ReadPin>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	bf0c      	ite	eq
 8000696:	2301      	moveq	r3, #1
 8000698:	2300      	movne	r3, #0
 800069a:	b2da      	uxtb	r2, r3
 800069c:	4b19      	ldr	r3, [pc, #100]	; (8000704 <do_button+0x98>)
 800069e:	701a      	strb	r2, [r3, #0]
	if (button.pressed)
 80006a0:	4b18      	ldr	r3, [pc, #96]	; (8000704 <do_button+0x98>)
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d018      	beq.n	80006da <do_button+0x6e>
	{
		if (!last_button)
 80006a8:	4b17      	ldr	r3, [pc, #92]	; (8000708 <do_button+0x9c>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	f083 0301 	eor.w	r3, r3, #1
 80006b0:	b2db      	uxtb	r3, r3
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d004      	beq.n	80006c0 <do_button+0x54>
			but_time = HAL_GetTick();
 80006b6:	f001 f8f9 	bl	80018ac <HAL_GetTick>
 80006ba:	4603      	mov	r3, r0
 80006bc:	4a13      	ldr	r2, [pc, #76]	; (800070c <do_button+0xa0>)
 80006be:	6013      	str	r3, [r2, #0]
		if (HAL_GetTick() - but_time > time_for_long_press)
 80006c0:	f001 f8f4 	bl	80018ac <HAL_GetTick>
 80006c4:	4602      	mov	r2, r0
 80006c6:	4b11      	ldr	r3, [pc, #68]	; (800070c <do_button+0xa0>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	1ad3      	subs	r3, r2, r3
 80006cc:	687a      	ldr	r2, [r7, #4]
 80006ce:	429a      	cmp	r2, r3
 80006d0:	d206      	bcs.n	80006e0 <do_button+0x74>
			button.long_press = true;
 80006d2:	4b0c      	ldr	r3, [pc, #48]	; (8000704 <do_button+0x98>)
 80006d4:	2201      	movs	r2, #1
 80006d6:	705a      	strb	r2, [r3, #1]
 80006d8:	e002      	b.n	80006e0 <do_button+0x74>
	}
	else
		button.long_press = false;
 80006da:	4b0a      	ldr	r3, [pc, #40]	; (8000704 <do_button+0x98>)
 80006dc:	2200      	movs	r2, #0
 80006de:	705a      	strb	r2, [r3, #1]
	last_button = button.pressed;
 80006e0:	4b08      	ldr	r3, [pc, #32]	; (8000704 <do_button+0x98>)
 80006e2:	781a      	ldrb	r2, [r3, #0]
 80006e4:	4b08      	ldr	r3, [pc, #32]	; (8000708 <do_button+0x9c>)
 80006e6:	701a      	strb	r2, [r3, #0]
	last_time = HAL_GetTick();
 80006e8:	f001 f8e0 	bl	80018ac <HAL_GetTick>
 80006ec:	4603      	mov	r3, r0
 80006ee:	4a03      	ldr	r2, [pc, #12]	; (80006fc <do_button+0x90>)
 80006f0:	6013      	str	r3, [r2, #0]
 80006f2:	e000      	b.n	80006f6 <do_button+0x8a>
		return;
 80006f4:	bf00      	nop
}
 80006f6:	3708      	adds	r7, #8
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	200001cc 	.word	0x200001cc
 8000700:	40010c00 	.word	0x40010c00
 8000704:	200001c8 	.word	0x200001c8
 8000708:	200001d0 	.word	0x200001d0
 800070c:	200001d4 	.word	0x200001d4

08000710 <do_blink>:

void do_blink(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
	static uint32_t last_time = 0;
	if (HAL_GetTick() - last_time < 500)
 8000714:	f001 f8ca 	bl	80018ac <HAL_GetTick>
 8000718:	4602      	mov	r2, r0
 800071a:	4b09      	ldr	r3, [pc, #36]	; (8000740 <do_blink+0x30>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	1ad3      	subs	r3, r2, r3
 8000720:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000724:	d30a      	bcc.n	800073c <do_blink+0x2c>
		return;
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000726:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800072a:	4806      	ldr	r0, [pc, #24]	; (8000744 <do_blink+0x34>)
 800072c:	f001 fbad 	bl	8001e8a <HAL_GPIO_TogglePin>
	last_time = HAL_GetTick();
 8000730:	f001 f8bc 	bl	80018ac <HAL_GetTick>
 8000734:	4603      	mov	r3, r0
 8000736:	4a02      	ldr	r2, [pc, #8]	; (8000740 <do_blink+0x30>)
 8000738:	6013      	str	r3, [r2, #0]
 800073a:	e000      	b.n	800073e <do_blink+0x2e>
		return;
 800073c:	bf00      	nop
}
 800073e:	bd80      	pop	{r7, pc}
 8000740:	200001d8 	.word	0x200001d8
 8000744:	40011000 	.word	0x40011000

08000748 <get_max6675>:

void get_max6675(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0
	uint16_t data;
	HAL_SPI_Receive(&hspi1, (uint8_t*)(&data), 1, 100);
 800074e:	1db9      	adds	r1, r7, #6
 8000750:	2364      	movs	r3, #100	; 0x64
 8000752:	2201      	movs	r2, #1
 8000754:	480a      	ldr	r0, [pc, #40]	; (8000780 <get_max6675+0x38>)
 8000756:	f003 fd99 	bl	800428c <HAL_SPI_Receive>

	MAX6675.data_valid = !(data & 0b110);
 800075a:	88fb      	ldrh	r3, [r7, #6]
 800075c:	f003 0306 	and.w	r3, r3, #6
 8000760:	2b00      	cmp	r3, #0
 8000762:	bf0c      	ite	eq
 8000764:	2301      	moveq	r3, #1
 8000766:	2300      	movne	r3, #0
 8000768:	b2da      	uxtb	r2, r3
 800076a:	4b06      	ldr	r3, [pc, #24]	; (8000784 <get_max6675+0x3c>)
 800076c:	709a      	strb	r2, [r3, #2]
	MAX6675.temperature = data >> 3;
 800076e:	88fb      	ldrh	r3, [r7, #6]
 8000770:	08db      	lsrs	r3, r3, #3
 8000772:	b29a      	uxth	r2, r3
 8000774:	4b03      	ldr	r3, [pc, #12]	; (8000784 <get_max6675+0x3c>)
 8000776:	801a      	strh	r2, [r3, #0]
}
 8000778:	bf00      	nop
 800077a:	3708      	adds	r7, #8
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	200004c0 	.word	0x200004c0
 8000784:	200001b8 	.word	0x200001b8

08000788 <ascii_max6675>:

void ascii_max6675(void)
{
 8000788:	b480      	push	{r7}
 800078a:	b085      	sub	sp, #20
 800078c:	af00      	add	r7, sp, #0
	if (MAX6675.data_valid)
 800078e:	4b39      	ldr	r3, [pc, #228]	; (8000874 <ascii_max6675+0xec>)
 8000790:	789b      	ldrb	r3, [r3, #2]
 8000792:	2b00      	cmp	r3, #0
 8000794:	d05a      	beq.n	800084c <ascii_max6675+0xc4>
		{
			uint32_t digit = 25*(MAX6675.temperature&0b11);
 8000796:	4b37      	ldr	r3, [pc, #220]	; (8000874 <ascii_max6675+0xec>)
 8000798:	881b      	ldrh	r3, [r3, #0]
 800079a:	f003 0203 	and.w	r2, r3, #3
 800079e:	4613      	mov	r3, r2
 80007a0:	009b      	lsls	r3, r3, #2
 80007a2:	4413      	add	r3, r2
 80007a4:	009a      	lsls	r2, r3, #2
 80007a6:	4413      	add	r3, r2
 80007a8:	60fb      	str	r3, [r7, #12]
			digit += (MAX6675.temperature>>2)*1000;
 80007aa:	4b32      	ldr	r3, [pc, #200]	; (8000874 <ascii_max6675+0xec>)
 80007ac:	881b      	ldrh	r3, [r3, #0]
 80007ae:	089b      	lsrs	r3, r3, #2
 80007b0:	b29b      	uxth	r3, r3
 80007b2:	461a      	mov	r2, r3
 80007b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007b8:	fb03 f302 	mul.w	r3, r3, r2
 80007bc:	461a      	mov	r2, r3
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	4413      	add	r3, r2
 80007c2:	60fb      	str	r3, [r7, #12]
			int8_t i = 6;
 80007c4:	2306      	movs	r3, #6
 80007c6:	72fb      	strb	r3, [r7, #11]
			while (digit)
 80007c8:	e01b      	b.n	8000802 <ascii_max6675+0x7a>
			{
				MAX6675.ascii[i--] = '0' + digit%10;
 80007ca:	68f9      	ldr	r1, [r7, #12]
 80007cc:	4b2a      	ldr	r3, [pc, #168]	; (8000878 <ascii_max6675+0xf0>)
 80007ce:	fba3 2301 	umull	r2, r3, r3, r1
 80007d2:	08da      	lsrs	r2, r3, #3
 80007d4:	4613      	mov	r3, r2
 80007d6:	009b      	lsls	r3, r3, #2
 80007d8:	4413      	add	r3, r2
 80007da:	005b      	lsls	r3, r3, #1
 80007dc:	1aca      	subs	r2, r1, r3
 80007de:	b2d3      	uxtb	r3, r2
 80007e0:	f997 100b 	ldrsb.w	r1, [r7, #11]
 80007e4:	b2ca      	uxtb	r2, r1
 80007e6:	3a01      	subs	r2, #1
 80007e8:	b2d2      	uxtb	r2, r2
 80007ea:	72fa      	strb	r2, [r7, #11]
 80007ec:	3330      	adds	r3, #48	; 0x30
 80007ee:	b2da      	uxtb	r2, r3
 80007f0:	4b20      	ldr	r3, [pc, #128]	; (8000874 <ascii_max6675+0xec>)
 80007f2:	440b      	add	r3, r1
 80007f4:	70da      	strb	r2, [r3, #3]
				digit /= 10;
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	4a1f      	ldr	r2, [pc, #124]	; (8000878 <ascii_max6675+0xf0>)
 80007fa:	fba2 2303 	umull	r2, r3, r2, r3
 80007fe:	08db      	lsrs	r3, r3, #3
 8000800:	60fb      	str	r3, [r7, #12]
			while (digit)
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	2b00      	cmp	r3, #0
 8000806:	d1e0      	bne.n	80007ca <ascii_max6675+0x42>
			}
			while (i >= 0)
 8000808:	e018      	b.n	800083c <ascii_max6675+0xb4>
			{
				if (i > 2)
 800080a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800080e:	2b02      	cmp	r3, #2
 8000810:	dd0a      	ble.n	8000828 <ascii_max6675+0xa0>
					MAX6675.ascii[i--] = '0';
 8000812:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8000816:	b2d3      	uxtb	r3, r2
 8000818:	3b01      	subs	r3, #1
 800081a:	b2db      	uxtb	r3, r3
 800081c:	72fb      	strb	r3, [r7, #11]
 800081e:	4b15      	ldr	r3, [pc, #84]	; (8000874 <ascii_max6675+0xec>)
 8000820:	4413      	add	r3, r2
 8000822:	2230      	movs	r2, #48	; 0x30
 8000824:	70da      	strb	r2, [r3, #3]
 8000826:	e009      	b.n	800083c <ascii_max6675+0xb4>
				else
					MAX6675.ascii[i--] = ' ';
 8000828:	f997 200b 	ldrsb.w	r2, [r7, #11]
 800082c:	b2d3      	uxtb	r3, r2
 800082e:	3b01      	subs	r3, #1
 8000830:	b2db      	uxtb	r3, r3
 8000832:	72fb      	strb	r3, [r7, #11]
 8000834:	4b0f      	ldr	r3, [pc, #60]	; (8000874 <ascii_max6675+0xec>)
 8000836:	4413      	add	r3, r2
 8000838:	2220      	movs	r2, #32
 800083a:	70da      	strb	r2, [r3, #3]
			while (i >= 0)
 800083c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000840:	2b00      	cmp	r3, #0
 8000842:	dae2      	bge.n	800080a <ascii_max6675+0x82>
			}
			MAX6675.ascii[4] = '.';
 8000844:	4b0b      	ldr	r3, [pc, #44]	; (8000874 <ascii_max6675+0xec>)
 8000846:	222e      	movs	r2, #46	; 0x2e
 8000848:	71da      	strb	r2, [r3, #7]
		else
		{
			for (int i = 0; i < sizeof(MAX6675); i ++)
				MAX6675.ascii[i] = 'x';
		}
}
 800084a:	e00e      	b.n	800086a <ascii_max6675+0xe2>
			for (int i = 0; i < sizeof(MAX6675); i ++)
 800084c:	2300      	movs	r3, #0
 800084e:	607b      	str	r3, [r7, #4]
 8000850:	e008      	b.n	8000864 <ascii_max6675+0xdc>
				MAX6675.ascii[i] = 'x';
 8000852:	4a08      	ldr	r2, [pc, #32]	; (8000874 <ascii_max6675+0xec>)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	4413      	add	r3, r2
 8000858:	3303      	adds	r3, #3
 800085a:	2278      	movs	r2, #120	; 0x78
 800085c:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < sizeof(MAX6675); i ++)
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	3301      	adds	r3, #1
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	2b09      	cmp	r3, #9
 8000868:	d9f3      	bls.n	8000852 <ascii_max6675+0xca>
}
 800086a:	bf00      	nop
 800086c:	3714      	adds	r7, #20
 800086e:	46bd      	mov	sp, r7
 8000870:	bc80      	pop	{r7}
 8000872:	4770      	bx	lr
 8000874:	200001b8 	.word	0x200001b8
 8000878:	cccccccd 	.word	0xcccccccd

0800087c <do_usb>:
	pwm_value = diff>>1; // in %
	TIM2->CCR1 = pwm_value*10;
}

void do_usb(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b088      	sub	sp, #32
 8000880:	af00      	add	r7, sp, #0
	static uint32_t last_time = 0;
	if (HAL_GetTick() - last_time < 250)
 8000882:	f001 f813 	bl	80018ac <HAL_GetTick>
 8000886:	4602      	mov	r2, r0
 8000888:	4b37      	ldr	r3, [pc, #220]	; (8000968 <do_usb+0xec>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	1ad3      	subs	r3, r2, r3
 800088e:	2bf9      	cmp	r3, #249	; 0xf9
 8000890:	d966      	bls.n	8000960 <do_usb+0xe4>
		return;
	last_time = HAL_GetTick();
 8000892:	f001 f80b 	bl	80018ac <HAL_GetTick>
 8000896:	4603      	mov	r3, r0
 8000898:	4a33      	ldr	r2, [pc, #204]	; (8000968 <do_usb+0xec>)
 800089a:	6013      	str	r3, [r2, #0]

	uint8_t buf[13];
	int i = 0;
 800089c:	2300      	movs	r3, #0
 800089e:	61fb      	str	r3, [r7, #28]
	for (i = 0; i < sizeof(MAX6675.ascii); i++)
 80008a0:	2300      	movs	r3, #0
 80008a2:	61fb      	str	r3, [r7, #28]
 80008a4:	e00c      	b.n	80008c0 <do_usb+0x44>
		buf[i] = MAX6675.ascii[i];
 80008a6:	4a31      	ldr	r2, [pc, #196]	; (800096c <do_usb+0xf0>)
 80008a8:	69fb      	ldr	r3, [r7, #28]
 80008aa:	4413      	add	r3, r2
 80008ac:	3303      	adds	r3, #3
 80008ae:	7819      	ldrb	r1, [r3, #0]
 80008b0:	1d3a      	adds	r2, r7, #4
 80008b2:	69fb      	ldr	r3, [r7, #28]
 80008b4:	4413      	add	r3, r2
 80008b6:	460a      	mov	r2, r1
 80008b8:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < sizeof(MAX6675.ascii); i++)
 80008ba:	69fb      	ldr	r3, [r7, #28]
 80008bc:	3301      	adds	r3, #1
 80008be:	61fb      	str	r3, [r7, #28]
 80008c0:	69fb      	ldr	r3, [r7, #28]
 80008c2:	2b06      	cmp	r3, #6
 80008c4:	d9ef      	bls.n	80008a6 <do_usb+0x2a>
	buf[i++] = ' ';
 80008c6:	69fb      	ldr	r3, [r7, #28]
 80008c8:	1c5a      	adds	r2, r3, #1
 80008ca:	61fa      	str	r2, [r7, #28]
 80008cc:	f107 0220 	add.w	r2, r7, #32
 80008d0:	4413      	add	r3, r2
 80008d2:	2220      	movs	r2, #32
 80008d4:	f803 2c1c 	strb.w	r2, [r3, #-28]

	uint16_t temp = pwm_value;
 80008d8:	4b25      	ldr	r3, [pc, #148]	; (8000970 <do_usb+0xf4>)
 80008da:	881b      	ldrh	r3, [r3, #0]
 80008dc:	837b      	strh	r3, [r7, #26]
	for (int j = 0; j < 3; j++)
 80008de:	2300      	movs	r3, #0
 80008e0:	617b      	str	r3, [r7, #20]
 80008e2:	e030      	b.n	8000946 <do_usb+0xca>
	{
		if ((!temp) && j)
 80008e4:	8b7b      	ldrh	r3, [r7, #26]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d10d      	bne.n	8000906 <do_usb+0x8a>
 80008ea:	697b      	ldr	r3, [r7, #20]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d00a      	beq.n	8000906 <do_usb+0x8a>
		{
			buf[i+2-j] =' ';
 80008f0:	69fb      	ldr	r3, [r7, #28]
 80008f2:	1c9a      	adds	r2, r3, #2
 80008f4:	697b      	ldr	r3, [r7, #20]
 80008f6:	1ad3      	subs	r3, r2, r3
 80008f8:	f107 0220 	add.w	r2, r7, #32
 80008fc:	4413      	add	r3, r2
 80008fe:	2220      	movs	r2, #32
 8000900:	f803 2c1c 	strb.w	r2, [r3, #-28]
 8000904:	e01c      	b.n	8000940 <do_usb+0xc4>
		}
		else
		{
			buf[i+2-j] = temp % 10 + '0';
 8000906:	8b7a      	ldrh	r2, [r7, #26]
 8000908:	4b1a      	ldr	r3, [pc, #104]	; (8000974 <do_usb+0xf8>)
 800090a:	fba3 1302 	umull	r1, r3, r3, r2
 800090e:	08d9      	lsrs	r1, r3, #3
 8000910:	460b      	mov	r3, r1
 8000912:	009b      	lsls	r3, r3, #2
 8000914:	440b      	add	r3, r1
 8000916:	005b      	lsls	r3, r3, #1
 8000918:	1ad3      	subs	r3, r2, r3
 800091a:	b29b      	uxth	r3, r3
 800091c:	b2da      	uxtb	r2, r3
 800091e:	69fb      	ldr	r3, [r7, #28]
 8000920:	1c99      	adds	r1, r3, #2
 8000922:	697b      	ldr	r3, [r7, #20]
 8000924:	1acb      	subs	r3, r1, r3
 8000926:	3230      	adds	r2, #48	; 0x30
 8000928:	b2d2      	uxtb	r2, r2
 800092a:	f107 0120 	add.w	r1, r7, #32
 800092e:	440b      	add	r3, r1
 8000930:	f803 2c1c 	strb.w	r2, [r3, #-28]
			temp /= 10;
 8000934:	8b7b      	ldrh	r3, [r7, #26]
 8000936:	4a0f      	ldr	r2, [pc, #60]	; (8000974 <do_usb+0xf8>)
 8000938:	fba2 2303 	umull	r2, r3, r2, r3
 800093c:	08db      	lsrs	r3, r3, #3
 800093e:	837b      	strh	r3, [r7, #26]
	for (int j = 0; j < 3; j++)
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	3301      	adds	r3, #1
 8000944:	617b      	str	r3, [r7, #20]
 8000946:	697b      	ldr	r3, [r7, #20]
 8000948:	2b02      	cmp	r3, #2
 800094a:	ddcb      	ble.n	80008e4 <do_usb+0x68>
		}
	}

	buf[11] = '\r';
 800094c:	230d      	movs	r3, #13
 800094e:	73fb      	strb	r3, [r7, #15]
	buf[12] = '\n';
 8000950:	230a      	movs	r3, #10
 8000952:	743b      	strb	r3, [r7, #16]

	CDC_Transmit_FS(buf, sizeof(buf));
 8000954:	1d3b      	adds	r3, r7, #4
 8000956:	210d      	movs	r1, #13
 8000958:	4618      	mov	r0, r3
 800095a:	f009 f8ab 	bl	8009ab4 <CDC_Transmit_FS>
 800095e:	e000      	b.n	8000962 <do_usb+0xe6>
		return;
 8000960:	bf00      	nop
}
 8000962:	3720      	adds	r7, #32
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}
 8000968:	200001dc 	.word	0x200001dc
 800096c:	200001b8 	.word	0x200001b8
 8000970:	200001c2 	.word	0x200001c2
 8000974:	cccccccd 	.word	0xcccccccd

08000978 <lcd_mini_clear.8498>:
eUISTATE ui_state = START;

void do_interface(void)
{
	void lcd_mini_clear(LCD_HandleTypeDef * lcd)
	{
 8000978:	b580      	push	{r7, lr}
 800097a:	b082      	sub	sp, #8
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
 8000980:	f8c7 c000 	str.w	ip, [r7]
		lcd_mode(lcd, ENABLE, CURSOR_DISABLE, NO_BLINK);
 8000984:	2300      	movs	r3, #0
 8000986:	2200      	movs	r2, #0
 8000988:	2101      	movs	r1, #1
 800098a:	6878      	ldr	r0, [r7, #4]
 800098c:	f7ff fc6e 	bl	800026c <lcd_mode>
		lcd_set_xy(lcd, 0, 0);
 8000990:	2200      	movs	r2, #0
 8000992:	2100      	movs	r1, #0
 8000994:	6878      	ldr	r0, [r7, #4]
 8000996:	f7ff fccb 	bl	8000330 <lcd_set_xy>
		lcd_string(lcd, "            ");
 800099a:	4908      	ldr	r1, [pc, #32]	; (80009bc <lcd_mini_clear.8498+0x44>)
 800099c:	6878      	ldr	r0, [r7, #4]
 800099e:	f7ff fcb0 	bl	8000302 <lcd_string>
		lcd_set_xy(lcd, 0, 1);
 80009a2:	2201      	movs	r2, #1
 80009a4:	2100      	movs	r1, #0
 80009a6:	6878      	ldr	r0, [r7, #4]
 80009a8:	f7ff fcc2 	bl	8000330 <lcd_set_xy>
		lcd_string(lcd, "            ");
 80009ac:	4903      	ldr	r1, [pc, #12]	; (80009bc <lcd_mini_clear.8498+0x44>)
 80009ae:	6878      	ldr	r0, [r7, #4]
 80009b0:	f7ff fca7 	bl	8000302 <lcd_string>
	}
 80009b4:	bf00      	nop
 80009b6:	3708      	adds	r7, #8
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	0800a344 	.word	0x0800a344

080009c0 <do_interface>:
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0
void do_interface(void)
 80009c6:	f107 0310 	add.w	r3, r7, #16
 80009ca:	603b      	str	r3, [r7, #0]
	}

	static uint32_t last_time = 0;
	static uint8_t ticktack = 0;
	static bool last_button = false;
	if (HAL_GetTick() - last_time < 100)
 80009cc:	f000 ff6e 	bl	80018ac <HAL_GetTick>
 80009d0:	4602      	mov	r2, r0
 80009d2:	4bb2      	ldr	r3, [pc, #712]	; (8000c9c <do_interface+0x2dc>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	1ad3      	subs	r3, r2, r3
 80009d8:	2b63      	cmp	r3, #99	; 0x63
 80009da:	f240 8157 	bls.w	8000c8c <do_interface+0x2cc>
		return;
	last_time = HAL_GetTick();
 80009de:	f000 ff65 	bl	80018ac <HAL_GetTick>
 80009e2:	4603      	mov	r3, r0
 80009e4:	4aad      	ldr	r2, [pc, #692]	; (8000c9c <do_interface+0x2dc>)
 80009e6:	6013      	str	r3, [r2, #0]

	/*** Right always visible section ***/

	lcd_set_xy(&lcd, 12, 0);
 80009e8:	2200      	movs	r2, #0
 80009ea:	210c      	movs	r1, #12
 80009ec:	48ac      	ldr	r0, [pc, #688]	; (8000ca0 <do_interface+0x2e0>)
 80009ee:	f7ff fc9f 	bl	8000330 <lcd_set_xy>
	if (MAX6675.data_valid)
 80009f2:	4bac      	ldr	r3, [pc, #688]	; (8000ca4 <do_interface+0x2e4>)
 80009f4:	789b      	ldrb	r3, [r3, #2]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d00a      	beq.n	8000a10 <do_interface+0x50>
	{
		lcd_out(&lcd, MAX6675.ascii+1, 3);
 80009fa:	4bab      	ldr	r3, [pc, #684]	; (8000ca8 <do_interface+0x2e8>)
 80009fc:	2203      	movs	r2, #3
 80009fe:	4619      	mov	r1, r3
 8000a00:	48a7      	ldr	r0, [pc, #668]	; (8000ca0 <do_interface+0x2e0>)
 8000a02:	f7ff fc60 	bl	80002c6 <lcd_out>
		lcd_write_data(&lcd, 223);
 8000a06:	21df      	movs	r1, #223	; 0xdf
 8000a08:	48a5      	ldr	r0, [pc, #660]	; (8000ca0 <do_interface+0x2e0>)
 8000a0a:	f7ff fd17 	bl	800043c <lcd_write_data>
 8000a0e:	e006      	b.n	8000a1e <do_interface+0x5e>
	}
	else
	{
		lcd_string(&lcd, "___");
 8000a10:	49a6      	ldr	r1, [pc, #664]	; (8000cac <do_interface+0x2ec>)
 8000a12:	48a3      	ldr	r0, [pc, #652]	; (8000ca0 <do_interface+0x2e0>)
 8000a14:	f7ff fc75 	bl	8000302 <lcd_string>
		ui_state = MALFUNCTION;
 8000a18:	4ba5      	ldr	r3, [pc, #660]	; (8000cb0 <do_interface+0x2f0>)
 8000a1a:	2208      	movs	r2, #8
 8000a1c:	701a      	strb	r2, [r3, #0]
	}
	lcd_set_xy(&lcd, 15, 1);
 8000a1e:	2201      	movs	r2, #1
 8000a20:	210f      	movs	r1, #15
 8000a22:	489f      	ldr	r0, [pc, #636]	; (8000ca0 <do_interface+0x2e0>)
 8000a24:	f7ff fc84 	bl	8000330 <lcd_set_xy>
	if ((MAX6675.temperature > (HOT_TEMP<<2)) || (!MAX6675.data_valid))
 8000a28:	4b9e      	ldr	r3, [pc, #632]	; (8000ca4 <do_interface+0x2e4>)
 8000a2a:	881b      	ldrh	r3, [r3, #0]
 8000a2c:	2ba0      	cmp	r3, #160	; 0xa0
 8000a2e:	d806      	bhi.n	8000a3e <do_interface+0x7e>
 8000a30:	4b9c      	ldr	r3, [pc, #624]	; (8000ca4 <do_interface+0x2e4>)
 8000a32:	789b      	ldrb	r3, [r3, #2]
 8000a34:	f083 0301 	eor.w	r3, r3, #1
 8000a38:	b2db      	uxtb	r3, r3
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d00d      	beq.n	8000a5a <do_interface+0x9a>
	{
		if (ticktack < 5)
 8000a3e:	4b9d      	ldr	r3, [pc, #628]	; (8000cb4 <do_interface+0x2f4>)
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	2b04      	cmp	r3, #4
 8000a44:	d804      	bhi.n	8000a50 <do_interface+0x90>
			lcd_write_data(&lcd, sHOT);
 8000a46:	2104      	movs	r1, #4
 8000a48:	4895      	ldr	r0, [pc, #596]	; (8000ca0 <do_interface+0x2e0>)
 8000a4a:	f7ff fcf7 	bl	800043c <lcd_write_data>
		if (ticktack < 5)
 8000a4e:	e008      	b.n	8000a62 <do_interface+0xa2>
		else
			lcd_write_data(&lcd, sHOTmirror);
 8000a50:	2105      	movs	r1, #5
 8000a52:	4893      	ldr	r0, [pc, #588]	; (8000ca0 <do_interface+0x2e0>)
 8000a54:	f7ff fcf2 	bl	800043c <lcd_write_data>
		if (ticktack < 5)
 8000a58:	e003      	b.n	8000a62 <do_interface+0xa2>
	}
	else
	{
		lcd_write_data(&lcd, ' ');
 8000a5a:	2120      	movs	r1, #32
 8000a5c:	4890      	ldr	r0, [pc, #576]	; (8000ca0 <do_interface+0x2e0>)
 8000a5e:	f7ff fced 	bl	800043c <lcd_write_data>
	}
	if (++ticktack > 9)
 8000a62:	4b94      	ldr	r3, [pc, #592]	; (8000cb4 <do_interface+0x2f4>)
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	3301      	adds	r3, #1
 8000a68:	b2da      	uxtb	r2, r3
 8000a6a:	4b92      	ldr	r3, [pc, #584]	; (8000cb4 <do_interface+0x2f4>)
 8000a6c:	701a      	strb	r2, [r3, #0]
 8000a6e:	4b91      	ldr	r3, [pc, #580]	; (8000cb4 <do_interface+0x2f4>)
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	2b09      	cmp	r3, #9
 8000a74:	d902      	bls.n	8000a7c <do_interface+0xbc>
		ticktack = 0;
 8000a76:	4b8f      	ldr	r3, [pc, #572]	; (8000cb4 <do_interface+0x2f4>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	701a      	strb	r2, [r3, #0]

	/************************************/

	uint8_t enc_val = (encoder_value>>1)&0b1;
 8000a7c:	4b8e      	ldr	r3, [pc, #568]	; (8000cb8 <do_interface+0x2f8>)
 8000a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a80:	085b      	lsrs	r3, r3, #1
 8000a82:	b2db      	uxtb	r3, r3
 8000a84:	f003 0301 	and.w	r3, r3, #1
 8000a88:	71fb      	strb	r3, [r7, #7]


	if (button.long_press)
 8000a8a:	4b8c      	ldr	r3, [pc, #560]	; (8000cbc <do_interface+0x2fc>)
 8000a8c:	785b      	ldrb	r3, [r3, #1]
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d002      	beq.n	8000a98 <do_interface+0xd8>
	{
		// TODO disable pwm here
		ui_state = START;
 8000a92:	4b87      	ldr	r3, [pc, #540]	; (8000cb0 <do_interface+0x2f0>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	701a      	strb	r2, [r3, #0]
	}

	switch(ui_state)
 8000a98:	4b85      	ldr	r3, [pc, #532]	; (8000cb0 <do_interface+0x2f0>)
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	2b08      	cmp	r3, #8
 8000a9e:	f200 80f1 	bhi.w	8000c84 <do_interface+0x2c4>
 8000aa2:	a201      	add	r2, pc, #4	; (adr r2, 8000aa8 <do_interface+0xe8>)
 8000aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aa8:	08000acd 	.word	0x08000acd
 8000aac:	08000b3f 	.word	0x08000b3f
 8000ab0:	08000b95 	.word	0x08000b95
 8000ab4:	08000bf3 	.word	0x08000bf3
 8000ab8:	08000c21 	.word	0x08000c21
 8000abc:	08000c2d 	.word	0x08000c2d
 8000ac0:	08000c91 	.word	0x08000c91
 8000ac4:	08000c91 	.word	0x08000c91
 8000ac8:	08000c51 	.word	0x08000c51
	{
	case START:
		lcd_set_xy(&lcd, 0, 0);
 8000acc:	2200      	movs	r2, #0
 8000ace:	2100      	movs	r1, #0
 8000ad0:	4873      	ldr	r0, [pc, #460]	; (8000ca0 <do_interface+0x2e0>)
 8000ad2:	f7ff fc2d 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, "Long press  ");
 8000ad6:	497a      	ldr	r1, [pc, #488]	; (8000cc0 <do_interface+0x300>)
 8000ad8:	4871      	ldr	r0, [pc, #452]	; (8000ca0 <do_interface+0x2e0>)
 8000ada:	f7ff fc12 	bl	8000302 <lcd_string>
		lcd_set_xy(&lcd, 0, 1);
 8000ade:	2201      	movs	r2, #1
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	486f      	ldr	r0, [pc, #444]	; (8000ca0 <do_interface+0x2e0>)
 8000ae4:	f7ff fc24 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, "to stop     ");
 8000ae8:	4976      	ldr	r1, [pc, #472]	; (8000cc4 <do_interface+0x304>)
 8000aea:	486d      	ldr	r0, [pc, #436]	; (8000ca0 <do_interface+0x2e0>)
 8000aec:	f7ff fc09 	bl	8000302 <lcd_string>
		lcd_set_xy(&lcd, 11, 1);
 8000af0:	2201      	movs	r2, #1
 8000af2:	210b      	movs	r1, #11
 8000af4:	486a      	ldr	r0, [pc, #424]	; (8000ca0 <do_interface+0x2e0>)
 8000af6:	f7ff fc1b 	bl	8000330 <lcd_set_xy>
		lcd_write_data(&lcd, sENTER);
 8000afa:	2100      	movs	r1, #0
 8000afc:	4868      	ldr	r0, [pc, #416]	; (8000ca0 <do_interface+0x2e0>)
 8000afe:	f7ff fc9d 	bl	800043c <lcd_write_data>
		lcd_set_xy(&lcd, 11, 1);
 8000b02:	2201      	movs	r2, #1
 8000b04:	210b      	movs	r1, #11
 8000b06:	4866      	ldr	r0, [pc, #408]	; (8000ca0 <do_interface+0x2e0>)
 8000b08:	f7ff fc12 	bl	8000330 <lcd_set_xy>
		lcd_mode(&lcd, ENABLE, CURSOR_ENABLE, NO_BLINK);
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	2201      	movs	r2, #1
 8000b10:	2101      	movs	r1, #1
 8000b12:	4863      	ldr	r0, [pc, #396]	; (8000ca0 <do_interface+0x2e0>)
 8000b14:	f7ff fbaa 	bl	800026c <lcd_mode>
		if (!button.pressed && last_button)
 8000b18:	4b68      	ldr	r3, [pc, #416]	; (8000cbc <do_interface+0x2fc>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	f083 0301 	eor.w	r3, r3, #1
 8000b20:	b2db      	uxtb	r3, r3
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d006      	beq.n	8000b34 <do_interface+0x174>
 8000b26:	4b68      	ldr	r3, [pc, #416]	; (8000cc8 <do_interface+0x308>)
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d002      	beq.n	8000b34 <do_interface+0x174>
			ui_state = MENU_0;
 8000b2e:	4b60      	ldr	r3, [pc, #384]	; (8000cb0 <do_interface+0x2f0>)
 8000b30:	2201      	movs	r2, #1
 8000b32:	701a      	strb	r2, [r3, #0]
		last_button = button.pressed;
 8000b34:	4b61      	ldr	r3, [pc, #388]	; (8000cbc <do_interface+0x2fc>)
 8000b36:	781a      	ldrb	r2, [r3, #0]
 8000b38:	4b63      	ldr	r3, [pc, #396]	; (8000cc8 <do_interface+0x308>)
 8000b3a:	701a      	strb	r2, [r3, #0]
		break;
 8000b3c:	e0ab      	b.n	8000c96 <do_interface+0x2d6>
	case MENU_0:
		lcd_mini_clear(&lcd);
 8000b3e:	463b      	mov	r3, r7
 8000b40:	469c      	mov	ip, r3
 8000b42:	4857      	ldr	r0, [pc, #348]	; (8000ca0 <do_interface+0x2e0>)
 8000b44:	f7ff ff18 	bl	8000978 <lcd_mini_clear.8498>
		lcd_set_xy(&lcd, 0, 0);
 8000b48:	2200      	movs	r2, #0
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	4854      	ldr	r0, [pc, #336]	; (8000ca0 <do_interface+0x2e0>)
 8000b4e:	f7ff fbef 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, " Profile");
 8000b52:	495e      	ldr	r1, [pc, #376]	; (8000ccc <do_interface+0x30c>)
 8000b54:	4852      	ldr	r0, [pc, #328]	; (8000ca0 <do_interface+0x2e0>)
 8000b56:	f7ff fbd4 	bl	8000302 <lcd_string>
		lcd_set_xy(&lcd, 0, 1);
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	4850      	ldr	r0, [pc, #320]	; (8000ca0 <do_interface+0x2e0>)
 8000b60:	f7ff fbe6 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, " Heatplate");
 8000b64:	495a      	ldr	r1, [pc, #360]	; (8000cd0 <do_interface+0x310>)
 8000b66:	484e      	ldr	r0, [pc, #312]	; (8000ca0 <do_interface+0x2e0>)
 8000b68:	f7ff fbcb 	bl	8000302 <lcd_string>
		lcd_set_xy(&lcd, 0, (encoder_value>>1)&0b1);
 8000b6c:	4b52      	ldr	r3, [pc, #328]	; (8000cb8 <do_interface+0x2f8>)
 8000b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b70:	085b      	lsrs	r3, r3, #1
 8000b72:	b2db      	uxtb	r3, r3
 8000b74:	f003 0301 	and.w	r3, r3, #1
 8000b78:	b2db      	uxtb	r3, r3
 8000b7a:	461a      	mov	r2, r3
 8000b7c:	2100      	movs	r1, #0
 8000b7e:	4848      	ldr	r0, [pc, #288]	; (8000ca0 <do_interface+0x2e0>)
 8000b80:	f7ff fbd6 	bl	8000330 <lcd_set_xy>
		lcd_write_data(&lcd, 0x7E);
 8000b84:	217e      	movs	r1, #126	; 0x7e
 8000b86:	4846      	ldr	r0, [pc, #280]	; (8000ca0 <do_interface+0x2e0>)
 8000b88:	f7ff fc58 	bl	800043c <lcd_write_data>
		ui_state = MENU;
 8000b8c:	4b48      	ldr	r3, [pc, #288]	; (8000cb0 <do_interface+0x2f0>)
 8000b8e:	2202      	movs	r2, #2
 8000b90:	701a      	strb	r2, [r3, #0]
		break;
 8000b92:	e080      	b.n	8000c96 <do_interface+0x2d6>
	case MENU:
		lcd_set_xy(&lcd, 0, enc_val);
 8000b94:	79fb      	ldrb	r3, [r7, #7]
 8000b96:	461a      	mov	r2, r3
 8000b98:	2100      	movs	r1, #0
 8000b9a:	4841      	ldr	r0, [pc, #260]	; (8000ca0 <do_interface+0x2e0>)
 8000b9c:	f7ff fbc8 	bl	8000330 <lcd_set_xy>
		lcd_write_data(&lcd, 0x7E);
 8000ba0:	217e      	movs	r1, #126	; 0x7e
 8000ba2:	483f      	ldr	r0, [pc, #252]	; (8000ca0 <do_interface+0x2e0>)
 8000ba4:	f7ff fc4a 	bl	800043c <lcd_write_data>
		lcd_set_xy(&lcd, 0, 1 - enc_val);
 8000ba8:	79fb      	ldrb	r3, [r7, #7]
 8000baa:	f1c3 0301 	rsb	r3, r3, #1
 8000bae:	b2db      	uxtb	r3, r3
 8000bb0:	461a      	mov	r2, r3
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	483a      	ldr	r0, [pc, #232]	; (8000ca0 <do_interface+0x2e0>)
 8000bb6:	f7ff fbbb 	bl	8000330 <lcd_set_xy>
		lcd_write_data(&lcd, ' ');
 8000bba:	2120      	movs	r1, #32
 8000bbc:	4838      	ldr	r0, [pc, #224]	; (8000ca0 <do_interface+0x2e0>)
 8000bbe:	f7ff fc3d 	bl	800043c <lcd_write_data>
		if (!button.pressed && last_button)
 8000bc2:	4b3e      	ldr	r3, [pc, #248]	; (8000cbc <do_interface+0x2fc>)
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	f083 0301 	eor.w	r3, r3, #1
 8000bca:	b2db      	uxtb	r3, r3
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d00b      	beq.n	8000be8 <do_interface+0x228>
 8000bd0:	4b3d      	ldr	r3, [pc, #244]	; (8000cc8 <do_interface+0x308>)
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d007      	beq.n	8000be8 <do_interface+0x228>
		{
			ui_state = enc_val?HEATPLATE_0:SETTINGS_0;
 8000bd8:	79fb      	ldrb	r3, [r7, #7]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <do_interface+0x222>
 8000bde:	2203      	movs	r2, #3
 8000be0:	e000      	b.n	8000be4 <do_interface+0x224>
 8000be2:	2205      	movs	r2, #5
 8000be4:	4b32      	ldr	r3, [pc, #200]	; (8000cb0 <do_interface+0x2f0>)
 8000be6:	701a      	strb	r2, [r3, #0]
		}
		last_button = button.pressed;
 8000be8:	4b34      	ldr	r3, [pc, #208]	; (8000cbc <do_interface+0x2fc>)
 8000bea:	781a      	ldrb	r2, [r3, #0]
 8000bec:	4b36      	ldr	r3, [pc, #216]	; (8000cc8 <do_interface+0x308>)
 8000bee:	701a      	strb	r2, [r3, #0]
		break;
 8000bf0:	e051      	b.n	8000c96 <do_interface+0x2d6>
	case HEATPLATE_0:
		lcd_mini_clear(&lcd);
 8000bf2:	463b      	mov	r3, r7
 8000bf4:	469c      	mov	ip, r3
 8000bf6:	482a      	ldr	r0, [pc, #168]	; (8000ca0 <do_interface+0x2e0>)
 8000bf8:	f7ff febe 	bl	8000978 <lcd_mini_clear.8498>
		lcd_set_xy(&lcd, 0, 1);
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	2100      	movs	r1, #0
 8000c00:	4827      	ldr	r0, [pc, #156]	; (8000ca0 <do_interface+0x2e0>)
 8000c02:	f7ff fb95 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, "Heatplate");
 8000c06:	4933      	ldr	r1, [pc, #204]	; (8000cd4 <do_interface+0x314>)
 8000c08:	4825      	ldr	r0, [pc, #148]	; (8000ca0 <do_interface+0x2e0>)
 8000c0a:	f7ff fb7a 	bl	8000302 <lcd_string>
		heatplate(true);
 8000c0e:	463b      	mov	r3, r7
 8000c10:	469c      	mov	ip, r3
 8000c12:	2001      	movs	r0, #1
 8000c14:	f000 f866 	bl	8000ce4 <heatplate.8501>
		ui_state = HEATPLATE;
 8000c18:	4b25      	ldr	r3, [pc, #148]	; (8000cb0 <do_interface+0x2f0>)
 8000c1a:	2204      	movs	r2, #4
 8000c1c:	701a      	strb	r2, [r3, #0]
		break;
 8000c1e:	e03a      	b.n	8000c96 <do_interface+0x2d6>
	case HEATPLATE:
		heatplate(false);
 8000c20:	463b      	mov	r3, r7
 8000c22:	469c      	mov	ip, r3
 8000c24:	2000      	movs	r0, #0
 8000c26:	f000 f85d 	bl	8000ce4 <heatplate.8501>
		break;
 8000c2a:	e034      	b.n	8000c96 <do_interface+0x2d6>
	case SETTINGS_0:
		lcd_mini_clear(&lcd);
 8000c2c:	463b      	mov	r3, r7
 8000c2e:	469c      	mov	ip, r3
 8000c30:	481b      	ldr	r0, [pc, #108]	; (8000ca0 <do_interface+0x2e0>)
 8000c32:	f7ff fea1 	bl	8000978 <lcd_mini_clear.8498>
		lcd_set_xy(&lcd, 0, 0);
 8000c36:	2200      	movs	r2, #0
 8000c38:	2100      	movs	r1, #0
 8000c3a:	4819      	ldr	r0, [pc, #100]	; (8000ca0 <do_interface+0x2e0>)
 8000c3c:	f7ff fb78 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, "SETTINGS");
 8000c40:	4925      	ldr	r1, [pc, #148]	; (8000cd8 <do_interface+0x318>)
 8000c42:	4817      	ldr	r0, [pc, #92]	; (8000ca0 <do_interface+0x2e0>)
 8000c44:	f7ff fb5d 	bl	8000302 <lcd_string>
		ui_state = SETTINGS;
 8000c48:	4b19      	ldr	r3, [pc, #100]	; (8000cb0 <do_interface+0x2f0>)
 8000c4a:	2206      	movs	r2, #6
 8000c4c:	701a      	strb	r2, [r3, #0]
		break;
 8000c4e:	e022      	b.n	8000c96 <do_interface+0x2d6>
	case SETTINGS:
		break;
	case REFLOW:
		break;
	case MALFUNCTION:
		lcd_set_xy(&lcd, 0, 0);
 8000c50:	2200      	movs	r2, #0
 8000c52:	2100      	movs	r1, #0
 8000c54:	4812      	ldr	r0, [pc, #72]	; (8000ca0 <do_interface+0x2e0>)
 8000c56:	f7ff fb6b 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, "** Error! **");
 8000c5a:	4920      	ldr	r1, [pc, #128]	; (8000cdc <do_interface+0x31c>)
 8000c5c:	4810      	ldr	r0, [pc, #64]	; (8000ca0 <do_interface+0x2e0>)
 8000c5e:	f7ff fb50 	bl	8000302 <lcd_string>
		lcd_set_xy(&lcd, 0, 1);
 8000c62:	2201      	movs	r2, #1
 8000c64:	2100      	movs	r1, #0
 8000c66:	480e      	ldr	r0, [pc, #56]	; (8000ca0 <do_interface+0x2e0>)
 8000c68:	f7ff fb62 	bl	8000330 <lcd_set_xy>
		if (!MAX6675.data_valid)
 8000c6c:	4b0d      	ldr	r3, [pc, #52]	; (8000ca4 <do_interface+0x2e4>)
 8000c6e:	789b      	ldrb	r3, [r3, #2]
 8000c70:	f083 0301 	eor.w	r3, r3, #1
 8000c74:	b2db      	uxtb	r3, r3
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d00c      	beq.n	8000c94 <do_interface+0x2d4>
			lcd_string(&lcd, "Temp. Sensor");
 8000c7a:	4919      	ldr	r1, [pc, #100]	; (8000ce0 <do_interface+0x320>)
 8000c7c:	4808      	ldr	r0, [pc, #32]	; (8000ca0 <do_interface+0x2e0>)
 8000c7e:	f7ff fb40 	bl	8000302 <lcd_string>
		break;
 8000c82:	e007      	b.n	8000c94 <do_interface+0x2d4>
	default:
		ui_state = MALFUNCTION;
 8000c84:	4b0a      	ldr	r3, [pc, #40]	; (8000cb0 <do_interface+0x2f0>)
 8000c86:	2208      	movs	r2, #8
 8000c88:	701a      	strb	r2, [r3, #0]
		break;
 8000c8a:	e004      	b.n	8000c96 <do_interface+0x2d6>
		return;
 8000c8c:	bf00      	nop
 8000c8e:	e002      	b.n	8000c96 <do_interface+0x2d6>
		break;
 8000c90:	bf00      	nop
 8000c92:	e000      	b.n	8000c96 <do_interface+0x2d6>
		break;
 8000c94:	bf00      	nop
	}
}
 8000c96:	3708      	adds	r7, #8
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	200001e0 	.word	0x200001e0
 8000ca0:	20000418 	.word	0x20000418
 8000ca4:	200001b8 	.word	0x200001b8
 8000ca8:	200001bc 	.word	0x200001bc
 8000cac:	0800a354 	.word	0x0800a354
 8000cb0:	200001ca 	.word	0x200001ca
 8000cb4:	200001e4 	.word	0x200001e4
 8000cb8:	40000400 	.word	0x40000400
 8000cbc:	200001c8 	.word	0x200001c8
 8000cc0:	0800a358 	.word	0x0800a358
 8000cc4:	0800a368 	.word	0x0800a368
 8000cc8:	200001e5 	.word	0x200001e5
 8000ccc:	0800a378 	.word	0x0800a378
 8000cd0:	0800a384 	.word	0x0800a384
 8000cd4:	0800a390 	.word	0x0800a390
 8000cd8:	0800a39c 	.word	0x0800a39c
 8000cdc:	0800a3a8 	.word	0x0800a3a8
 8000ce0:	0800a3b8 	.word	0x0800a3b8

08000ce4 <heatplate.8501>:
	{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b084      	sub	sp, #16
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	4603      	mov	r3, r0
 8000cec:	71fb      	strb	r3, [r7, #7]
 8000cee:	f8c7 c000 	str.w	ip, [r7]
		if (reset)
 8000cf2:	79fb      	ldrb	r3, [r7, #7]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d008      	beq.n	8000d0a <heatplate.8501+0x26>
			last_encoder = encoder_value;
 8000cf8:	4b34      	ldr	r3, [pc, #208]	; (8000dcc <heatplate.8501+0xe8>)
 8000cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cfc:	b29a      	uxth	r2, r3
 8000cfe:	4b34      	ldr	r3, [pc, #208]	; (8000dd0 <heatplate.8501+0xec>)
 8000d00:	801a      	strh	r2, [r3, #0]
			diff = 0;
 8000d02:	4b34      	ldr	r3, [pc, #208]	; (8000dd4 <heatplate.8501+0xf0>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	801a      	strh	r2, [r3, #0]
 8000d08:	e05c      	b.n	8000dc4 <heatplate.8501+0xe0>
		diff-=(int16_t)(encoder_value - last_encoder);
 8000d0a:	4b30      	ldr	r3, [pc, #192]	; (8000dcc <heatplate.8501+0xe8>)
 8000d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d0e:	b29a      	uxth	r2, r3
 8000d10:	4b2f      	ldr	r3, [pc, #188]	; (8000dd0 <heatplate.8501+0xec>)
 8000d12:	881b      	ldrh	r3, [r3, #0]
 8000d14:	1ad3      	subs	r3, r2, r3
 8000d16:	b29b      	uxth	r3, r3
 8000d18:	b219      	sxth	r1, r3
 8000d1a:	4b2e      	ldr	r3, [pc, #184]	; (8000dd4 <heatplate.8501+0xf0>)
 8000d1c:	881b      	ldrh	r3, [r3, #0]
 8000d1e:	b21b      	sxth	r3, r3
 8000d20:	b29a      	uxth	r2, r3
 8000d22:	b28b      	uxth	r3, r1
 8000d24:	1ad3      	subs	r3, r2, r3
 8000d26:	b29b      	uxth	r3, r3
 8000d28:	b21a      	sxth	r2, r3
 8000d2a:	4b2a      	ldr	r3, [pc, #168]	; (8000dd4 <heatplate.8501+0xf0>)
 8000d2c:	801a      	strh	r2, [r3, #0]
		last_encoder = encoder_value;
 8000d2e:	4b27      	ldr	r3, [pc, #156]	; (8000dcc <heatplate.8501+0xe8>)
 8000d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d32:	b29a      	uxth	r2, r3
 8000d34:	4b26      	ldr	r3, [pc, #152]	; (8000dd0 <heatplate.8501+0xec>)
 8000d36:	801a      	strh	r2, [r3, #0]
		if (diff < 0)
 8000d38:	4b26      	ldr	r3, [pc, #152]	; (8000dd4 <heatplate.8501+0xf0>)
 8000d3a:	881b      	ldrh	r3, [r3, #0]
 8000d3c:	b21b      	sxth	r3, r3
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	da02      	bge.n	8000d48 <heatplate.8501+0x64>
			diff = 0;
 8000d42:	4b24      	ldr	r3, [pc, #144]	; (8000dd4 <heatplate.8501+0xf0>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	801a      	strh	r2, [r3, #0]
		if (diff > upper_limit)
 8000d48:	4b22      	ldr	r3, [pc, #136]	; (8000dd4 <heatplate.8501+0xf0>)
 8000d4a:	881b      	ldrh	r3, [r3, #0]
 8000d4c:	b21b      	sxth	r3, r3
 8000d4e:	2ba0      	cmp	r3, #160	; 0xa0
 8000d50:	dd02      	ble.n	8000d58 <heatplate.8501+0x74>
			diff = upper_limit; // between 0*2 and MAX_TEMP*2
 8000d52:	4b20      	ldr	r3, [pc, #128]	; (8000dd4 <heatplate.8501+0xf0>)
 8000d54:	22a0      	movs	r2, #160	; 0xa0
 8000d56:	801a      	strh	r2, [r3, #0]
		if (button.pressed)
 8000d58:	4b1f      	ldr	r3, [pc, #124]	; (8000dd8 <heatplate.8501+0xf4>)
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d002      	beq.n	8000d66 <heatplate.8501+0x82>
			diff = 0;
 8000d60:	4b1c      	ldr	r3, [pc, #112]	; (8000dd4 <heatplate.8501+0xf0>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	801a      	strh	r2, [r3, #0]
		int2string(5*(diff>>1), buf, sizeof(buf));
 8000d66:	4b1b      	ldr	r3, [pc, #108]	; (8000dd4 <heatplate.8501+0xf0>)
 8000d68:	881b      	ldrh	r3, [r3, #0]
 8000d6a:	b21b      	sxth	r3, r3
 8000d6c:	105b      	asrs	r3, r3, #1
 8000d6e:	b21b      	sxth	r3, r3
 8000d70:	461a      	mov	r2, r3
 8000d72:	4613      	mov	r3, r2
 8000d74:	009b      	lsls	r3, r3, #2
 8000d76:	4413      	add	r3, r2
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f107 030c 	add.w	r3, r7, #12
 8000d7e:	2203      	movs	r2, #3
 8000d80:	4619      	mov	r1, r3
 8000d82:	f7ff fbd9 	bl	8000538 <int2string>
		lcd_set_xy(&lcd, 7, 0);
 8000d86:	2200      	movs	r2, #0
 8000d88:	2107      	movs	r1, #7
 8000d8a:	4814      	ldr	r0, [pc, #80]	; (8000ddc <heatplate.8501+0xf8>)
 8000d8c:	f7ff fad0 	bl	8000330 <lcd_set_xy>
		lcd_out(&lcd, buf, sizeof(buf));
 8000d90:	f107 030c 	add.w	r3, r7, #12
 8000d94:	2203      	movs	r2, #3
 8000d96:	4619      	mov	r1, r3
 8000d98:	4810      	ldr	r0, [pc, #64]	; (8000ddc <heatplate.8501+0xf8>)
 8000d9a:	f7ff fa94 	bl	80002c6 <lcd_out>
		lcd_write_data(&lcd, 223);
 8000d9e:	21df      	movs	r1, #223	; 0xdf
 8000da0:	480e      	ldr	r0, [pc, #56]	; (8000ddc <heatplate.8501+0xf8>)
 8000da2:	f7ff fb4b 	bl	800043c <lcd_write_data>
		lcd_write_data(&lcd, 0x7E);
 8000da6:	217e      	movs	r1, #126	; 0x7e
 8000da8:	480c      	ldr	r0, [pc, #48]	; (8000ddc <heatplate.8501+0xf8>)
 8000daa:	f7ff fb47 	bl	800043c <lcd_write_data>
		lcd_set_xy(&lcd, 9, 0);
 8000dae:	2200      	movs	r2, #0
 8000db0:	2109      	movs	r1, #9
 8000db2:	480a      	ldr	r0, [pc, #40]	; (8000ddc <heatplate.8501+0xf8>)
 8000db4:	f7ff fabc 	bl	8000330 <lcd_set_xy>
		lcd_mode(&lcd, ENABLE, CURSOR_ENABLE, NO_BLINK);
 8000db8:	2300      	movs	r3, #0
 8000dba:	2201      	movs	r2, #1
 8000dbc:	2101      	movs	r1, #1
 8000dbe:	4807      	ldr	r0, [pc, #28]	; (8000ddc <heatplate.8501+0xf8>)
 8000dc0:	f7ff fa54 	bl	800026c <lcd_mode>
	}
 8000dc4:	3710      	adds	r7, #16
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	40000400 	.word	0x40000400
 8000dd0:	200001e6 	.word	0x200001e6
 8000dd4:	200001e8 	.word	0x200001e8
 8000dd8:	200001c8 	.word	0x200001c8
 8000ddc:	20000418 	.word	0x20000418

08000de0 <pid>:
 * PID controller
 * @param PV - process variable, with 1/4 grad resolution
 * @param SP - set point, with 1/4 grad resolution
 */
uint8_t pid(uint16_t PV, uint16_t SP)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b089      	sub	sp, #36	; 0x24
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	4603      	mov	r3, r0
 8000de8:	460a      	mov	r2, r1
 8000dea:	80fb      	strh	r3, [r7, #6]
 8000dec:	4613      	mov	r3, r2
 8000dee:	80bb      	strh	r3, [r7, #4]
	static const int32_t D=10*32768;
	static const int32_t limit_top=100*4*32768;

	static int32_t integral = 0;
	static int32_t last_PV = -1;
	if (last_PV < PV)
 8000df0:	88fa      	ldrh	r2, [r7, #6]
 8000df2:	4b2c      	ldr	r3, [pc, #176]	; (8000ea4 <pid+0xc4>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	429a      	cmp	r2, r3
 8000df8:	dd02      	ble.n	8000e00 <pid+0x20>
		last_PV = PV; // first time, init this thing to avoid jump
 8000dfa:	88fb      	ldrh	r3, [r7, #6]
 8000dfc:	4a29      	ldr	r2, [pc, #164]	; (8000ea4 <pid+0xc4>)
 8000dfe:	6013      	str	r3, [r2, #0]

	int32_t error = SP-PV;
 8000e00:	88ba      	ldrh	r2, [r7, #4]
 8000e02:	88fb      	ldrh	r3, [r7, #6]
 8000e04:	1ad3      	subs	r3, r2, r3
 8000e06:	61bb      	str	r3, [r7, #24]
	int32_t p = error * P;
 8000e08:	4b27      	ldr	r3, [pc, #156]	; (8000ea8 <pid+0xc8>)
 8000e0a:	681a      	ldr	r2, [r3, #0]
 8000e0c:	69bb      	ldr	r3, [r7, #24]
 8000e0e:	fb02 f303 	mul.w	r3, r2, r3
 8000e12:	617b      	str	r3, [r7, #20]
	integral += error;
 8000e14:	4b25      	ldr	r3, [pc, #148]	; (8000eac <pid+0xcc>)
 8000e16:	681a      	ldr	r2, [r3, #0]
 8000e18:	69bb      	ldr	r3, [r7, #24]
 8000e1a:	4413      	add	r3, r2
 8000e1c:	4a23      	ldr	r2, [pc, #140]	; (8000eac <pid+0xcc>)
 8000e1e:	6013      	str	r3, [r2, #0]
	if (integral > limit_top)
 8000e20:	4b22      	ldr	r3, [pc, #136]	; (8000eac <pid+0xcc>)
 8000e22:	681a      	ldr	r2, [r3, #0]
 8000e24:	4b22      	ldr	r3, [pc, #136]	; (8000eb0 <pid+0xd0>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	dd03      	ble.n	8000e34 <pid+0x54>
		integral = limit_top;
 8000e2c:	4b20      	ldr	r3, [pc, #128]	; (8000eb0 <pid+0xd0>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a1e      	ldr	r2, [pc, #120]	; (8000eac <pid+0xcc>)
 8000e32:	6013      	str	r3, [r2, #0]
	if (integral < 0)
 8000e34:	4b1d      	ldr	r3, [pc, #116]	; (8000eac <pid+0xcc>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	da02      	bge.n	8000e42 <pid+0x62>
		integral = 0;
 8000e3c:	4b1b      	ldr	r3, [pc, #108]	; (8000eac <pid+0xcc>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	601a      	str	r2, [r3, #0]
	int32_t i = integral * I;
 8000e42:	4b1a      	ldr	r3, [pc, #104]	; (8000eac <pid+0xcc>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4a1b      	ldr	r2, [pc, #108]	; (8000eb4 <pid+0xd4>)
 8000e48:	6812      	ldr	r2, [r2, #0]
 8000e4a:	fb02 f303 	mul.w	r3, r2, r3
 8000e4e:	613b      	str	r3, [r7, #16]
	int32_t d = (last_PV - PV)*D;
 8000e50:	4b14      	ldr	r3, [pc, #80]	; (8000ea4 <pid+0xc4>)
 8000e52:	681a      	ldr	r2, [r3, #0]
 8000e54:	88fb      	ldrh	r3, [r7, #6]
 8000e56:	1ad3      	subs	r3, r2, r3
 8000e58:	4a17      	ldr	r2, [pc, #92]	; (8000eb8 <pid+0xd8>)
 8000e5a:	6812      	ldr	r2, [r2, #0]
 8000e5c:	fb02 f303 	mul.w	r3, r2, r3
 8000e60:	60fb      	str	r3, [r7, #12]
	last_PV = PV;
 8000e62:	88fb      	ldrh	r3, [r7, #6]
 8000e64:	4a0f      	ldr	r2, [pc, #60]	; (8000ea4 <pid+0xc4>)
 8000e66:	6013      	str	r3, [r2, #0]
	int32_t out = (p+i+d)/4/32768;
 8000e68:	697a      	ldr	r2, [r7, #20]
 8000e6a:	693b      	ldr	r3, [r7, #16]
 8000e6c:	441a      	add	r2, r3
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	4413      	add	r3, r2
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	da03      	bge.n	8000e7e <pid+0x9e>
 8000e76:	f503 33ff 	add.w	r3, r3, #130560	; 0x1fe00
 8000e7a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8000e7e:	145b      	asrs	r3, r3, #17
 8000e80:	61fb      	str	r3, [r7, #28]
	if (out > 100)
 8000e82:	69fb      	ldr	r3, [r7, #28]
 8000e84:	2b64      	cmp	r3, #100	; 0x64
 8000e86:	dd01      	ble.n	8000e8c <pid+0xac>
		out = 100;
 8000e88:	2364      	movs	r3, #100	; 0x64
 8000e8a:	61fb      	str	r3, [r7, #28]
	if (out < 0)
 8000e8c:	69fb      	ldr	r3, [r7, #28]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	da01      	bge.n	8000e96 <pid+0xb6>
		out = 0;
 8000e92:	2300      	movs	r3, #0
 8000e94:	61fb      	str	r3, [r7, #28]
	return out;
 8000e96:	69fb      	ldr	r3, [r7, #28]
 8000e98:	b2db      	uxtb	r3, r3
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3724      	adds	r7, #36	; 0x24
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bc80      	pop	{r7}
 8000ea2:	4770      	bx	lr
 8000ea4:	2000001c 	.word	0x2000001c
 8000ea8:	0800a424 	.word	0x0800a424
 8000eac:	200001ec 	.word	0x200001ec
 8000eb0:	0800a428 	.word	0x0800a428
 8000eb4:	0800a42c 	.word	0x0800a42c
 8000eb8:	0800a430 	.word	0x0800a430

08000ebc <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef* htim)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(debug_a_GPIO_Port, debug_a_Pin, 1);
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eca:	4815      	ldr	r0, [pc, #84]	; (8000f20 <HAL_TIM_OC_DelayElapsedCallback+0x64>)
 8000ecc:	f000 ffc5 	bl	8001e5a <HAL_GPIO_WritePin>
	get_max6675();
 8000ed0:	f7ff fc3a 	bl	8000748 <get_max6675>
	HAL_GPIO_WritePin(debug_a_GPIO_Port, debug_a_Pin, 0);
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eda:	4811      	ldr	r0, [pc, #68]	; (8000f20 <HAL_TIM_OC_DelayElapsedCallback+0x64>)
 8000edc:	f000 ffbd 	bl	8001e5a <HAL_GPIO_WritePin>
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	7f1b      	ldrb	r3, [r3, #28]
 8000ee4:	2b02      	cmp	r3, #2
 8000ee6:	d114      	bne.n	8000f12 <HAL_TIM_OC_DelayElapsedCallback+0x56>
	{
		//HAL_GPIO_WritePin(debug_b_GPIO_Port, debug_b_Pin, 1);
		uint16_t val = 10*pid(MAX6675.temperature, temperature_SP<<2);
 8000ee8:	4b0e      	ldr	r3, [pc, #56]	; (8000f24 <HAL_TIM_OC_DelayElapsedCallback+0x68>)
 8000eea:	881a      	ldrh	r2, [r3, #0]
 8000eec:	4b0e      	ldr	r3, [pc, #56]	; (8000f28 <HAL_TIM_OC_DelayElapsedCallback+0x6c>)
 8000eee:	881b      	ldrh	r3, [r3, #0]
 8000ef0:	009b      	lsls	r3, r3, #2
 8000ef2:	b29b      	uxth	r3, r3
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4610      	mov	r0, r2
 8000ef8:	f7ff ff72 	bl	8000de0 <pid>
 8000efc:	4603      	mov	r3, r0
 8000efe:	b29b      	uxth	r3, r3
 8000f00:	461a      	mov	r2, r3
 8000f02:	0092      	lsls	r2, r2, #2
 8000f04:	4413      	add	r3, r2
 8000f06:	005b      	lsls	r3, r3, #1
 8000f08:	81fb      	strh	r3, [r7, #14]
		TIM2->CCR1 = val;
 8000f0a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f0e:	89fb      	ldrh	r3, [r7, #14]
 8000f10:	6353      	str	r3, [r2, #52]	; 0x34
		//HAL_GPIO_WritePin(debug_b_GPIO_Port, debug_b_Pin, 0);
	}
	ascii_max6675();
 8000f12:	f7ff fc39 	bl	8000788 <ascii_max6675>
}
 8000f16:	bf00      	nop
 8000f18:	3710      	adds	r7, #16
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	40010c00 	.word	0x40010c00
 8000f24:	200001b8 	.word	0x200001b8
 8000f28:	200001c4 	.word	0x200001c4

08000f2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f30:	f000 fc64 	bl	80017fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f34:	f000 f846 	bl	8000fc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f38:	f000 fa24 	bl	8001384 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8000f3c:	f008 fcfc 	bl	8009938 <MX_USB_DEVICE_Init>
  MX_SPI1_Init();
 8000f40:	f000 f89c 	bl	800107c <MX_SPI1_Init>
  MX_TIM1_Init();
 8000f44:	f000 f8d2 	bl	80010ec <MX_TIM1_Init>
  MX_TIM2_Init();
 8000f48:	f000 f92a 	bl	80011a0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000f4c:	f000 f9c6 	bl	80012dc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(USB_EN_GPIO_Port, USB_EN_Pin, 1);
 8000f50:	2201      	movs	r2, #1
 8000f52:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f56:	4817      	ldr	r0, [pc, #92]	; (8000fb4 <main+0x88>)
 8000f58:	f000 ff7f 	bl	8001e5a <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	4816      	ldr	r0, [pc, #88]	; (8000fb8 <main+0x8c>)
 8000f60:	f003 ff02 	bl	8004d68 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8000f64:	213c      	movs	r1, #60	; 0x3c
 8000f66:	4815      	ldr	r0, [pc, #84]	; (8000fbc <main+0x90>)
 8000f68:	f004 f842 	bl	8004ff0 <HAL_TIM_Encoder_Start>
  TIM2->CCR2 = 998;
 8000f6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f70:	f240 32e6 	movw	r2, #998	; 0x3e6
 8000f74:	639a      	str	r2, [r3, #56]	; 0x38
  TIM2->CCR3 = 499;
 8000f76:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f7a:	f240 12f3 	movw	r2, #499	; 0x1f3
 8000f7e:	63da      	str	r2, [r3, #60]	; 0x3c
  TIM2->DIER |= TIM_DIER_CC2IE|TIM_DIER_CC3IE;
 8000f80:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f84:	68db      	ldr	r3, [r3, #12]
 8000f86:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f8a:	f043 030c 	orr.w	r3, r3, #12
 8000f8e:	60d3      	str	r3, [r2, #12]
  HAL_TIM_Base_Start_IT(&htim2);
 8000f90:	4809      	ldr	r0, [pc, #36]	; (8000fb8 <main+0x8c>)
 8000f92:	f003 fde7 	bl	8004b64 <HAL_TIM_Base_Start_IT>
  delay_init(&htim1);
 8000f96:	480a      	ldr	r0, [pc, #40]	; (8000fc0 <main+0x94>)
 8000f98:	f7ff f8d8 	bl	800014c <delay_init>
  init_lcd();
 8000f9c:	f7ff fb0a 	bl	80005b4 <init_lcd>
#endif


  while (1)
  {
	  do_button();
 8000fa0:	f7ff fb64 	bl	800066c <do_button>
	  do_blink();
 8000fa4:	f7ff fbb4 	bl	8000710 <do_blink>
	  //do_max6675();
	  //do_pwm();
	  do_usb();
 8000fa8:	f7ff fc68 	bl	800087c <do_usb>
	  //do_lcd();
	  do_interface();
 8000fac:	f7ff fd08 	bl	80009c0 <do_interface>
	  do_button();
 8000fb0:	e7f6      	b.n	8000fa0 <main+0x74>
 8000fb2:	bf00      	nop
 8000fb4:	40010800 	.word	0x40010800
 8000fb8:	20000518 	.word	0x20000518
 8000fbc:	20000430 	.word	0x20000430
 8000fc0:	20000478 	.word	0x20000478

08000fc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b094      	sub	sp, #80	; 0x50
 8000fc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000fce:	2228      	movs	r2, #40	; 0x28
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f009 f970 	bl	800a2b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fd8:	f107 0314 	add.w	r3, r7, #20
 8000fdc:	2200      	movs	r2, #0
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	605a      	str	r2, [r3, #4]
 8000fe2:	609a      	str	r2, [r3, #8]
 8000fe4:	60da      	str	r2, [r3, #12]
 8000fe6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fe8:	1d3b      	adds	r3, r7, #4
 8000fea:	2200      	movs	r2, #0
 8000fec:	601a      	str	r2, [r3, #0]
 8000fee:	605a      	str	r2, [r3, #4]
 8000ff0:	609a      	str	r2, [r3, #8]
 8000ff2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ff8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ffc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000ffe:	2300      	movs	r3, #0
 8001000:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001002:	2301      	movs	r3, #1
 8001004:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001006:	2302      	movs	r3, #2
 8001008:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800100a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800100e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001010:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001014:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001016:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800101a:	4618      	mov	r0, r3
 800101c:	f002 fc14 	bl	8003848 <HAL_RCC_OscConfig>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001026:	f000 fa45 	bl	80014b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800102a:	230f      	movs	r3, #15
 800102c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800102e:	2302      	movs	r3, #2
 8001030:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001032:	2300      	movs	r3, #0
 8001034:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001036:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800103a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800103c:	2300      	movs	r3, #0
 800103e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001040:	f107 0314 	add.w	r3, r7, #20
 8001044:	2101      	movs	r1, #1
 8001046:	4618      	mov	r0, r3
 8001048:	f002 fe7e 	bl	8003d48 <HAL_RCC_ClockConfig>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001052:	f000 fa2f 	bl	80014b4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001056:	2310      	movs	r3, #16
 8001058:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800105a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800105e:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001060:	1d3b      	adds	r3, r7, #4
 8001062:	4618      	mov	r0, r3
 8001064:	f002 ffd8 	bl	8004018 <HAL_RCCEx_PeriphCLKConfig>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800106e:	f000 fa21 	bl	80014b4 <Error_Handler>
  }
}
 8001072:	bf00      	nop
 8001074:	3750      	adds	r7, #80	; 0x50
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
	...

0800107c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001080:	4b18      	ldr	r3, [pc, #96]	; (80010e4 <MX_SPI1_Init+0x68>)
 8001082:	4a19      	ldr	r2, [pc, #100]	; (80010e8 <MX_SPI1_Init+0x6c>)
 8001084:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001086:	4b17      	ldr	r3, [pc, #92]	; (80010e4 <MX_SPI1_Init+0x68>)
 8001088:	f44f 7282 	mov.w	r2, #260	; 0x104
 800108c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 800108e:	4b15      	ldr	r3, [pc, #84]	; (80010e4 <MX_SPI1_Init+0x68>)
 8001090:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001094:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001096:	4b13      	ldr	r3, [pc, #76]	; (80010e4 <MX_SPI1_Init+0x68>)
 8001098:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800109c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800109e:	4b11      	ldr	r3, [pc, #68]	; (80010e4 <MX_SPI1_Init+0x68>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010a4:	4b0f      	ldr	r3, [pc, #60]	; (80010e4 <MX_SPI1_Init+0x68>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80010aa:	4b0e      	ldr	r3, [pc, #56]	; (80010e4 <MX_SPI1_Init+0x68>)
 80010ac:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80010b0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80010b2:	4b0c      	ldr	r3, [pc, #48]	; (80010e4 <MX_SPI1_Init+0x68>)
 80010b4:	2230      	movs	r2, #48	; 0x30
 80010b6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010b8:	4b0a      	ldr	r3, [pc, #40]	; (80010e4 <MX_SPI1_Init+0x68>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80010be:	4b09      	ldr	r3, [pc, #36]	; (80010e4 <MX_SPI1_Init+0x68>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010c4:	4b07      	ldr	r3, [pc, #28]	; (80010e4 <MX_SPI1_Init+0x68>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80010ca:	4b06      	ldr	r3, [pc, #24]	; (80010e4 <MX_SPI1_Init+0x68>)
 80010cc:	220a      	movs	r2, #10
 80010ce:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80010d0:	4804      	ldr	r0, [pc, #16]	; (80010e4 <MX_SPI1_Init+0x68>)
 80010d2:	f003 f857 	bl	8004184 <HAL_SPI_Init>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 80010dc:	f000 f9ea 	bl	80014b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80010e0:	bf00      	nop
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	200004c0 	.word	0x200004c0
 80010e8:	40013000 	.word	0x40013000

080010ec <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010f2:	f107 0308 	add.w	r3, r7, #8
 80010f6:	2200      	movs	r2, #0
 80010f8:	601a      	str	r2, [r3, #0]
 80010fa:	605a      	str	r2, [r3, #4]
 80010fc:	609a      	str	r2, [r3, #8]
 80010fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001100:	463b      	mov	r3, r7
 8001102:	2200      	movs	r2, #0
 8001104:	601a      	str	r2, [r3, #0]
 8001106:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001108:	4b22      	ldr	r3, [pc, #136]	; (8001194 <MX_TIM1_Init+0xa8>)
 800110a:	4a23      	ldr	r2, [pc, #140]	; (8001198 <MX_TIM1_Init+0xac>)
 800110c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = HAL_RCC_GetSysClockFreq()/1000000-1;
 800110e:	f002 ff05 	bl	8003f1c <HAL_RCC_GetSysClockFreq>
 8001112:	4603      	mov	r3, r0
 8001114:	4a21      	ldr	r2, [pc, #132]	; (800119c <MX_TIM1_Init+0xb0>)
 8001116:	fba2 2303 	umull	r2, r3, r2, r3
 800111a:	0c9b      	lsrs	r3, r3, #18
 800111c:	3b01      	subs	r3, #1
 800111e:	4a1d      	ldr	r2, [pc, #116]	; (8001194 <MX_TIM1_Init+0xa8>)
 8001120:	6053      	str	r3, [r2, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001122:	4b1c      	ldr	r3, [pc, #112]	; (8001194 <MX_TIM1_Init+0xa8>)
 8001124:	2200      	movs	r2, #0
 8001126:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001128:	4b1a      	ldr	r3, [pc, #104]	; (8001194 <MX_TIM1_Init+0xa8>)
 800112a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800112e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001130:	4b18      	ldr	r3, [pc, #96]	; (8001194 <MX_TIM1_Init+0xa8>)
 8001132:	2200      	movs	r2, #0
 8001134:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001136:	4b17      	ldr	r3, [pc, #92]	; (8001194 <MX_TIM1_Init+0xa8>)
 8001138:	2200      	movs	r2, #0
 800113a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800113c:	4b15      	ldr	r3, [pc, #84]	; (8001194 <MX_TIM1_Init+0xa8>)
 800113e:	2200      	movs	r2, #0
 8001140:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001142:	4814      	ldr	r0, [pc, #80]	; (8001194 <MX_TIM1_Init+0xa8>)
 8001144:	f003 fc74 	bl	8004a30 <HAL_TIM_Base_Init>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 800114e:	f000 f9b1 	bl	80014b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001152:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001156:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001158:	f107 0308 	add.w	r3, r7, #8
 800115c:	4619      	mov	r1, r3
 800115e:	480d      	ldr	r0, [pc, #52]	; (8001194 <MX_TIM1_Init+0xa8>)
 8001160:	f004 f9f2 	bl	8005548 <HAL_TIM_ConfigClockSource>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800116a:	f000 f9a3 	bl	80014b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800116e:	2300      	movs	r3, #0
 8001170:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001172:	2300      	movs	r3, #0
 8001174:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001176:	463b      	mov	r3, r7
 8001178:	4619      	mov	r1, r3
 800117a:	4806      	ldr	r0, [pc, #24]	; (8001194 <MX_TIM1_Init+0xa8>)
 800117c:	f004 fd70 	bl	8005c60 <HAL_TIMEx_MasterConfigSynchronization>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001186:	f000 f995 	bl	80014b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800118a:	bf00      	nop
 800118c:	3718      	adds	r7, #24
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	20000478 	.word	0x20000478
 8001198:	40012c00 	.word	0x40012c00
 800119c:	431bde83 	.word	0x431bde83

080011a0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b08e      	sub	sp, #56	; 0x38
 80011a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011aa:	2200      	movs	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
 80011ae:	605a      	str	r2, [r3, #4]
 80011b0:	609a      	str	r2, [r3, #8]
 80011b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011b4:	f107 0320 	add.w	r3, r7, #32
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
 80011bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011be:	1d3b      	adds	r3, r7, #4
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	605a      	str	r2, [r3, #4]
 80011c6:	609a      	str	r2, [r3, #8]
 80011c8:	60da      	str	r2, [r3, #12]
 80011ca:	611a      	str	r2, [r3, #16]
 80011cc:	615a      	str	r2, [r3, #20]
 80011ce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011d0:	4b40      	ldr	r3, [pc, #256]	; (80012d4 <MX_TIM2_Init+0x134>)
 80011d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011d6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = HAL_RCC_GetSysClockFreq()/1000-1;
 80011d8:	f002 fea0 	bl	8003f1c <HAL_RCC_GetSysClockFreq>
 80011dc:	4603      	mov	r3, r0
 80011de:	4a3e      	ldr	r2, [pc, #248]	; (80012d8 <MX_TIM2_Init+0x138>)
 80011e0:	fba2 2303 	umull	r2, r3, r2, r3
 80011e4:	099b      	lsrs	r3, r3, #6
 80011e6:	3b01      	subs	r3, #1
 80011e8:	4a3a      	ldr	r2, [pc, #232]	; (80012d4 <MX_TIM2_Init+0x134>)
 80011ea:	6053      	str	r3, [r2, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ec:	4b39      	ldr	r3, [pc, #228]	; (80012d4 <MX_TIM2_Init+0x134>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80011f2:	4b38      	ldr	r3, [pc, #224]	; (80012d4 <MX_TIM2_Init+0x134>)
 80011f4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80011f8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011fa:	4b36      	ldr	r3, [pc, #216]	; (80012d4 <MX_TIM2_Init+0x134>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001200:	4b34      	ldr	r3, [pc, #208]	; (80012d4 <MX_TIM2_Init+0x134>)
 8001202:	2280      	movs	r2, #128	; 0x80
 8001204:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001206:	4833      	ldr	r0, [pc, #204]	; (80012d4 <MX_TIM2_Init+0x134>)
 8001208:	f003 fc12 	bl	8004a30 <HAL_TIM_Base_Init>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8001212:	f000 f94f 	bl	80014b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001216:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800121a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800121c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001220:	4619      	mov	r1, r3
 8001222:	482c      	ldr	r0, [pc, #176]	; (80012d4 <MX_TIM2_Init+0x134>)
 8001224:	f004 f990 	bl	8005548 <HAL_TIM_ConfigClockSource>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800122e:	f000 f941 	bl	80014b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001232:	4828      	ldr	r0, [pc, #160]	; (80012d4 <MX_TIM2_Init+0x134>)
 8001234:	f003 fd40 	bl	8004cb8 <HAL_TIM_PWM_Init>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 800123e:	f000 f939 	bl	80014b4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001242:	4824      	ldr	r0, [pc, #144]	; (80012d4 <MX_TIM2_Init+0x134>)
 8001244:	f003 fce0 	bl	8004c08 <HAL_TIM_OC_Init>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800124e:	f000 f931 	bl	80014b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001252:	2300      	movs	r3, #0
 8001254:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001256:	2300      	movs	r3, #0
 8001258:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800125a:	f107 0320 	add.w	r3, r7, #32
 800125e:	4619      	mov	r1, r3
 8001260:	481c      	ldr	r0, [pc, #112]	; (80012d4 <MX_TIM2_Init+0x134>)
 8001262:	f004 fcfd 	bl	8005c60 <HAL_TIMEx_MasterConfigSynchronization>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_TIM2_Init+0xd0>
  {
    Error_Handler();
 800126c:	f000 f922 	bl	80014b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001270:	2360      	movs	r3, #96	; 0x60
 8001272:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001274:	2300      	movs	r3, #0
 8001276:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001278:	2300      	movs	r3, #0
 800127a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800127c:	2300      	movs	r3, #0
 800127e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001280:	1d3b      	adds	r3, r7, #4
 8001282:	2200      	movs	r2, #0
 8001284:	4619      	mov	r1, r3
 8001286:	4813      	ldr	r0, [pc, #76]	; (80012d4 <MX_TIM2_Init+0x134>)
 8001288:	f004 f8a0 	bl	80053cc <HAL_TIM_PWM_ConfigChannel>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_TIM2_Init+0xf6>
  {
    Error_Handler();
 8001292:	f000 f90f 	bl	80014b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001296:	2300      	movs	r3, #0
 8001298:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800129a:	1d3b      	adds	r3, r7, #4
 800129c:	2204      	movs	r2, #4
 800129e:	4619      	mov	r1, r3
 80012a0:	480c      	ldr	r0, [pc, #48]	; (80012d4 <MX_TIM2_Init+0x134>)
 80012a2:	f004 f83b 	bl	800531c <HAL_TIM_OC_ConfigChannel>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_TIM2_Init+0x110>
  {
    Error_Handler();
 80012ac:	f000 f902 	bl	80014b4 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80012b0:	1d3b      	adds	r3, r7, #4
 80012b2:	2208      	movs	r2, #8
 80012b4:	4619      	mov	r1, r3
 80012b6:	4807      	ldr	r0, [pc, #28]	; (80012d4 <MX_TIM2_Init+0x134>)
 80012b8:	f004 f830 	bl	800531c <HAL_TIM_OC_ConfigChannel>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <MX_TIM2_Init+0x126>
  {
    Error_Handler();
 80012c2:	f000 f8f7 	bl	80014b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80012c6:	4803      	ldr	r0, [pc, #12]	; (80012d4 <MX_TIM2_Init+0x134>)
 80012c8:	f000 fa00 	bl	80016cc <HAL_TIM_MspPostInit>

}
 80012cc:	bf00      	nop
 80012ce:	3738      	adds	r7, #56	; 0x38
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	20000518 	.word	0x20000518
 80012d8:	10624dd3 	.word	0x10624dd3

080012dc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b08c      	sub	sp, #48	; 0x30
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80012e2:	f107 030c 	add.w	r3, r7, #12
 80012e6:	2224      	movs	r2, #36	; 0x24
 80012e8:	2100      	movs	r1, #0
 80012ea:	4618      	mov	r0, r3
 80012ec:	f008 ffe4 	bl	800a2b8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012f0:	1d3b      	adds	r3, r7, #4
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80012f8:	4b20      	ldr	r3, [pc, #128]	; (800137c <MX_TIM3_Init+0xa0>)
 80012fa:	4a21      	ldr	r2, [pc, #132]	; (8001380 <MX_TIM3_Init+0xa4>)
 80012fc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80012fe:	4b1f      	ldr	r3, [pc, #124]	; (800137c <MX_TIM3_Init+0xa0>)
 8001300:	2200      	movs	r2, #0
 8001302:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001304:	4b1d      	ldr	r3, [pc, #116]	; (800137c <MX_TIM3_Init+0xa0>)
 8001306:	2200      	movs	r2, #0
 8001308:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800130a:	4b1c      	ldr	r3, [pc, #112]	; (800137c <MX_TIM3_Init+0xa0>)
 800130c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001310:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001312:	4b1a      	ldr	r3, [pc, #104]	; (800137c <MX_TIM3_Init+0xa0>)
 8001314:	2200      	movs	r2, #0
 8001316:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001318:	4b18      	ldr	r3, [pc, #96]	; (800137c <MX_TIM3_Init+0xa0>)
 800131a:	2280      	movs	r2, #128	; 0x80
 800131c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800131e:	2301      	movs	r3, #1
 8001320:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001322:	2300      	movs	r3, #0
 8001324:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001326:	2301      	movs	r3, #1
 8001328:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800132a:	2300      	movs	r3, #0
 800132c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 800132e:	230a      	movs	r3, #10
 8001330:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001332:	2300      	movs	r3, #0
 8001334:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001336:	2301      	movs	r3, #1
 8001338:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800133a:	2300      	movs	r3, #0
 800133c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 800133e:	230a      	movs	r3, #10
 8001340:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001342:	f107 030c 	add.w	r3, r7, #12
 8001346:	4619      	mov	r1, r3
 8001348:	480c      	ldr	r0, [pc, #48]	; (800137c <MX_TIM3_Init+0xa0>)
 800134a:	f003 fdaf 	bl	8004eac <HAL_TIM_Encoder_Init>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001354:	f000 f8ae 	bl	80014b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001358:	2300      	movs	r3, #0
 800135a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800135c:	2300      	movs	r3, #0
 800135e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001360:	1d3b      	adds	r3, r7, #4
 8001362:	4619      	mov	r1, r3
 8001364:	4805      	ldr	r0, [pc, #20]	; (800137c <MX_TIM3_Init+0xa0>)
 8001366:	f004 fc7b 	bl	8005c60 <HAL_TIMEx_MasterConfigSynchronization>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001370:	f000 f8a0 	bl	80014b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001374:	bf00      	nop
 8001376:	3730      	adds	r7, #48	; 0x30
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	20000430 	.word	0x20000430
 8001380:	40000400 	.word	0x40000400

08001384 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b088      	sub	sp, #32
 8001388:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800138a:	f107 0310 	add.w	r3, r7, #16
 800138e:	2200      	movs	r2, #0
 8001390:	601a      	str	r2, [r3, #0]
 8001392:	605a      	str	r2, [r3, #4]
 8001394:	609a      	str	r2, [r3, #8]
 8001396:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001398:	4b42      	ldr	r3, [pc, #264]	; (80014a4 <MX_GPIO_Init+0x120>)
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	4a41      	ldr	r2, [pc, #260]	; (80014a4 <MX_GPIO_Init+0x120>)
 800139e:	f043 0310 	orr.w	r3, r3, #16
 80013a2:	6193      	str	r3, [r2, #24]
 80013a4:	4b3f      	ldr	r3, [pc, #252]	; (80014a4 <MX_GPIO_Init+0x120>)
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	f003 0310 	and.w	r3, r3, #16
 80013ac:	60fb      	str	r3, [r7, #12]
 80013ae:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013b0:	4b3c      	ldr	r3, [pc, #240]	; (80014a4 <MX_GPIO_Init+0x120>)
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	4a3b      	ldr	r2, [pc, #236]	; (80014a4 <MX_GPIO_Init+0x120>)
 80013b6:	f043 0320 	orr.w	r3, r3, #32
 80013ba:	6193      	str	r3, [r2, #24]
 80013bc:	4b39      	ldr	r3, [pc, #228]	; (80014a4 <MX_GPIO_Init+0x120>)
 80013be:	699b      	ldr	r3, [r3, #24]
 80013c0:	f003 0320 	and.w	r3, r3, #32
 80013c4:	60bb      	str	r3, [r7, #8]
 80013c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c8:	4b36      	ldr	r3, [pc, #216]	; (80014a4 <MX_GPIO_Init+0x120>)
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	4a35      	ldr	r2, [pc, #212]	; (80014a4 <MX_GPIO_Init+0x120>)
 80013ce:	f043 0304 	orr.w	r3, r3, #4
 80013d2:	6193      	str	r3, [r2, #24]
 80013d4:	4b33      	ldr	r3, [pc, #204]	; (80014a4 <MX_GPIO_Init+0x120>)
 80013d6:	699b      	ldr	r3, [r3, #24]
 80013d8:	f003 0304 	and.w	r3, r3, #4
 80013dc:	607b      	str	r3, [r7, #4]
 80013de:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e0:	4b30      	ldr	r3, [pc, #192]	; (80014a4 <MX_GPIO_Init+0x120>)
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	4a2f      	ldr	r2, [pc, #188]	; (80014a4 <MX_GPIO_Init+0x120>)
 80013e6:	f043 0308 	orr.w	r3, r3, #8
 80013ea:	6193      	str	r3, [r2, #24]
 80013ec:	4b2d      	ldr	r3, [pc, #180]	; (80014a4 <MX_GPIO_Init+0x120>)
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	f003 0308 	and.w	r3, r3, #8
 80013f4:	603b      	str	r3, [r7, #0]
 80013f6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80013f8:	2200      	movs	r2, #0
 80013fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013fe:	482a      	ldr	r0, [pc, #168]	; (80014a8 <MX_GPIO_Init+0x124>)
 8001400:	f000 fd2b 	bl	8001e5a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, hd_7_Pin|hd_6_Pin|hd_RS_Pin|hd_E_Pin
 8001404:	2201      	movs	r2, #1
 8001406:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 800140a:	4828      	ldr	r0, [pc, #160]	; (80014ac <MX_GPIO_Init+0x128>)
 800140c:	f000 fd25 	bl	8001e5a <HAL_GPIO_WritePin>
                          |hd_4_Pin|hd_5_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_EN_GPIO_Port, USB_EN_Pin, GPIO_PIN_RESET);
 8001410:	2200      	movs	r2, #0
 8001412:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001416:	4826      	ldr	r0, [pc, #152]	; (80014b0 <MX_GPIO_Init+0x12c>)
 8001418:	f000 fd1f 	bl	8001e5a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, debug_a_Pin|debug_b_Pin, GPIO_PIN_RESET);
 800141c:	2200      	movs	r2, #0
 800141e:	f44f 7140 	mov.w	r1, #768	; 0x300
 8001422:	4822      	ldr	r0, [pc, #136]	; (80014ac <MX_GPIO_Init+0x128>)
 8001424:	f000 fd19 	bl	8001e5a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001428:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800142c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800142e:	2301      	movs	r3, #1
 8001430:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001432:	2300      	movs	r3, #0
 8001434:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001436:	2302      	movs	r3, #2
 8001438:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800143a:	f107 0310 	add.w	r3, r7, #16
 800143e:	4619      	mov	r1, r3
 8001440:	4819      	ldr	r0, [pc, #100]	; (80014a8 <MX_GPIO_Init+0x124>)
 8001442:	f000 fb6f 	bl	8001b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : hd_7_Pin hd_6_Pin hd_RS_Pin hd_E_Pin
                           hd_4_Pin hd_5_Pin debug_a_Pin debug_b_Pin */
  GPIO_InitStruct.Pin = hd_7_Pin|hd_6_Pin|hd_RS_Pin|hd_E_Pin
 8001446:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800144a:	613b      	str	r3, [r7, #16]
                          |hd_4_Pin|hd_5_Pin|debug_a_Pin|debug_b_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144c:	2301      	movs	r3, #1
 800144e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001450:	2300      	movs	r3, #0
 8001452:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001454:	2302      	movs	r3, #2
 8001456:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001458:	f107 0310 	add.w	r3, r7, #16
 800145c:	4619      	mov	r1, r3
 800145e:	4813      	ldr	r0, [pc, #76]	; (80014ac <MX_GPIO_Init+0x128>)
 8001460:	f000 fb60 	bl	8001b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_EN_Pin */
  GPIO_InitStruct.Pin = USB_EN_Pin;
 8001464:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001468:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800146a:	2301      	movs	r3, #1
 800146c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146e:	2300      	movs	r3, #0
 8001470:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001472:	2302      	movs	r3, #2
 8001474:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_EN_GPIO_Port, &GPIO_InitStruct);
 8001476:	f107 0310 	add.w	r3, r7, #16
 800147a:	4619      	mov	r1, r3
 800147c:	480c      	ldr	r0, [pc, #48]	; (80014b0 <MX_GPIO_Init+0x12c>)
 800147e:	f000 fb51 	bl	8001b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : enc_s_Pin */
  GPIO_InitStruct.Pin = enc_s_Pin;
 8001482:	2308      	movs	r3, #8
 8001484:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001486:	2300      	movs	r3, #0
 8001488:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148a:	2300      	movs	r3, #0
 800148c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(enc_s_GPIO_Port, &GPIO_InitStruct);
 800148e:	f107 0310 	add.w	r3, r7, #16
 8001492:	4619      	mov	r1, r3
 8001494:	4805      	ldr	r0, [pc, #20]	; (80014ac <MX_GPIO_Init+0x128>)
 8001496:	f000 fb45 	bl	8001b24 <HAL_GPIO_Init>

}
 800149a:	bf00      	nop
 800149c:	3720      	adds	r7, #32
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	40021000 	.word	0x40021000
 80014a8:	40011000 	.word	0x40011000
 80014ac:	40010c00 	.word	0x40010c00
 80014b0:	40010800 	.word	0x40010800

080014b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014b8:	b672      	cpsid	i
}
 80014ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014bc:	e7fe      	b.n	80014bc <Error_Handler+0x8>
	...

080014c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b085      	sub	sp, #20
 80014c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80014c6:	4b15      	ldr	r3, [pc, #84]	; (800151c <HAL_MspInit+0x5c>)
 80014c8:	699b      	ldr	r3, [r3, #24]
 80014ca:	4a14      	ldr	r2, [pc, #80]	; (800151c <HAL_MspInit+0x5c>)
 80014cc:	f043 0301 	orr.w	r3, r3, #1
 80014d0:	6193      	str	r3, [r2, #24]
 80014d2:	4b12      	ldr	r3, [pc, #72]	; (800151c <HAL_MspInit+0x5c>)
 80014d4:	699b      	ldr	r3, [r3, #24]
 80014d6:	f003 0301 	and.w	r3, r3, #1
 80014da:	60bb      	str	r3, [r7, #8]
 80014dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014de:	4b0f      	ldr	r3, [pc, #60]	; (800151c <HAL_MspInit+0x5c>)
 80014e0:	69db      	ldr	r3, [r3, #28]
 80014e2:	4a0e      	ldr	r2, [pc, #56]	; (800151c <HAL_MspInit+0x5c>)
 80014e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014e8:	61d3      	str	r3, [r2, #28]
 80014ea:	4b0c      	ldr	r3, [pc, #48]	; (800151c <HAL_MspInit+0x5c>)
 80014ec:	69db      	ldr	r3, [r3, #28]
 80014ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014f2:	607b      	str	r3, [r7, #4]
 80014f4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80014f6:	4b0a      	ldr	r3, [pc, #40]	; (8001520 <HAL_MspInit+0x60>)
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	60fb      	str	r3, [r7, #12]
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800150a:	60fb      	str	r3, [r7, #12]
 800150c:	4a04      	ldr	r2, [pc, #16]	; (8001520 <HAL_MspInit+0x60>)
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001512:	bf00      	nop
 8001514:	3714      	adds	r7, #20
 8001516:	46bd      	mov	sp, r7
 8001518:	bc80      	pop	{r7}
 800151a:	4770      	bx	lr
 800151c:	40021000 	.word	0x40021000
 8001520:	40010000 	.word	0x40010000

08001524 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b088      	sub	sp, #32
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800152c:	f107 0310 	add.w	r3, r7, #16
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	605a      	str	r2, [r3, #4]
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a1b      	ldr	r2, [pc, #108]	; (80015ac <HAL_SPI_MspInit+0x88>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d12f      	bne.n	80015a4 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001544:	4b1a      	ldr	r3, [pc, #104]	; (80015b0 <HAL_SPI_MspInit+0x8c>)
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	4a19      	ldr	r2, [pc, #100]	; (80015b0 <HAL_SPI_MspInit+0x8c>)
 800154a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800154e:	6193      	str	r3, [r2, #24]
 8001550:	4b17      	ldr	r3, [pc, #92]	; (80015b0 <HAL_SPI_MspInit+0x8c>)
 8001552:	699b      	ldr	r3, [r3, #24]
 8001554:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001558:	60fb      	str	r3, [r7, #12]
 800155a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800155c:	4b14      	ldr	r3, [pc, #80]	; (80015b0 <HAL_SPI_MspInit+0x8c>)
 800155e:	699b      	ldr	r3, [r3, #24]
 8001560:	4a13      	ldr	r2, [pc, #76]	; (80015b0 <HAL_SPI_MspInit+0x8c>)
 8001562:	f043 0304 	orr.w	r3, r3, #4
 8001566:	6193      	str	r3, [r2, #24]
 8001568:	4b11      	ldr	r3, [pc, #68]	; (80015b0 <HAL_SPI_MspInit+0x8c>)
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	f003 0304 	and.w	r3, r3, #4
 8001570:	60bb      	str	r3, [r7, #8]
 8001572:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001574:	2330      	movs	r3, #48	; 0x30
 8001576:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001578:	2302      	movs	r3, #2
 800157a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800157c:	2303      	movs	r3, #3
 800157e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001580:	f107 0310 	add.w	r3, r7, #16
 8001584:	4619      	mov	r1, r3
 8001586:	480b      	ldr	r0, [pc, #44]	; (80015b4 <HAL_SPI_MspInit+0x90>)
 8001588:	f000 facc 	bl	8001b24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800158c:	2340      	movs	r3, #64	; 0x40
 800158e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001590:	2300      	movs	r3, #0
 8001592:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001594:	2301      	movs	r3, #1
 8001596:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001598:	f107 0310 	add.w	r3, r7, #16
 800159c:	4619      	mov	r1, r3
 800159e:	4805      	ldr	r0, [pc, #20]	; (80015b4 <HAL_SPI_MspInit+0x90>)
 80015a0:	f000 fac0 	bl	8001b24 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80015a4:	bf00      	nop
 80015a6:	3720      	adds	r7, #32
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	40013000 	.word	0x40013000
 80015b0:	40021000 	.word	0x40021000
 80015b4:	40010800 	.word	0x40010800

080015b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a16      	ldr	r2, [pc, #88]	; (8001620 <HAL_TIM_Base_MspInit+0x68>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d10c      	bne.n	80015e4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80015ca:	4b16      	ldr	r3, [pc, #88]	; (8001624 <HAL_TIM_Base_MspInit+0x6c>)
 80015cc:	699b      	ldr	r3, [r3, #24]
 80015ce:	4a15      	ldr	r2, [pc, #84]	; (8001624 <HAL_TIM_Base_MspInit+0x6c>)
 80015d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80015d4:	6193      	str	r3, [r2, #24]
 80015d6:	4b13      	ldr	r3, [pc, #76]	; (8001624 <HAL_TIM_Base_MspInit+0x6c>)
 80015d8:	699b      	ldr	r3, [r3, #24]
 80015da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80015de:	60fb      	str	r3, [r7, #12]
 80015e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80015e2:	e018      	b.n	8001616 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015ec:	d113      	bne.n	8001616 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015ee:	4b0d      	ldr	r3, [pc, #52]	; (8001624 <HAL_TIM_Base_MspInit+0x6c>)
 80015f0:	69db      	ldr	r3, [r3, #28]
 80015f2:	4a0c      	ldr	r2, [pc, #48]	; (8001624 <HAL_TIM_Base_MspInit+0x6c>)
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	61d3      	str	r3, [r2, #28]
 80015fa:	4b0a      	ldr	r3, [pc, #40]	; (8001624 <HAL_TIM_Base_MspInit+0x6c>)
 80015fc:	69db      	ldr	r3, [r3, #28]
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	60bb      	str	r3, [r7, #8]
 8001604:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001606:	2200      	movs	r2, #0
 8001608:	2100      	movs	r1, #0
 800160a:	201c      	movs	r0, #28
 800160c:	f000 fa53 	bl	8001ab6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001610:	201c      	movs	r0, #28
 8001612:	f000 fa6c 	bl	8001aee <HAL_NVIC_EnableIRQ>
}
 8001616:	bf00      	nop
 8001618:	3710      	adds	r7, #16
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	40012c00 	.word	0x40012c00
 8001624:	40021000 	.word	0x40021000

08001628 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b08a      	sub	sp, #40	; 0x28
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001630:	f107 0314 	add.w	r3, r7, #20
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]
 8001638:	605a      	str	r2, [r3, #4]
 800163a:	609a      	str	r2, [r3, #8]
 800163c:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM3)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a1e      	ldr	r2, [pc, #120]	; (80016bc <HAL_TIM_Encoder_MspInit+0x94>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d135      	bne.n	80016b4 <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001648:	4b1d      	ldr	r3, [pc, #116]	; (80016c0 <HAL_TIM_Encoder_MspInit+0x98>)
 800164a:	69db      	ldr	r3, [r3, #28]
 800164c:	4a1c      	ldr	r2, [pc, #112]	; (80016c0 <HAL_TIM_Encoder_MspInit+0x98>)
 800164e:	f043 0302 	orr.w	r3, r3, #2
 8001652:	61d3      	str	r3, [r2, #28]
 8001654:	4b1a      	ldr	r3, [pc, #104]	; (80016c0 <HAL_TIM_Encoder_MspInit+0x98>)
 8001656:	69db      	ldr	r3, [r3, #28]
 8001658:	f003 0302 	and.w	r3, r3, #2
 800165c:	613b      	str	r3, [r7, #16]
 800165e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001660:	4b17      	ldr	r3, [pc, #92]	; (80016c0 <HAL_TIM_Encoder_MspInit+0x98>)
 8001662:	699b      	ldr	r3, [r3, #24]
 8001664:	4a16      	ldr	r2, [pc, #88]	; (80016c0 <HAL_TIM_Encoder_MspInit+0x98>)
 8001666:	f043 0308 	orr.w	r3, r3, #8
 800166a:	6193      	str	r3, [r2, #24]
 800166c:	4b14      	ldr	r3, [pc, #80]	; (80016c0 <HAL_TIM_Encoder_MspInit+0x98>)
 800166e:	699b      	ldr	r3, [r3, #24]
 8001670:	f003 0308 	and.w	r3, r3, #8
 8001674:	60fb      	str	r3, [r7, #12]
 8001676:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = enc_a_Pin|enc_b_Pin;
 8001678:	2330      	movs	r3, #48	; 0x30
 800167a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800167c:	2300      	movs	r3, #0
 800167e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001680:	2300      	movs	r3, #0
 8001682:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001684:	f107 0314 	add.w	r3, r7, #20
 8001688:	4619      	mov	r1, r3
 800168a:	480e      	ldr	r0, [pc, #56]	; (80016c4 <HAL_TIM_Encoder_MspInit+0x9c>)
 800168c:	f000 fa4a 	bl	8001b24 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8001690:	4b0d      	ldr	r3, [pc, #52]	; (80016c8 <HAL_TIM_Encoder_MspInit+0xa0>)
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	627b      	str	r3, [r7, #36]	; 0x24
 8001696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001698:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800169c:	627b      	str	r3, [r7, #36]	; 0x24
 800169e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016a0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80016a4:	627b      	str	r3, [r7, #36]	; 0x24
 80016a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016a8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80016ac:	627b      	str	r3, [r7, #36]	; 0x24
 80016ae:	4a06      	ldr	r2, [pc, #24]	; (80016c8 <HAL_TIM_Encoder_MspInit+0xa0>)
 80016b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b2:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80016b4:	bf00      	nop
 80016b6:	3728      	adds	r7, #40	; 0x28
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	40000400 	.word	0x40000400
 80016c0:	40021000 	.word	0x40021000
 80016c4:	40010c00 	.word	0x40010c00
 80016c8:	40010000 	.word	0x40010000

080016cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b088      	sub	sp, #32
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d4:	f107 0310 	add.w	r3, r7, #16
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	609a      	str	r2, [r3, #8]
 80016e0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016ea:	d117      	bne.n	800171c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ec:	4b0d      	ldr	r3, [pc, #52]	; (8001724 <HAL_TIM_MspPostInit+0x58>)
 80016ee:	699b      	ldr	r3, [r3, #24]
 80016f0:	4a0c      	ldr	r2, [pc, #48]	; (8001724 <HAL_TIM_MspPostInit+0x58>)
 80016f2:	f043 0304 	orr.w	r3, r3, #4
 80016f6:	6193      	str	r3, [r2, #24]
 80016f8:	4b0a      	ldr	r3, [pc, #40]	; (8001724 <HAL_TIM_MspPostInit+0x58>)
 80016fa:	699b      	ldr	r3, [r3, #24]
 80016fc:	f003 0304 	and.w	r3, r3, #4
 8001700:	60fb      	str	r3, [r7, #12]
 8001702:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001704:	2301      	movs	r3, #1
 8001706:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001708:	2302      	movs	r3, #2
 800170a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800170c:	2302      	movs	r3, #2
 800170e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001710:	f107 0310 	add.w	r3, r7, #16
 8001714:	4619      	mov	r1, r3
 8001716:	4804      	ldr	r0, [pc, #16]	; (8001728 <HAL_TIM_MspPostInit+0x5c>)
 8001718:	f000 fa04 	bl	8001b24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800171c:	bf00      	nop
 800171e:	3720      	adds	r7, #32
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	40021000 	.word	0x40021000
 8001728:	40010800 	.word	0x40010800

0800172c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001730:	e7fe      	b.n	8001730 <NMI_Handler+0x4>

08001732 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001732:	b480      	push	{r7}
 8001734:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001736:	e7fe      	b.n	8001736 <HardFault_Handler+0x4>

08001738 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800173c:	e7fe      	b.n	800173c <MemManage_Handler+0x4>

0800173e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800173e:	b480      	push	{r7}
 8001740:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001742:	e7fe      	b.n	8001742 <BusFault_Handler+0x4>

08001744 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001748:	e7fe      	b.n	8001748 <UsageFault_Handler+0x4>

0800174a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800174a:	b480      	push	{r7}
 800174c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800174e:	bf00      	nop
 8001750:	46bd      	mov	sp, r7
 8001752:	bc80      	pop	{r7}
 8001754:	4770      	bx	lr

08001756 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001756:	b480      	push	{r7}
 8001758:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800175a:	bf00      	nop
 800175c:	46bd      	mov	sp, r7
 800175e:	bc80      	pop	{r7}
 8001760:	4770      	bx	lr

08001762 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001762:	b480      	push	{r7}
 8001764:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001766:	bf00      	nop
 8001768:	46bd      	mov	sp, r7
 800176a:	bc80      	pop	{r7}
 800176c:	4770      	bx	lr

0800176e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800176e:	b580      	push	{r7, lr}
 8001770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001772:	f000 f889 	bl	8001888 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001776:	bf00      	nop
 8001778:	bd80      	pop	{r7, pc}
	...

0800177c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001780:	4802      	ldr	r0, [pc, #8]	; (800178c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001782:	f000 fccc 	bl	800211e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	200011f8 	.word	0x200011f8

08001790 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001794:	4802      	ldr	r0, [pc, #8]	; (80017a0 <TIM2_IRQHandler+0x10>)
 8001796:	f003 fcb9 	bl	800510c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800179a:	bf00      	nop
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	20000518 	.word	0x20000518

080017a4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017a8:	bf00      	nop
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr

080017b0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017b0:	480c      	ldr	r0, [pc, #48]	; (80017e4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017b2:	490d      	ldr	r1, [pc, #52]	; (80017e8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017b4:	4a0d      	ldr	r2, [pc, #52]	; (80017ec <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017b8:	e002      	b.n	80017c0 <LoopCopyDataInit>

080017ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017be:	3304      	adds	r3, #4

080017c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017c4:	d3f9      	bcc.n	80017ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017c6:	4a0a      	ldr	r2, [pc, #40]	; (80017f0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017c8:	4c0a      	ldr	r4, [pc, #40]	; (80017f4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80017ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017cc:	e001      	b.n	80017d2 <LoopFillZerobss>

080017ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017d0:	3204      	adds	r2, #4

080017d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017d4:	d3fb      	bcc.n	80017ce <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80017d6:	f7ff ffe5 	bl	80017a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017da:	f008 fd49 	bl	800a270 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017de:	f7ff fba5 	bl	8000f2c <main>
  bx lr
 80017e2:	4770      	bx	lr
  ldr r0, =_sdata
 80017e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017e8:	2000019c 	.word	0x2000019c
  ldr r2, =_sidata
 80017ec:	0800a44c 	.word	0x0800a44c
  ldr r2, =_sbss
 80017f0:	2000019c 	.word	0x2000019c
  ldr r4, =_ebss
 80017f4:	200014e4 	.word	0x200014e4

080017f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017f8:	e7fe      	b.n	80017f8 <ADC1_2_IRQHandler>
	...

080017fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001800:	4b08      	ldr	r3, [pc, #32]	; (8001824 <HAL_Init+0x28>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a07      	ldr	r2, [pc, #28]	; (8001824 <HAL_Init+0x28>)
 8001806:	f043 0310 	orr.w	r3, r3, #16
 800180a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800180c:	2003      	movs	r0, #3
 800180e:	f000 f947 	bl	8001aa0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001812:	2000      	movs	r0, #0
 8001814:	f000 f808 	bl	8001828 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001818:	f7ff fe52 	bl	80014c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800181c:	2300      	movs	r3, #0
}
 800181e:	4618      	mov	r0, r3
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	40022000 	.word	0x40022000

08001828 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001830:	4b12      	ldr	r3, [pc, #72]	; (800187c <HAL_InitTick+0x54>)
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	4b12      	ldr	r3, [pc, #72]	; (8001880 <HAL_InitTick+0x58>)
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	4619      	mov	r1, r3
 800183a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800183e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001842:	fbb2 f3f3 	udiv	r3, r2, r3
 8001846:	4618      	mov	r0, r3
 8001848:	f000 f95f 	bl	8001b0a <HAL_SYSTICK_Config>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	e00e      	b.n	8001874 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2b0f      	cmp	r3, #15
 800185a:	d80a      	bhi.n	8001872 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800185c:	2200      	movs	r2, #0
 800185e:	6879      	ldr	r1, [r7, #4]
 8001860:	f04f 30ff 	mov.w	r0, #4294967295
 8001864:	f000 f927 	bl	8001ab6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001868:	4a06      	ldr	r2, [pc, #24]	; (8001884 <HAL_InitTick+0x5c>)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800186e:	2300      	movs	r3, #0
 8001870:	e000      	b.n	8001874 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001872:	2301      	movs	r3, #1
}
 8001874:	4618      	mov	r0, r3
 8001876:	3708      	adds	r7, #8
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	20000020 	.word	0x20000020
 8001880:	20000028 	.word	0x20000028
 8001884:	20000024 	.word	0x20000024

08001888 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800188c:	4b05      	ldr	r3, [pc, #20]	; (80018a4 <HAL_IncTick+0x1c>)
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	461a      	mov	r2, r3
 8001892:	4b05      	ldr	r3, [pc, #20]	; (80018a8 <HAL_IncTick+0x20>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4413      	add	r3, r2
 8001898:	4a03      	ldr	r2, [pc, #12]	; (80018a8 <HAL_IncTick+0x20>)
 800189a:	6013      	str	r3, [r2, #0]
}
 800189c:	bf00      	nop
 800189e:	46bd      	mov	sp, r7
 80018a0:	bc80      	pop	{r7}
 80018a2:	4770      	bx	lr
 80018a4:	20000028 	.word	0x20000028
 80018a8:	20000560 	.word	0x20000560

080018ac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  return uwTick;
 80018b0:	4b02      	ldr	r3, [pc, #8]	; (80018bc <HAL_GetTick+0x10>)
 80018b2:	681b      	ldr	r3, [r3, #0]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bc80      	pop	{r7}
 80018ba:	4770      	bx	lr
 80018bc:	20000560 	.word	0x20000560

080018c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018c8:	f7ff fff0 	bl	80018ac <HAL_GetTick>
 80018cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018d8:	d005      	beq.n	80018e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018da:	4b0a      	ldr	r3, [pc, #40]	; (8001904 <HAL_Delay+0x44>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	461a      	mov	r2, r3
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	4413      	add	r3, r2
 80018e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018e6:	bf00      	nop
 80018e8:	f7ff ffe0 	bl	80018ac <HAL_GetTick>
 80018ec:	4602      	mov	r2, r0
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	68fa      	ldr	r2, [r7, #12]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d8f7      	bhi.n	80018e8 <HAL_Delay+0x28>
  {
  }
}
 80018f8:	bf00      	nop
 80018fa:	bf00      	nop
 80018fc:	3710      	adds	r7, #16
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	20000028 	.word	0x20000028

08001908 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001908:	b480      	push	{r7}
 800190a:	b085      	sub	sp, #20
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	f003 0307 	and.w	r3, r3, #7
 8001916:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001918:	4b0c      	ldr	r3, [pc, #48]	; (800194c <__NVIC_SetPriorityGrouping+0x44>)
 800191a:	68db      	ldr	r3, [r3, #12]
 800191c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800191e:	68ba      	ldr	r2, [r7, #8]
 8001920:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001924:	4013      	ands	r3, r2
 8001926:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800192c:	68bb      	ldr	r3, [r7, #8]
 800192e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001930:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001934:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001938:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800193a:	4a04      	ldr	r2, [pc, #16]	; (800194c <__NVIC_SetPriorityGrouping+0x44>)
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	60d3      	str	r3, [r2, #12]
}
 8001940:	bf00      	nop
 8001942:	3714      	adds	r7, #20
 8001944:	46bd      	mov	sp, r7
 8001946:	bc80      	pop	{r7}
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	e000ed00 	.word	0xe000ed00

08001950 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001954:	4b04      	ldr	r3, [pc, #16]	; (8001968 <__NVIC_GetPriorityGrouping+0x18>)
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	0a1b      	lsrs	r3, r3, #8
 800195a:	f003 0307 	and.w	r3, r3, #7
}
 800195e:	4618      	mov	r0, r3
 8001960:	46bd      	mov	sp, r7
 8001962:	bc80      	pop	{r7}
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	e000ed00 	.word	0xe000ed00

0800196c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
 8001972:	4603      	mov	r3, r0
 8001974:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197a:	2b00      	cmp	r3, #0
 800197c:	db0b      	blt.n	8001996 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800197e:	79fb      	ldrb	r3, [r7, #7]
 8001980:	f003 021f 	and.w	r2, r3, #31
 8001984:	4906      	ldr	r1, [pc, #24]	; (80019a0 <__NVIC_EnableIRQ+0x34>)
 8001986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800198a:	095b      	lsrs	r3, r3, #5
 800198c:	2001      	movs	r0, #1
 800198e:	fa00 f202 	lsl.w	r2, r0, r2
 8001992:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001996:	bf00      	nop
 8001998:	370c      	adds	r7, #12
 800199a:	46bd      	mov	sp, r7
 800199c:	bc80      	pop	{r7}
 800199e:	4770      	bx	lr
 80019a0:	e000e100 	.word	0xe000e100

080019a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	4603      	mov	r3, r0
 80019ac:	6039      	str	r1, [r7, #0]
 80019ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	db0a      	blt.n	80019ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	b2da      	uxtb	r2, r3
 80019bc:	490c      	ldr	r1, [pc, #48]	; (80019f0 <__NVIC_SetPriority+0x4c>)
 80019be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c2:	0112      	lsls	r2, r2, #4
 80019c4:	b2d2      	uxtb	r2, r2
 80019c6:	440b      	add	r3, r1
 80019c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019cc:	e00a      	b.n	80019e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	b2da      	uxtb	r2, r3
 80019d2:	4908      	ldr	r1, [pc, #32]	; (80019f4 <__NVIC_SetPriority+0x50>)
 80019d4:	79fb      	ldrb	r3, [r7, #7]
 80019d6:	f003 030f 	and.w	r3, r3, #15
 80019da:	3b04      	subs	r3, #4
 80019dc:	0112      	lsls	r2, r2, #4
 80019de:	b2d2      	uxtb	r2, r2
 80019e0:	440b      	add	r3, r1
 80019e2:	761a      	strb	r2, [r3, #24]
}
 80019e4:	bf00      	nop
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bc80      	pop	{r7}
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	e000e100 	.word	0xe000e100
 80019f4:	e000ed00 	.word	0xe000ed00

080019f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b089      	sub	sp, #36	; 0x24
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	60f8      	str	r0, [r7, #12]
 8001a00:	60b9      	str	r1, [r7, #8]
 8001a02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	f003 0307 	and.w	r3, r3, #7
 8001a0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a0c:	69fb      	ldr	r3, [r7, #28]
 8001a0e:	f1c3 0307 	rsb	r3, r3, #7
 8001a12:	2b04      	cmp	r3, #4
 8001a14:	bf28      	it	cs
 8001a16:	2304      	movcs	r3, #4
 8001a18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a1a:	69fb      	ldr	r3, [r7, #28]
 8001a1c:	3304      	adds	r3, #4
 8001a1e:	2b06      	cmp	r3, #6
 8001a20:	d902      	bls.n	8001a28 <NVIC_EncodePriority+0x30>
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	3b03      	subs	r3, #3
 8001a26:	e000      	b.n	8001a2a <NVIC_EncodePriority+0x32>
 8001a28:	2300      	movs	r3, #0
 8001a2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a30:	69bb      	ldr	r3, [r7, #24]
 8001a32:	fa02 f303 	lsl.w	r3, r2, r3
 8001a36:	43da      	mvns	r2, r3
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	401a      	ands	r2, r3
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a40:	f04f 31ff 	mov.w	r1, #4294967295
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	fa01 f303 	lsl.w	r3, r1, r3
 8001a4a:	43d9      	mvns	r1, r3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a50:	4313      	orrs	r3, r2
         );
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3724      	adds	r7, #36	; 0x24
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bc80      	pop	{r7}
 8001a5a:	4770      	bx	lr

08001a5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	3b01      	subs	r3, #1
 8001a68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a6c:	d301      	bcc.n	8001a72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e00f      	b.n	8001a92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a72:	4a0a      	ldr	r2, [pc, #40]	; (8001a9c <SysTick_Config+0x40>)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	3b01      	subs	r3, #1
 8001a78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a7a:	210f      	movs	r1, #15
 8001a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a80:	f7ff ff90 	bl	80019a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a84:	4b05      	ldr	r3, [pc, #20]	; (8001a9c <SysTick_Config+0x40>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a8a:	4b04      	ldr	r3, [pc, #16]	; (8001a9c <SysTick_Config+0x40>)
 8001a8c:	2207      	movs	r2, #7
 8001a8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a90:	2300      	movs	r3, #0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	e000e010 	.word	0xe000e010

08001aa0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f7ff ff2d 	bl	8001908 <__NVIC_SetPriorityGrouping>
}
 8001aae:	bf00      	nop
 8001ab0:	3708      	adds	r7, #8
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	b086      	sub	sp, #24
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	4603      	mov	r3, r0
 8001abe:	60b9      	str	r1, [r7, #8]
 8001ac0:	607a      	str	r2, [r7, #4]
 8001ac2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ac8:	f7ff ff42 	bl	8001950 <__NVIC_GetPriorityGrouping>
 8001acc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ace:	687a      	ldr	r2, [r7, #4]
 8001ad0:	68b9      	ldr	r1, [r7, #8]
 8001ad2:	6978      	ldr	r0, [r7, #20]
 8001ad4:	f7ff ff90 	bl	80019f8 <NVIC_EncodePriority>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ade:	4611      	mov	r1, r2
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff ff5f 	bl	80019a4 <__NVIC_SetPriority>
}
 8001ae6:	bf00      	nop
 8001ae8:	3718      	adds	r7, #24
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}

08001aee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aee:	b580      	push	{r7, lr}
 8001af0:	b082      	sub	sp, #8
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	4603      	mov	r3, r0
 8001af6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7ff ff35 	bl	800196c <__NVIC_EnableIRQ>
}
 8001b02:	bf00      	nop
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	b082      	sub	sp, #8
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f7ff ffa2 	bl	8001a5c <SysTick_Config>
 8001b18:	4603      	mov	r3, r0
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
	...

08001b24 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b08b      	sub	sp, #44	; 0x2c
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b32:	2300      	movs	r3, #0
 8001b34:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b36:	e169      	b.n	8001e0c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b38:	2201      	movs	r2, #1
 8001b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	69fa      	ldr	r2, [r7, #28]
 8001b48:	4013      	ands	r3, r2
 8001b4a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b4c:	69ba      	ldr	r2, [r7, #24]
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	f040 8158 	bne.w	8001e06 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	4a9a      	ldr	r2, [pc, #616]	; (8001dc4 <HAL_GPIO_Init+0x2a0>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d05e      	beq.n	8001c1e <HAL_GPIO_Init+0xfa>
 8001b60:	4a98      	ldr	r2, [pc, #608]	; (8001dc4 <HAL_GPIO_Init+0x2a0>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d875      	bhi.n	8001c52 <HAL_GPIO_Init+0x12e>
 8001b66:	4a98      	ldr	r2, [pc, #608]	; (8001dc8 <HAL_GPIO_Init+0x2a4>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d058      	beq.n	8001c1e <HAL_GPIO_Init+0xfa>
 8001b6c:	4a96      	ldr	r2, [pc, #600]	; (8001dc8 <HAL_GPIO_Init+0x2a4>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d86f      	bhi.n	8001c52 <HAL_GPIO_Init+0x12e>
 8001b72:	4a96      	ldr	r2, [pc, #600]	; (8001dcc <HAL_GPIO_Init+0x2a8>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d052      	beq.n	8001c1e <HAL_GPIO_Init+0xfa>
 8001b78:	4a94      	ldr	r2, [pc, #592]	; (8001dcc <HAL_GPIO_Init+0x2a8>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d869      	bhi.n	8001c52 <HAL_GPIO_Init+0x12e>
 8001b7e:	4a94      	ldr	r2, [pc, #592]	; (8001dd0 <HAL_GPIO_Init+0x2ac>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d04c      	beq.n	8001c1e <HAL_GPIO_Init+0xfa>
 8001b84:	4a92      	ldr	r2, [pc, #584]	; (8001dd0 <HAL_GPIO_Init+0x2ac>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d863      	bhi.n	8001c52 <HAL_GPIO_Init+0x12e>
 8001b8a:	4a92      	ldr	r2, [pc, #584]	; (8001dd4 <HAL_GPIO_Init+0x2b0>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d046      	beq.n	8001c1e <HAL_GPIO_Init+0xfa>
 8001b90:	4a90      	ldr	r2, [pc, #576]	; (8001dd4 <HAL_GPIO_Init+0x2b0>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d85d      	bhi.n	8001c52 <HAL_GPIO_Init+0x12e>
 8001b96:	2b12      	cmp	r3, #18
 8001b98:	d82a      	bhi.n	8001bf0 <HAL_GPIO_Init+0xcc>
 8001b9a:	2b12      	cmp	r3, #18
 8001b9c:	d859      	bhi.n	8001c52 <HAL_GPIO_Init+0x12e>
 8001b9e:	a201      	add	r2, pc, #4	; (adr r2, 8001ba4 <HAL_GPIO_Init+0x80>)
 8001ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ba4:	08001c1f 	.word	0x08001c1f
 8001ba8:	08001bf9 	.word	0x08001bf9
 8001bac:	08001c0b 	.word	0x08001c0b
 8001bb0:	08001c4d 	.word	0x08001c4d
 8001bb4:	08001c53 	.word	0x08001c53
 8001bb8:	08001c53 	.word	0x08001c53
 8001bbc:	08001c53 	.word	0x08001c53
 8001bc0:	08001c53 	.word	0x08001c53
 8001bc4:	08001c53 	.word	0x08001c53
 8001bc8:	08001c53 	.word	0x08001c53
 8001bcc:	08001c53 	.word	0x08001c53
 8001bd0:	08001c53 	.word	0x08001c53
 8001bd4:	08001c53 	.word	0x08001c53
 8001bd8:	08001c53 	.word	0x08001c53
 8001bdc:	08001c53 	.word	0x08001c53
 8001be0:	08001c53 	.word	0x08001c53
 8001be4:	08001c53 	.word	0x08001c53
 8001be8:	08001c01 	.word	0x08001c01
 8001bec:	08001c15 	.word	0x08001c15
 8001bf0:	4a79      	ldr	r2, [pc, #484]	; (8001dd8 <HAL_GPIO_Init+0x2b4>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d013      	beq.n	8001c1e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001bf6:	e02c      	b.n	8001c52 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	68db      	ldr	r3, [r3, #12]
 8001bfc:	623b      	str	r3, [r7, #32]
          break;
 8001bfe:	e029      	b.n	8001c54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	3304      	adds	r3, #4
 8001c06:	623b      	str	r3, [r7, #32]
          break;
 8001c08:	e024      	b.n	8001c54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	68db      	ldr	r3, [r3, #12]
 8001c0e:	3308      	adds	r3, #8
 8001c10:	623b      	str	r3, [r7, #32]
          break;
 8001c12:	e01f      	b.n	8001c54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	68db      	ldr	r3, [r3, #12]
 8001c18:	330c      	adds	r3, #12
 8001c1a:	623b      	str	r3, [r7, #32]
          break;
 8001c1c:	e01a      	b.n	8001c54 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d102      	bne.n	8001c2c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c26:	2304      	movs	r3, #4
 8001c28:	623b      	str	r3, [r7, #32]
          break;
 8001c2a:	e013      	b.n	8001c54 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	d105      	bne.n	8001c40 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c34:	2308      	movs	r3, #8
 8001c36:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	69fa      	ldr	r2, [r7, #28]
 8001c3c:	611a      	str	r2, [r3, #16]
          break;
 8001c3e:	e009      	b.n	8001c54 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c40:	2308      	movs	r3, #8
 8001c42:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	69fa      	ldr	r2, [r7, #28]
 8001c48:	615a      	str	r2, [r3, #20]
          break;
 8001c4a:	e003      	b.n	8001c54 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	623b      	str	r3, [r7, #32]
          break;
 8001c50:	e000      	b.n	8001c54 <HAL_GPIO_Init+0x130>
          break;
 8001c52:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c54:	69bb      	ldr	r3, [r7, #24]
 8001c56:	2bff      	cmp	r3, #255	; 0xff
 8001c58:	d801      	bhi.n	8001c5e <HAL_GPIO_Init+0x13a>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	e001      	b.n	8001c62 <HAL_GPIO_Init+0x13e>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	3304      	adds	r3, #4
 8001c62:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c64:	69bb      	ldr	r3, [r7, #24]
 8001c66:	2bff      	cmp	r3, #255	; 0xff
 8001c68:	d802      	bhi.n	8001c70 <HAL_GPIO_Init+0x14c>
 8001c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c6c:	009b      	lsls	r3, r3, #2
 8001c6e:	e002      	b.n	8001c76 <HAL_GPIO_Init+0x152>
 8001c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c72:	3b08      	subs	r3, #8
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	210f      	movs	r1, #15
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	fa01 f303 	lsl.w	r3, r1, r3
 8001c84:	43db      	mvns	r3, r3
 8001c86:	401a      	ands	r2, r3
 8001c88:	6a39      	ldr	r1, [r7, #32]
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c90:	431a      	orrs	r2, r3
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	f000 80b1 	beq.w	8001e06 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ca4:	4b4d      	ldr	r3, [pc, #308]	; (8001ddc <HAL_GPIO_Init+0x2b8>)
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	4a4c      	ldr	r2, [pc, #304]	; (8001ddc <HAL_GPIO_Init+0x2b8>)
 8001caa:	f043 0301 	orr.w	r3, r3, #1
 8001cae:	6193      	str	r3, [r2, #24]
 8001cb0:	4b4a      	ldr	r3, [pc, #296]	; (8001ddc <HAL_GPIO_Init+0x2b8>)
 8001cb2:	699b      	ldr	r3, [r3, #24]
 8001cb4:	f003 0301 	and.w	r3, r3, #1
 8001cb8:	60bb      	str	r3, [r7, #8]
 8001cba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001cbc:	4a48      	ldr	r2, [pc, #288]	; (8001de0 <HAL_GPIO_Init+0x2bc>)
 8001cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc0:	089b      	lsrs	r3, r3, #2
 8001cc2:	3302      	adds	r3, #2
 8001cc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cc8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ccc:	f003 0303 	and.w	r3, r3, #3
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	220f      	movs	r2, #15
 8001cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd8:	43db      	mvns	r3, r3
 8001cda:	68fa      	ldr	r2, [r7, #12]
 8001cdc:	4013      	ands	r3, r2
 8001cde:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	4a40      	ldr	r2, [pc, #256]	; (8001de4 <HAL_GPIO_Init+0x2c0>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d013      	beq.n	8001d10 <HAL_GPIO_Init+0x1ec>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	4a3f      	ldr	r2, [pc, #252]	; (8001de8 <HAL_GPIO_Init+0x2c4>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d00d      	beq.n	8001d0c <HAL_GPIO_Init+0x1e8>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	4a3e      	ldr	r2, [pc, #248]	; (8001dec <HAL_GPIO_Init+0x2c8>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d007      	beq.n	8001d08 <HAL_GPIO_Init+0x1e4>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	4a3d      	ldr	r2, [pc, #244]	; (8001df0 <HAL_GPIO_Init+0x2cc>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d101      	bne.n	8001d04 <HAL_GPIO_Init+0x1e0>
 8001d00:	2303      	movs	r3, #3
 8001d02:	e006      	b.n	8001d12 <HAL_GPIO_Init+0x1ee>
 8001d04:	2304      	movs	r3, #4
 8001d06:	e004      	b.n	8001d12 <HAL_GPIO_Init+0x1ee>
 8001d08:	2302      	movs	r3, #2
 8001d0a:	e002      	b.n	8001d12 <HAL_GPIO_Init+0x1ee>
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e000      	b.n	8001d12 <HAL_GPIO_Init+0x1ee>
 8001d10:	2300      	movs	r3, #0
 8001d12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d14:	f002 0203 	and.w	r2, r2, #3
 8001d18:	0092      	lsls	r2, r2, #2
 8001d1a:	4093      	lsls	r3, r2
 8001d1c:	68fa      	ldr	r2, [r7, #12]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d22:	492f      	ldr	r1, [pc, #188]	; (8001de0 <HAL_GPIO_Init+0x2bc>)
 8001d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d26:	089b      	lsrs	r3, r3, #2
 8001d28:	3302      	adds	r3, #2
 8001d2a:	68fa      	ldr	r2, [r7, #12]
 8001d2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d006      	beq.n	8001d4a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d3c:	4b2d      	ldr	r3, [pc, #180]	; (8001df4 <HAL_GPIO_Init+0x2d0>)
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	492c      	ldr	r1, [pc, #176]	; (8001df4 <HAL_GPIO_Init+0x2d0>)
 8001d42:	69bb      	ldr	r3, [r7, #24]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	600b      	str	r3, [r1, #0]
 8001d48:	e006      	b.n	8001d58 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d4a:	4b2a      	ldr	r3, [pc, #168]	; (8001df4 <HAL_GPIO_Init+0x2d0>)
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	69bb      	ldr	r3, [r7, #24]
 8001d50:	43db      	mvns	r3, r3
 8001d52:	4928      	ldr	r1, [pc, #160]	; (8001df4 <HAL_GPIO_Init+0x2d0>)
 8001d54:	4013      	ands	r3, r2
 8001d56:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d006      	beq.n	8001d72 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d64:	4b23      	ldr	r3, [pc, #140]	; (8001df4 <HAL_GPIO_Init+0x2d0>)
 8001d66:	685a      	ldr	r2, [r3, #4]
 8001d68:	4922      	ldr	r1, [pc, #136]	; (8001df4 <HAL_GPIO_Init+0x2d0>)
 8001d6a:	69bb      	ldr	r3, [r7, #24]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	604b      	str	r3, [r1, #4]
 8001d70:	e006      	b.n	8001d80 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d72:	4b20      	ldr	r3, [pc, #128]	; (8001df4 <HAL_GPIO_Init+0x2d0>)
 8001d74:	685a      	ldr	r2, [r3, #4]
 8001d76:	69bb      	ldr	r3, [r7, #24]
 8001d78:	43db      	mvns	r3, r3
 8001d7a:	491e      	ldr	r1, [pc, #120]	; (8001df4 <HAL_GPIO_Init+0x2d0>)
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d006      	beq.n	8001d9a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d8c:	4b19      	ldr	r3, [pc, #100]	; (8001df4 <HAL_GPIO_Init+0x2d0>)
 8001d8e:	689a      	ldr	r2, [r3, #8]
 8001d90:	4918      	ldr	r1, [pc, #96]	; (8001df4 <HAL_GPIO_Init+0x2d0>)
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	608b      	str	r3, [r1, #8]
 8001d98:	e006      	b.n	8001da8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d9a:	4b16      	ldr	r3, [pc, #88]	; (8001df4 <HAL_GPIO_Init+0x2d0>)
 8001d9c:	689a      	ldr	r2, [r3, #8]
 8001d9e:	69bb      	ldr	r3, [r7, #24]
 8001da0:	43db      	mvns	r3, r3
 8001da2:	4914      	ldr	r1, [pc, #80]	; (8001df4 <HAL_GPIO_Init+0x2d0>)
 8001da4:	4013      	ands	r3, r2
 8001da6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d021      	beq.n	8001df8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001db4:	4b0f      	ldr	r3, [pc, #60]	; (8001df4 <HAL_GPIO_Init+0x2d0>)
 8001db6:	68da      	ldr	r2, [r3, #12]
 8001db8:	490e      	ldr	r1, [pc, #56]	; (8001df4 <HAL_GPIO_Init+0x2d0>)
 8001dba:	69bb      	ldr	r3, [r7, #24]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	60cb      	str	r3, [r1, #12]
 8001dc0:	e021      	b.n	8001e06 <HAL_GPIO_Init+0x2e2>
 8001dc2:	bf00      	nop
 8001dc4:	10320000 	.word	0x10320000
 8001dc8:	10310000 	.word	0x10310000
 8001dcc:	10220000 	.word	0x10220000
 8001dd0:	10210000 	.word	0x10210000
 8001dd4:	10120000 	.word	0x10120000
 8001dd8:	10110000 	.word	0x10110000
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	40010000 	.word	0x40010000
 8001de4:	40010800 	.word	0x40010800
 8001de8:	40010c00 	.word	0x40010c00
 8001dec:	40011000 	.word	0x40011000
 8001df0:	40011400 	.word	0x40011400
 8001df4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001df8:	4b0b      	ldr	r3, [pc, #44]	; (8001e28 <HAL_GPIO_Init+0x304>)
 8001dfa:	68da      	ldr	r2, [r3, #12]
 8001dfc:	69bb      	ldr	r3, [r7, #24]
 8001dfe:	43db      	mvns	r3, r3
 8001e00:	4909      	ldr	r1, [pc, #36]	; (8001e28 <HAL_GPIO_Init+0x304>)
 8001e02:	4013      	ands	r3, r2
 8001e04:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e08:	3301      	adds	r3, #1
 8001e0a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e12:	fa22 f303 	lsr.w	r3, r2, r3
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	f47f ae8e 	bne.w	8001b38 <HAL_GPIO_Init+0x14>
  }
}
 8001e1c:	bf00      	nop
 8001e1e:	bf00      	nop
 8001e20:	372c      	adds	r7, #44	; 0x2c
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bc80      	pop	{r7}
 8001e26:	4770      	bx	lr
 8001e28:	40010400 	.word	0x40010400

08001e2c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b085      	sub	sp, #20
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	460b      	mov	r3, r1
 8001e36:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	689a      	ldr	r2, [r3, #8]
 8001e3c:	887b      	ldrh	r3, [r7, #2]
 8001e3e:	4013      	ands	r3, r2
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d002      	beq.n	8001e4a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e44:	2301      	movs	r3, #1
 8001e46:	73fb      	strb	r3, [r7, #15]
 8001e48:	e001      	b.n	8001e4e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3714      	adds	r7, #20
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bc80      	pop	{r7}
 8001e58:	4770      	bx	lr

08001e5a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e5a:	b480      	push	{r7}
 8001e5c:	b083      	sub	sp, #12
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	6078      	str	r0, [r7, #4]
 8001e62:	460b      	mov	r3, r1
 8001e64:	807b      	strh	r3, [r7, #2]
 8001e66:	4613      	mov	r3, r2
 8001e68:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e6a:	787b      	ldrb	r3, [r7, #1]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d003      	beq.n	8001e78 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e70:	887a      	ldrh	r2, [r7, #2]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e76:	e003      	b.n	8001e80 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e78:	887b      	ldrh	r3, [r7, #2]
 8001e7a:	041a      	lsls	r2, r3, #16
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	611a      	str	r2, [r3, #16]
}
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bc80      	pop	{r7}
 8001e88:	4770      	bx	lr

08001e8a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	b085      	sub	sp, #20
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	6078      	str	r0, [r7, #4]
 8001e92:	460b      	mov	r3, r1
 8001e94:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	68db      	ldr	r3, [r3, #12]
 8001e9a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e9c:	887a      	ldrh	r2, [r7, #2]
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	041a      	lsls	r2, r3, #16
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	43d9      	mvns	r1, r3
 8001ea8:	887b      	ldrh	r3, [r7, #2]
 8001eaa:	400b      	ands	r3, r1
 8001eac:	431a      	orrs	r2, r3
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	611a      	str	r2, [r3, #16]
}
 8001eb2:	bf00      	nop
 8001eb4:	3714      	adds	r7, #20
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bc80      	pop	{r7}
 8001eba:	4770      	bx	lr

08001ebc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001ebc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ebe:	b08b      	sub	sp, #44	; 0x2c
 8001ec0:	af06      	add	r7, sp, #24
 8001ec2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d101      	bne.n	8001ece <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e0fd      	b.n	80020ca <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d106      	bne.n	8001ee8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001ee2:	6878      	ldr	r0, [r7, #4]
 8001ee4:	f007 ff1a 	bl	8009d1c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2203      	movs	r2, #3
 8001eec:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f003 ff49 	bl	8005d8c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	603b      	str	r3, [r7, #0]
 8001f00:	687e      	ldr	r6, [r7, #4]
 8001f02:	466d      	mov	r5, sp
 8001f04:	f106 0410 	add.w	r4, r6, #16
 8001f08:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f0a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f0c:	6823      	ldr	r3, [r4, #0]
 8001f0e:	602b      	str	r3, [r5, #0]
 8001f10:	1d33      	adds	r3, r6, #4
 8001f12:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f14:	6838      	ldr	r0, [r7, #0]
 8001f16:	f003 ff13 	bl	8005d40 <USB_CoreInit>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d005      	beq.n	8001f2c <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2202      	movs	r2, #2
 8001f24:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e0ce      	b.n	80020ca <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2100      	movs	r1, #0
 8001f32:	4618      	mov	r0, r3
 8001f34:	f003 ff44 	bl	8005dc0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f38:	2300      	movs	r3, #0
 8001f3a:	73fb      	strb	r3, [r7, #15]
 8001f3c:	e04c      	b.n	8001fd8 <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001f3e:	7bfb      	ldrb	r3, [r7, #15]
 8001f40:	6879      	ldr	r1, [r7, #4]
 8001f42:	1c5a      	adds	r2, r3, #1
 8001f44:	4613      	mov	r3, r2
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	4413      	add	r3, r2
 8001f4a:	00db      	lsls	r3, r3, #3
 8001f4c:	440b      	add	r3, r1
 8001f4e:	3301      	adds	r3, #1
 8001f50:	2201      	movs	r2, #1
 8001f52:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001f54:	7bfb      	ldrb	r3, [r7, #15]
 8001f56:	6879      	ldr	r1, [r7, #4]
 8001f58:	1c5a      	adds	r2, r3, #1
 8001f5a:	4613      	mov	r3, r2
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	4413      	add	r3, r2
 8001f60:	00db      	lsls	r3, r3, #3
 8001f62:	440b      	add	r3, r1
 8001f64:	7bfa      	ldrb	r2, [r7, #15]
 8001f66:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001f68:	7bfa      	ldrb	r2, [r7, #15]
 8001f6a:	7bfb      	ldrb	r3, [r7, #15]
 8001f6c:	b298      	uxth	r0, r3
 8001f6e:	6879      	ldr	r1, [r7, #4]
 8001f70:	4613      	mov	r3, r2
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	4413      	add	r3, r2
 8001f76:	00db      	lsls	r3, r3, #3
 8001f78:	440b      	add	r3, r1
 8001f7a:	3336      	adds	r3, #54	; 0x36
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001f80:	7bfb      	ldrb	r3, [r7, #15]
 8001f82:	6879      	ldr	r1, [r7, #4]
 8001f84:	1c5a      	adds	r2, r3, #1
 8001f86:	4613      	mov	r3, r2
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	4413      	add	r3, r2
 8001f8c:	00db      	lsls	r3, r3, #3
 8001f8e:	440b      	add	r3, r1
 8001f90:	3303      	adds	r3, #3
 8001f92:	2200      	movs	r2, #0
 8001f94:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001f96:	7bfa      	ldrb	r2, [r7, #15]
 8001f98:	6879      	ldr	r1, [r7, #4]
 8001f9a:	4613      	mov	r3, r2
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	4413      	add	r3, r2
 8001fa0:	00db      	lsls	r3, r3, #3
 8001fa2:	440b      	add	r3, r1
 8001fa4:	3338      	adds	r3, #56	; 0x38
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001faa:	7bfa      	ldrb	r2, [r7, #15]
 8001fac:	6879      	ldr	r1, [r7, #4]
 8001fae:	4613      	mov	r3, r2
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	4413      	add	r3, r2
 8001fb4:	00db      	lsls	r3, r3, #3
 8001fb6:	440b      	add	r3, r1
 8001fb8:	333c      	adds	r3, #60	; 0x3c
 8001fba:	2200      	movs	r2, #0
 8001fbc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001fbe:	7bfa      	ldrb	r2, [r7, #15]
 8001fc0:	6879      	ldr	r1, [r7, #4]
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	4413      	add	r3, r2
 8001fc8:	00db      	lsls	r3, r3, #3
 8001fca:	440b      	add	r3, r1
 8001fcc:	3340      	adds	r3, #64	; 0x40
 8001fce:	2200      	movs	r2, #0
 8001fd0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001fd2:	7bfb      	ldrb	r3, [r7, #15]
 8001fd4:	3301      	adds	r3, #1
 8001fd6:	73fb      	strb	r3, [r7, #15]
 8001fd8:	7bfa      	ldrb	r2, [r7, #15]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d3ad      	bcc.n	8001f3e <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	73fb      	strb	r3, [r7, #15]
 8001fe6:	e044      	b.n	8002072 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001fe8:	7bfa      	ldrb	r2, [r7, #15]
 8001fea:	6879      	ldr	r1, [r7, #4]
 8001fec:	4613      	mov	r3, r2
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	4413      	add	r3, r2
 8001ff2:	00db      	lsls	r3, r3, #3
 8001ff4:	440b      	add	r3, r1
 8001ff6:	f203 1369 	addw	r3, r3, #361	; 0x169
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001ffe:	7bfa      	ldrb	r2, [r7, #15]
 8002000:	6879      	ldr	r1, [r7, #4]
 8002002:	4613      	mov	r3, r2
 8002004:	009b      	lsls	r3, r3, #2
 8002006:	4413      	add	r3, r2
 8002008:	00db      	lsls	r3, r3, #3
 800200a:	440b      	add	r3, r1
 800200c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002010:	7bfa      	ldrb	r2, [r7, #15]
 8002012:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002014:	7bfa      	ldrb	r2, [r7, #15]
 8002016:	6879      	ldr	r1, [r7, #4]
 8002018:	4613      	mov	r3, r2
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	4413      	add	r3, r2
 800201e:	00db      	lsls	r3, r3, #3
 8002020:	440b      	add	r3, r1
 8002022:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8002026:	2200      	movs	r2, #0
 8002028:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800202a:	7bfa      	ldrb	r2, [r7, #15]
 800202c:	6879      	ldr	r1, [r7, #4]
 800202e:	4613      	mov	r3, r2
 8002030:	009b      	lsls	r3, r3, #2
 8002032:	4413      	add	r3, r2
 8002034:	00db      	lsls	r3, r3, #3
 8002036:	440b      	add	r3, r1
 8002038:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002040:	7bfa      	ldrb	r2, [r7, #15]
 8002042:	6879      	ldr	r1, [r7, #4]
 8002044:	4613      	mov	r3, r2
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	4413      	add	r3, r2
 800204a:	00db      	lsls	r3, r3, #3
 800204c:	440b      	add	r3, r1
 800204e:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8002052:	2200      	movs	r2, #0
 8002054:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002056:	7bfa      	ldrb	r2, [r7, #15]
 8002058:	6879      	ldr	r1, [r7, #4]
 800205a:	4613      	mov	r3, r2
 800205c:	009b      	lsls	r3, r3, #2
 800205e:	4413      	add	r3, r2
 8002060:	00db      	lsls	r3, r3, #3
 8002062:	440b      	add	r3, r1
 8002064:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8002068:	2200      	movs	r2, #0
 800206a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800206c:	7bfb      	ldrb	r3, [r7, #15]
 800206e:	3301      	adds	r3, #1
 8002070:	73fb      	strb	r3, [r7, #15]
 8002072:	7bfa      	ldrb	r2, [r7, #15]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	429a      	cmp	r2, r3
 800207a:	d3b5      	bcc.n	8001fe8 <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	603b      	str	r3, [r7, #0]
 8002082:	687e      	ldr	r6, [r7, #4]
 8002084:	466d      	mov	r5, sp
 8002086:	f106 0410 	add.w	r4, r6, #16
 800208a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800208c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800208e:	6823      	ldr	r3, [r4, #0]
 8002090:	602b      	str	r3, [r5, #0]
 8002092:	1d33      	adds	r3, r6, #4
 8002094:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002096:	6838      	ldr	r0, [r7, #0]
 8002098:	f003 fe9e 	bl	8005dd8 <USB_DevInit>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d005      	beq.n	80020ae <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2202      	movs	r2, #2
 80020a6:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e00d      	b.n	80020ca <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2200      	movs	r2, #0
 80020b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2201      	movs	r2, #1
 80020ba:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4618      	mov	r0, r3
 80020c4:	f006 f80f 	bl	80080e6 <USB_DevDisconnect>

  return HAL_OK;
 80020c8:	2300      	movs	r3, #0
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3714      	adds	r7, #20
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080020d2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80020d2:	b580      	push	{r7, lr}
 80020d4:	b082      	sub	sp, #8
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d101      	bne.n	80020e8 <HAL_PCD_Start+0x16>
 80020e4:	2302      	movs	r3, #2
 80020e6:	e016      	b.n	8002116 <HAL_PCD_Start+0x44>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2201      	movs	r2, #1
 80020ec:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4618      	mov	r0, r3
 80020f6:	f003 fe33 	bl	8005d60 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80020fa:	2101      	movs	r1, #1
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	f008 f880 	bl	800a202 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4618      	mov	r0, r3
 8002108:	f005 ffe3 	bl	80080d2 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2200      	movs	r2, #0
 8002110:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002114:	2300      	movs	r3, #0
}
 8002116:	4618      	mov	r0, r3
 8002118:	3708      	adds	r7, #8
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}

0800211e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800211e:	b580      	push	{r7, lr}
 8002120:	b088      	sub	sp, #32
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4618      	mov	r0, r3
 800212c:	f005 ffe5 	bl	80080fa <USB_ReadInterrupts>
 8002130:	4603      	mov	r3, r0
 8002132:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002136:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800213a:	d102      	bne.n	8002142 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	f000 fb61 	bl	8002804 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4618      	mov	r0, r3
 8002148:	f005 ffd7 	bl	80080fa <USB_ReadInterrupts>
 800214c:	4603      	mov	r3, r0
 800214e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002152:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002156:	d112      	bne.n	800217e <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002160:	b29a      	uxth	r2, r3
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800216a:	b292      	uxth	r2, r2
 800216c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f007 fe4e 	bl	8009e12 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002176:	2100      	movs	r1, #0
 8002178:	6878      	ldr	r0, [r7, #4]
 800217a:	f000 f925 	bl	80023c8 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4618      	mov	r0, r3
 8002184:	f005 ffb9 	bl	80080fa <USB_ReadInterrupts>
 8002188:	4603      	mov	r3, r0
 800218a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800218e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002192:	d10b      	bne.n	80021ac <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800219c:	b29a      	uxth	r2, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80021a6:	b292      	uxth	r2, r2
 80021a8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4618      	mov	r0, r3
 80021b2:	f005 ffa2 	bl	80080fa <USB_ReadInterrupts>
 80021b6:	4603      	mov	r3, r0
 80021b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80021bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021c0:	d10b      	bne.n	80021da <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80021ca:	b29a      	uxth	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80021d4:	b292      	uxth	r2, r2
 80021d6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4618      	mov	r0, r3
 80021e0:	f005 ff8b 	bl	80080fa <USB_ReadInterrupts>
 80021e4:	4603      	mov	r3, r0
 80021e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021ee:	d126      	bne.n	800223e <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80021f8:	b29a      	uxth	r2, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f022 0204 	bic.w	r2, r2, #4
 8002202:	b292      	uxth	r2, r2
 8002204:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002210:	b29a      	uxth	r2, r3
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f022 0208 	bic.w	r2, r2, #8
 800221a:	b292      	uxth	r2, r2
 800221c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	f007 fe2f 	bl	8009e84 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800222e:	b29a      	uxth	r2, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002238:	b292      	uxth	r2, r2
 800223a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4618      	mov	r0, r3
 8002244:	f005 ff59 	bl	80080fa <USB_ReadInterrupts>
 8002248:	4603      	mov	r3, r0
 800224a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800224e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002252:	f040 8084 	bne.w	800235e <HAL_PCD_IRQHandler+0x240>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8002256:	2300      	movs	r3, #0
 8002258:	77fb      	strb	r3, [r7, #31]
 800225a:	e011      	b.n	8002280 <HAL_PCD_IRQHandler+0x162>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	461a      	mov	r2, r3
 8002262:	7ffb      	ldrb	r3, [r7, #31]
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	441a      	add	r2, r3
 8002268:	7ffb      	ldrb	r3, [r7, #31]
 800226a:	8812      	ldrh	r2, [r2, #0]
 800226c:	b292      	uxth	r2, r2
 800226e:	005b      	lsls	r3, r3, #1
 8002270:	f107 0120 	add.w	r1, r7, #32
 8002274:	440b      	add	r3, r1
 8002276:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 800227a:	7ffb      	ldrb	r3, [r7, #31]
 800227c:	3301      	adds	r3, #1
 800227e:	77fb      	strb	r3, [r7, #31]
 8002280:	7ffb      	ldrb	r3, [r7, #31]
 8002282:	2b07      	cmp	r3, #7
 8002284:	d9ea      	bls.n	800225c <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800228e:	b29a      	uxth	r2, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f042 0201 	orr.w	r2, r2, #1
 8002298:	b292      	uxth	r2, r2
 800229a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80022a6:	b29a      	uxth	r2, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f022 0201 	bic.w	r2, r2, #1
 80022b0:	b292      	uxth	r2, r2
 80022b2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 80022b6:	bf00      	nop
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d0f6      	beq.n	80022b8 <HAL_PCD_IRQHandler+0x19a>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80022d2:	b29a      	uxth	r2, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022dc:	b292      	uxth	r2, r2
 80022de:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 80022e2:	2300      	movs	r3, #0
 80022e4:	77fb      	strb	r3, [r7, #31]
 80022e6:	e010      	b.n	800230a <HAL_PCD_IRQHandler+0x1ec>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 80022e8:	7ffb      	ldrb	r3, [r7, #31]
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	6812      	ldr	r2, [r2, #0]
 80022ee:	4611      	mov	r1, r2
 80022f0:	7ffa      	ldrb	r2, [r7, #31]
 80022f2:	0092      	lsls	r2, r2, #2
 80022f4:	440a      	add	r2, r1
 80022f6:	005b      	lsls	r3, r3, #1
 80022f8:	f107 0120 	add.w	r1, r7, #32
 80022fc:	440b      	add	r3, r1
 80022fe:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8002302:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8002304:	7ffb      	ldrb	r3, [r7, #31]
 8002306:	3301      	adds	r3, #1
 8002308:	77fb      	strb	r3, [r7, #31]
 800230a:	7ffb      	ldrb	r3, [r7, #31]
 800230c:	2b07      	cmp	r3, #7
 800230e:	d9eb      	bls.n	80022e8 <HAL_PCD_IRQHandler+0x1ca>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002318:	b29a      	uxth	r2, r3
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f042 0208 	orr.w	r2, r2, #8
 8002322:	b292      	uxth	r2, r2
 8002324:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002330:	b29a      	uxth	r2, r3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800233a:	b292      	uxth	r2, r2
 800233c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002348:	b29a      	uxth	r2, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f042 0204 	orr.w	r2, r2, #4
 8002352:	b292      	uxth	r2, r2
 8002354:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	f007 fd79 	bl	8009e50 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4618      	mov	r0, r3
 8002364:	f005 fec9 	bl	80080fa <USB_ReadInterrupts>
 8002368:	4603      	mov	r3, r0
 800236a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800236e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002372:	d10e      	bne.n	8002392 <HAL_PCD_IRQHandler+0x274>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800237c:	b29a      	uxth	r2, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002386:	b292      	uxth	r2, r2
 8002388:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800238c:	6878      	ldr	r0, [r7, #4]
 800238e:	f007 fd32 	bl	8009df6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4618      	mov	r0, r3
 8002398:	f005 feaf 	bl	80080fa <USB_ReadInterrupts>
 800239c:	4603      	mov	r3, r0
 800239e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023a6:	d10b      	bne.n	80023c0 <HAL_PCD_IRQHandler+0x2a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80023b0:	b29a      	uxth	r2, r3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80023ba:	b292      	uxth	r2, r2
 80023bc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 80023c0:	bf00      	nop
 80023c2:	3720      	adds	r7, #32
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}

080023c8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	460b      	mov	r3, r1
 80023d2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d101      	bne.n	80023e2 <HAL_PCD_SetAddress+0x1a>
 80023de:	2302      	movs	r3, #2
 80023e0:	e013      	b.n	800240a <HAL_PCD_SetAddress+0x42>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2201      	movs	r2, #1
 80023e6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	78fa      	ldrb	r2, [r7, #3]
 80023ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	78fa      	ldrb	r2, [r7, #3]
 80023f8:	4611      	mov	r1, r2
 80023fa:	4618      	mov	r0, r3
 80023fc:	f005 fe56 	bl	80080ac <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002408:	2300      	movs	r3, #0
}
 800240a:	4618      	mov	r0, r3
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}

08002412 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002412:	b580      	push	{r7, lr}
 8002414:	b084      	sub	sp, #16
 8002416:	af00      	add	r7, sp, #0
 8002418:	6078      	str	r0, [r7, #4]
 800241a:	4608      	mov	r0, r1
 800241c:	4611      	mov	r1, r2
 800241e:	461a      	mov	r2, r3
 8002420:	4603      	mov	r3, r0
 8002422:	70fb      	strb	r3, [r7, #3]
 8002424:	460b      	mov	r3, r1
 8002426:	803b      	strh	r3, [r7, #0]
 8002428:	4613      	mov	r3, r2
 800242a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800242c:	2300      	movs	r3, #0
 800242e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002430:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002434:	2b00      	cmp	r3, #0
 8002436:	da0e      	bge.n	8002456 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002438:	78fb      	ldrb	r3, [r7, #3]
 800243a:	f003 0307 	and.w	r3, r3, #7
 800243e:	1c5a      	adds	r2, r3, #1
 8002440:	4613      	mov	r3, r2
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	4413      	add	r3, r2
 8002446:	00db      	lsls	r3, r3, #3
 8002448:	687a      	ldr	r2, [r7, #4]
 800244a:	4413      	add	r3, r2
 800244c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2201      	movs	r2, #1
 8002452:	705a      	strb	r2, [r3, #1]
 8002454:	e00e      	b.n	8002474 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002456:	78fb      	ldrb	r3, [r7, #3]
 8002458:	f003 0207 	and.w	r2, r3, #7
 800245c:	4613      	mov	r3, r2
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	4413      	add	r3, r2
 8002462:	00db      	lsls	r3, r3, #3
 8002464:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002468:	687a      	ldr	r2, [r7, #4]
 800246a:	4413      	add	r3, r2
 800246c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	2200      	movs	r2, #0
 8002472:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002474:	78fb      	ldrb	r3, [r7, #3]
 8002476:	f003 0307 	and.w	r3, r3, #7
 800247a:	b2da      	uxtb	r2, r3
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002480:	883a      	ldrh	r2, [r7, #0]
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	78ba      	ldrb	r2, [r7, #2]
 800248a:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	785b      	ldrb	r3, [r3, #1]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d004      	beq.n	800249e <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	b29a      	uxth	r2, r3
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800249e:	78bb      	ldrb	r3, [r7, #2]
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d102      	bne.n	80024aa <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2200      	movs	r2, #0
 80024a8:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d101      	bne.n	80024b8 <HAL_PCD_EP_Open+0xa6>
 80024b4:	2302      	movs	r3, #2
 80024b6:	e00e      	b.n	80024d6 <HAL_PCD_EP_Open+0xc4>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2201      	movs	r2, #1
 80024bc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	68f9      	ldr	r1, [r7, #12]
 80024c6:	4618      	mov	r0, r3
 80024c8:	f003 fca6 	bl	8005e18 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2200      	movs	r2, #0
 80024d0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 80024d4:	7afb      	ldrb	r3, [r7, #11]
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3710      	adds	r7, #16
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}

080024de <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80024de:	b580      	push	{r7, lr}
 80024e0:	b084      	sub	sp, #16
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
 80024e6:	460b      	mov	r3, r1
 80024e8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80024ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	da0e      	bge.n	8002510 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80024f2:	78fb      	ldrb	r3, [r7, #3]
 80024f4:	f003 0307 	and.w	r3, r3, #7
 80024f8:	1c5a      	adds	r2, r3, #1
 80024fa:	4613      	mov	r3, r2
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	4413      	add	r3, r2
 8002500:	00db      	lsls	r3, r3, #3
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	4413      	add	r3, r2
 8002506:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2201      	movs	r2, #1
 800250c:	705a      	strb	r2, [r3, #1]
 800250e:	e00e      	b.n	800252e <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002510:	78fb      	ldrb	r3, [r7, #3]
 8002512:	f003 0207 	and.w	r2, r3, #7
 8002516:	4613      	mov	r3, r2
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	4413      	add	r3, r2
 800251c:	00db      	lsls	r3, r3, #3
 800251e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	4413      	add	r3, r2
 8002526:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	2200      	movs	r2, #0
 800252c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800252e:	78fb      	ldrb	r3, [r7, #3]
 8002530:	f003 0307 	and.w	r3, r3, #7
 8002534:	b2da      	uxtb	r2, r3
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002540:	2b01      	cmp	r3, #1
 8002542:	d101      	bne.n	8002548 <HAL_PCD_EP_Close+0x6a>
 8002544:	2302      	movs	r3, #2
 8002546:	e00e      	b.n	8002566 <HAL_PCD_EP_Close+0x88>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2201      	movs	r2, #1
 800254c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	68f9      	ldr	r1, [r7, #12]
 8002556:	4618      	mov	r0, r3
 8002558:	f003 ffc8 	bl	80064ec <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2200      	movs	r2, #0
 8002560:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800256e:	b580      	push	{r7, lr}
 8002570:	b086      	sub	sp, #24
 8002572:	af00      	add	r7, sp, #0
 8002574:	60f8      	str	r0, [r7, #12]
 8002576:	607a      	str	r2, [r7, #4]
 8002578:	603b      	str	r3, [r7, #0]
 800257a:	460b      	mov	r3, r1
 800257c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800257e:	7afb      	ldrb	r3, [r7, #11]
 8002580:	f003 0207 	and.w	r2, r3, #7
 8002584:	4613      	mov	r3, r2
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	4413      	add	r3, r2
 800258a:	00db      	lsls	r3, r3, #3
 800258c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002590:	68fa      	ldr	r2, [r7, #12]
 8002592:	4413      	add	r3, r2
 8002594:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	687a      	ldr	r2, [r7, #4]
 800259a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	683a      	ldr	r2, [r7, #0]
 80025a0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	2200      	movs	r2, #0
 80025a6:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	2200      	movs	r2, #0
 80025ac:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80025ae:	7afb      	ldrb	r3, [r7, #11]
 80025b0:	f003 0307 	and.w	r3, r3, #7
 80025b4:	b2da      	uxtb	r2, r3
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80025ba:	7afb      	ldrb	r3, [r7, #11]
 80025bc:	f003 0307 	and.w	r3, r3, #7
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d106      	bne.n	80025d2 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	6979      	ldr	r1, [r7, #20]
 80025ca:	4618      	mov	r0, r3
 80025cc:	f004 f97a 	bl	80068c4 <USB_EPStartXfer>
 80025d0:	e005      	b.n	80025de <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	6979      	ldr	r1, [r7, #20]
 80025d8:	4618      	mov	r0, r3
 80025da:	f004 f973 	bl	80068c4 <USB_EPStartXfer>
  }

  return HAL_OK;
 80025de:	2300      	movs	r3, #0
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3718      	adds	r7, #24
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	460b      	mov	r3, r1
 80025f2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80025f4:	78fb      	ldrb	r3, [r7, #3]
 80025f6:	f003 0207 	and.w	r2, r3, #7
 80025fa:	6879      	ldr	r1, [r7, #4]
 80025fc:	4613      	mov	r3, r2
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	4413      	add	r3, r2
 8002602:	00db      	lsls	r3, r3, #3
 8002604:	440b      	add	r3, r1
 8002606:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800260a:	681b      	ldr	r3, [r3, #0]
}
 800260c:	4618      	mov	r0, r3
 800260e:	370c      	adds	r7, #12
 8002610:	46bd      	mov	sp, r7
 8002612:	bc80      	pop	{r7}
 8002614:	4770      	bx	lr

08002616 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002616:	b580      	push	{r7, lr}
 8002618:	b086      	sub	sp, #24
 800261a:	af00      	add	r7, sp, #0
 800261c:	60f8      	str	r0, [r7, #12]
 800261e:	607a      	str	r2, [r7, #4]
 8002620:	603b      	str	r3, [r7, #0]
 8002622:	460b      	mov	r3, r1
 8002624:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002626:	7afb      	ldrb	r3, [r7, #11]
 8002628:	f003 0307 	and.w	r3, r3, #7
 800262c:	1c5a      	adds	r2, r3, #1
 800262e:	4613      	mov	r3, r2
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	4413      	add	r3, r2
 8002634:	00db      	lsls	r3, r3, #3
 8002636:	68fa      	ldr	r2, [r7, #12]
 8002638:	4413      	add	r3, r2
 800263a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	687a      	ldr	r2, [r7, #4]
 8002640:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	683a      	ldr	r2, [r7, #0]
 8002646:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	2201      	movs	r2, #1
 800264c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	683a      	ldr	r2, [r7, #0]
 8002654:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	2200      	movs	r2, #0
 800265a:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	2201      	movs	r2, #1
 8002660:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002662:	7afb      	ldrb	r3, [r7, #11]
 8002664:	f003 0307 	and.w	r3, r3, #7
 8002668:	b2da      	uxtb	r2, r3
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800266e:	7afb      	ldrb	r3, [r7, #11]
 8002670:	f003 0307 	and.w	r3, r3, #7
 8002674:	2b00      	cmp	r3, #0
 8002676:	d106      	bne.n	8002686 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	6979      	ldr	r1, [r7, #20]
 800267e:	4618      	mov	r0, r3
 8002680:	f004 f920 	bl	80068c4 <USB_EPStartXfer>
 8002684:	e005      	b.n	8002692 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	6979      	ldr	r1, [r7, #20]
 800268c:	4618      	mov	r0, r3
 800268e:	f004 f919 	bl	80068c4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002692:	2300      	movs	r3, #0
}
 8002694:	4618      	mov	r0, r3
 8002696:	3718      	adds	r7, #24
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}

0800269c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	460b      	mov	r3, r1
 80026a6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80026a8:	78fb      	ldrb	r3, [r7, #3]
 80026aa:	f003 0207 	and.w	r2, r3, #7
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d901      	bls.n	80026ba <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e04c      	b.n	8002754 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80026ba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	da0e      	bge.n	80026e0 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80026c2:	78fb      	ldrb	r3, [r7, #3]
 80026c4:	f003 0307 	and.w	r3, r3, #7
 80026c8:	1c5a      	adds	r2, r3, #1
 80026ca:	4613      	mov	r3, r2
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	4413      	add	r3, r2
 80026d0:	00db      	lsls	r3, r3, #3
 80026d2:	687a      	ldr	r2, [r7, #4]
 80026d4:	4413      	add	r3, r2
 80026d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2201      	movs	r2, #1
 80026dc:	705a      	strb	r2, [r3, #1]
 80026de:	e00c      	b.n	80026fa <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80026e0:	78fa      	ldrb	r2, [r7, #3]
 80026e2:	4613      	mov	r3, r2
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	4413      	add	r3, r2
 80026e8:	00db      	lsls	r3, r3, #3
 80026ea:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80026ee:	687a      	ldr	r2, [r7, #4]
 80026f0:	4413      	add	r3, r2
 80026f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2200      	movs	r2, #0
 80026f8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	2201      	movs	r2, #1
 80026fe:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002700:	78fb      	ldrb	r3, [r7, #3]
 8002702:	f003 0307 	and.w	r3, r3, #7
 8002706:	b2da      	uxtb	r2, r3
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002712:	2b01      	cmp	r3, #1
 8002714:	d101      	bne.n	800271a <HAL_PCD_EP_SetStall+0x7e>
 8002716:	2302      	movs	r3, #2
 8002718:	e01c      	b.n	8002754 <HAL_PCD_EP_SetStall+0xb8>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2201      	movs	r2, #1
 800271e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	68f9      	ldr	r1, [r7, #12]
 8002728:	4618      	mov	r0, r3
 800272a:	f005 fbc2 	bl	8007eb2 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800272e:	78fb      	ldrb	r3, [r7, #3]
 8002730:	f003 0307 	and.w	r3, r3, #7
 8002734:	2b00      	cmp	r3, #0
 8002736:	d108      	bne.n	800274a <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8002742:	4619      	mov	r1, r3
 8002744:	4610      	mov	r0, r2
 8002746:	f005 fce7 	bl	8008118 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2200      	movs	r2, #0
 800274e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002752:	2300      	movs	r3, #0
}
 8002754:	4618      	mov	r0, r3
 8002756:	3710      	adds	r7, #16
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}

0800275c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	460b      	mov	r3, r1
 8002766:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002768:	78fb      	ldrb	r3, [r7, #3]
 800276a:	f003 020f 	and.w	r2, r3, #15
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	429a      	cmp	r2, r3
 8002774:	d901      	bls.n	800277a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e040      	b.n	80027fc <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800277a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800277e:	2b00      	cmp	r3, #0
 8002780:	da0e      	bge.n	80027a0 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002782:	78fb      	ldrb	r3, [r7, #3]
 8002784:	f003 0307 	and.w	r3, r3, #7
 8002788:	1c5a      	adds	r2, r3, #1
 800278a:	4613      	mov	r3, r2
 800278c:	009b      	lsls	r3, r3, #2
 800278e:	4413      	add	r3, r2
 8002790:	00db      	lsls	r3, r3, #3
 8002792:	687a      	ldr	r2, [r7, #4]
 8002794:	4413      	add	r3, r2
 8002796:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2201      	movs	r2, #1
 800279c:	705a      	strb	r2, [r3, #1]
 800279e:	e00e      	b.n	80027be <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80027a0:	78fb      	ldrb	r3, [r7, #3]
 80027a2:	f003 0207 	and.w	r2, r3, #7
 80027a6:	4613      	mov	r3, r2
 80027a8:	009b      	lsls	r3, r3, #2
 80027aa:	4413      	add	r3, r2
 80027ac:	00db      	lsls	r3, r3, #3
 80027ae:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	4413      	add	r3, r2
 80027b6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2200      	movs	r2, #0
 80027bc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2200      	movs	r2, #0
 80027c2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80027c4:	78fb      	ldrb	r3, [r7, #3]
 80027c6:	f003 0307 	and.w	r3, r3, #7
 80027ca:	b2da      	uxtb	r2, r3
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d101      	bne.n	80027de <HAL_PCD_EP_ClrStall+0x82>
 80027da:	2302      	movs	r3, #2
 80027dc:	e00e      	b.n	80027fc <HAL_PCD_EP_ClrStall+0xa0>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2201      	movs	r2, #1
 80027e2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	68f9      	ldr	r1, [r7, #12]
 80027ec:	4618      	mov	r0, r3
 80027ee:	f005 fbb0 	bl	8007f52 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80027fa:	2300      	movs	r3, #0
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3710      	adds	r7, #16
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}

08002804 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b08e      	sub	sp, #56	; 0x38
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800280c:	e2ec      	b.n	8002de8 <PCD_EP_ISR_Handler+0x5e4>
  {
    wIstr = hpcd->Instance->ISTR;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002816:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002818:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800281a:	b2db      	uxtb	r3, r3
 800281c:	f003 030f 	and.w	r3, r3, #15
 8002820:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8002824:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002828:	2b00      	cmp	r3, #0
 800282a:	f040 8161 	bne.w	8002af0 <PCD_EP_ISR_Handler+0x2ec>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800282e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002830:	f003 0310 	and.w	r3, r3, #16
 8002834:	2b00      	cmp	r3, #0
 8002836:	d152      	bne.n	80028de <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	881b      	ldrh	r3, [r3, #0]
 800283e:	b29b      	uxth	r3, r3
 8002840:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002844:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002848:	81fb      	strh	r3, [r7, #14]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	89fb      	ldrh	r3, [r7, #14]
 8002850:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002854:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002858:	b29b      	uxth	r3, r3
 800285a:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	3328      	adds	r3, #40	; 0x28
 8002860:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800286a:	b29b      	uxth	r3, r3
 800286c:	461a      	mov	r2, r3
 800286e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	00db      	lsls	r3, r3, #3
 8002874:	4413      	add	r3, r2
 8002876:	3302      	adds	r3, #2
 8002878:	005b      	lsls	r3, r3, #1
 800287a:	687a      	ldr	r2, [r7, #4]
 800287c:	6812      	ldr	r2, [r2, #0]
 800287e:	4413      	add	r3, r2
 8002880:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002884:	881b      	ldrh	r3, [r3, #0]
 8002886:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800288a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800288c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800288e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002890:	695a      	ldr	r2, [r3, #20]
 8002892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002894:	69db      	ldr	r3, [r3, #28]
 8002896:	441a      	add	r2, r3
 8002898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800289a:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800289c:	2100      	movs	r1, #0
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f007 fa8f 	bl	8009dc2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	f000 829b 	beq.w	8002de8 <PCD_EP_ISR_Handler+0x5e4>
 80028b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b4:	699b      	ldr	r3, [r3, #24]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	f040 8296 	bne.w	8002de8 <PCD_EP_ISR_Handler+0x5e4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80028c8:	b2da      	uxtb	r2, r3
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	b292      	uxth	r2, r2
 80028d0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80028dc:	e284      	b.n	8002de8 <PCD_EP_ISR_Handler+0x5e4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80028e4:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	881b      	ldrh	r3, [r3, #0]
 80028ec:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80028ee:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80028f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d034      	beq.n	8002962 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002900:	b29b      	uxth	r3, r3
 8002902:	461a      	mov	r2, r3
 8002904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	00db      	lsls	r3, r3, #3
 800290a:	4413      	add	r3, r2
 800290c:	3306      	adds	r3, #6
 800290e:	005b      	lsls	r3, r3, #1
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	6812      	ldr	r2, [r2, #0]
 8002914:	4413      	add	r3, r2
 8002916:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800291a:	881b      	ldrh	r3, [r3, #0]
 800291c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002922:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6818      	ldr	r0, [r3, #0]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 800292e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002930:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002934:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002936:	b29b      	uxth	r3, r3
 8002938:	f005 fc3e 	bl	80081b8 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	881b      	ldrh	r3, [r3, #0]
 8002942:	b29a      	uxth	r2, r3
 8002944:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002948:	4013      	ands	r3, r2
 800294a:	823b      	strh	r3, [r7, #16]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	8a3a      	ldrh	r2, [r7, #16]
 8002952:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002956:	b292      	uxth	r2, r2
 8002958:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f007 fa04 	bl	8009d68 <HAL_PCD_SetupStageCallback>
 8002960:	e242      	b.n	8002de8 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002962:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8002966:	2b00      	cmp	r3, #0
 8002968:	f280 823e 	bge.w	8002de8 <PCD_EP_ISR_Handler+0x5e4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	881b      	ldrh	r3, [r3, #0]
 8002972:	b29a      	uxth	r2, r3
 8002974:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002978:	4013      	ands	r3, r2
 800297a:	83bb      	strh	r3, [r7, #28]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	8bba      	ldrh	r2, [r7, #28]
 8002982:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002986:	b292      	uxth	r2, r2
 8002988:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002992:	b29b      	uxth	r3, r3
 8002994:	461a      	mov	r2, r3
 8002996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	00db      	lsls	r3, r3, #3
 800299c:	4413      	add	r3, r2
 800299e:	3306      	adds	r3, #6
 80029a0:	005b      	lsls	r3, r3, #1
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	6812      	ldr	r2, [r2, #0]
 80029a6:	4413      	add	r3, r2
 80029a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80029ac:	881b      	ldrh	r3, [r3, #0]
 80029ae:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80029b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b4:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80029b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b8:	69db      	ldr	r3, [r3, #28]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d019      	beq.n	80029f2 <PCD_EP_ISR_Handler+0x1ee>
 80029be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c0:	695b      	ldr	r3, [r3, #20]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d015      	beq.n	80029f2 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6818      	ldr	r0, [r3, #0]
 80029ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029cc:	6959      	ldr	r1, [r3, #20]
 80029ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d0:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80029d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d4:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80029d6:	b29b      	uxth	r3, r3
 80029d8:	f005 fbee 	bl	80081b8 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80029dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029de:	695a      	ldr	r2, [r3, #20]
 80029e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e2:	69db      	ldr	r3, [r3, #28]
 80029e4:	441a      	add	r2, r3
 80029e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e8:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80029ea:	2100      	movs	r1, #0
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f007 f9cd 	bl	8009d8c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	881b      	ldrh	r3, [r3, #0]
 80029f8:	b29b      	uxth	r3, r3
 80029fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	f040 81f2 	bne.w	8002de8 <PCD_EP_ISR_Handler+0x5e4>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	61bb      	str	r3, [r7, #24]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002a12:	b29b      	uxth	r3, r3
 8002a14:	461a      	mov	r2, r3
 8002a16:	69bb      	ldr	r3, [r7, #24]
 8002a18:	4413      	add	r3, r2
 8002a1a:	61bb      	str	r3, [r7, #24]
 8002a1c:	69bb      	ldr	r3, [r7, #24]
 8002a1e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002a22:	617b      	str	r3, [r7, #20]
 8002a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a26:	691b      	ldr	r3, [r3, #16]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d112      	bne.n	8002a52 <PCD_EP_ISR_Handler+0x24e>
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	881b      	ldrh	r3, [r3, #0]
 8002a30:	b29b      	uxth	r3, r3
 8002a32:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002a36:	b29a      	uxth	r2, r3
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	801a      	strh	r2, [r3, #0]
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	881b      	ldrh	r3, [r3, #0]
 8002a40:	b29b      	uxth	r3, r3
 8002a42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002a46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002a4a:	b29a      	uxth	r2, r3
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	801a      	strh	r2, [r3, #0]
 8002a50:	e02f      	b.n	8002ab2 <PCD_EP_ISR_Handler+0x2ae>
 8002a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	2b3e      	cmp	r3, #62	; 0x3e
 8002a58:	d813      	bhi.n	8002a82 <PCD_EP_ISR_Handler+0x27e>
 8002a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5c:	691b      	ldr	r3, [r3, #16]
 8002a5e:	085b      	lsrs	r3, r3, #1
 8002a60:	633b      	str	r3, [r7, #48]	; 0x30
 8002a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a64:	691b      	ldr	r3, [r3, #16]
 8002a66:	f003 0301 	and.w	r3, r3, #1
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d002      	beq.n	8002a74 <PCD_EP_ISR_Handler+0x270>
 8002a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a70:	3301      	adds	r3, #1
 8002a72:	633b      	str	r3, [r7, #48]	; 0x30
 8002a74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a76:	b29b      	uxth	r3, r3
 8002a78:	029b      	lsls	r3, r3, #10
 8002a7a:	b29a      	uxth	r2, r3
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	801a      	strh	r2, [r3, #0]
 8002a80:	e017      	b.n	8002ab2 <PCD_EP_ISR_Handler+0x2ae>
 8002a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a84:	691b      	ldr	r3, [r3, #16]
 8002a86:	095b      	lsrs	r3, r3, #5
 8002a88:	633b      	str	r3, [r7, #48]	; 0x30
 8002a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a8c:	691b      	ldr	r3, [r3, #16]
 8002a8e:	f003 031f 	and.w	r3, r3, #31
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d102      	bne.n	8002a9c <PCD_EP_ISR_Handler+0x298>
 8002a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a98:	3b01      	subs	r3, #1
 8002a9a:	633b      	str	r3, [r7, #48]	; 0x30
 8002a9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	029b      	lsls	r3, r3, #10
 8002aa2:	b29b      	uxth	r3, r3
 8002aa4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002aa8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002aac:	b29a      	uxth	r2, r3
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	881b      	ldrh	r3, [r3, #0]
 8002ab8:	b29b      	uxth	r3, r3
 8002aba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002abe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ac2:	827b      	strh	r3, [r7, #18]
 8002ac4:	8a7b      	ldrh	r3, [r7, #18]
 8002ac6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002aca:	827b      	strh	r3, [r7, #18]
 8002acc:	8a7b      	ldrh	r3, [r7, #18]
 8002ace:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002ad2:	827b      	strh	r3, [r7, #18]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	8a7b      	ldrh	r3, [r7, #18]
 8002ada:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002ade:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002ae2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ae6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002aea:	b29b      	uxth	r3, r3
 8002aec:	8013      	strh	r3, [r2, #0]
 8002aee:	e17b      	b.n	8002de8 <PCD_EP_ISR_Handler+0x5e4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	461a      	mov	r2, r3
 8002af6:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002afa:	009b      	lsls	r3, r3, #2
 8002afc:	4413      	add	r3, r2
 8002afe:	881b      	ldrh	r3, [r3, #0]
 8002b00:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002b02:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	f280 80ea 	bge.w	8002ce0 <PCD_EP_ISR_Handler+0x4dc>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	461a      	mov	r2, r3
 8002b12:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002b16:	009b      	lsls	r3, r3, #2
 8002b18:	4413      	add	r3, r2
 8002b1a:	881b      	ldrh	r3, [r3, #0]
 8002b1c:	b29a      	uxth	r2, r3
 8002b1e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002b22:	4013      	ands	r3, r2
 8002b24:	853b      	strh	r3, [r7, #40]	; 0x28
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	461a      	mov	r2, r3
 8002b2c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002b30:	009b      	lsls	r3, r3, #2
 8002b32:	4413      	add	r3, r2
 8002b34:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002b36:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002b3a:	b292      	uxth	r2, r2
 8002b3c:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002b3e:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8002b42:	4613      	mov	r3, r2
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	4413      	add	r3, r2
 8002b48:	00db      	lsls	r3, r3, #3
 8002b4a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002b4e:	687a      	ldr	r2, [r7, #4]
 8002b50:	4413      	add	r3, r2
 8002b52:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b56:	7b1b      	ldrb	r3, [r3, #12]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d122      	bne.n	8002ba2 <PCD_EP_ISR_Handler+0x39e>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002b64:	b29b      	uxth	r3, r3
 8002b66:	461a      	mov	r2, r3
 8002b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b6a:	781b      	ldrb	r3, [r3, #0]
 8002b6c:	00db      	lsls	r3, r3, #3
 8002b6e:	4413      	add	r3, r2
 8002b70:	3306      	adds	r3, #6
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	687a      	ldr	r2, [r7, #4]
 8002b76:	6812      	ldr	r2, [r2, #0]
 8002b78:	4413      	add	r3, r2
 8002b7a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002b7e:	881b      	ldrh	r3, [r3, #0]
 8002b80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b84:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8002b86:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	f000 8087 	beq.w	8002c9c <PCD_EP_ISR_Handler+0x498>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6818      	ldr	r0, [r3, #0]
 8002b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b94:	6959      	ldr	r1, [r3, #20]
 8002b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b98:	88da      	ldrh	r2, [r3, #6]
 8002b9a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002b9c:	f005 fb0c 	bl	80081b8 <USB_ReadPMA>
 8002ba0:	e07c      	b.n	8002c9c <PCD_EP_ISR_Handler+0x498>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba4:	78db      	ldrb	r3, [r3, #3]
 8002ba6:	2b02      	cmp	r3, #2
 8002ba8:	d108      	bne.n	8002bbc <PCD_EP_ISR_Handler+0x3b8>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8002baa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002bac:	461a      	mov	r2, r3
 8002bae:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	f000 f927 	bl	8002e04 <HAL_PCD_EP_DB_Receive>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	86fb      	strh	r3, [r7, #54]	; 0x36
 8002bba:	e06f      	b.n	8002c9c <PCD_EP_ISR_Handler+0x498>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc4:	781b      	ldrb	r3, [r3, #0]
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	4413      	add	r3, r2
 8002bca:	881b      	ldrh	r3, [r3, #0]
 8002bcc:	b29b      	uxth	r3, r3
 8002bce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002bd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bd6:	847b      	strh	r3, [r7, #34]	; 0x22
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	461a      	mov	r2, r3
 8002bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	441a      	add	r2, r3
 8002be6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002be8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002bec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002bf0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002bf4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002bf8:	b29b      	uxth	r3, r3
 8002bfa:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	461a      	mov	r2, r3
 8002c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	4413      	add	r3, r2
 8002c0a:	881b      	ldrh	r3, [r3, #0]
 8002c0c:	b29b      	uxth	r3, r3
 8002c0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d021      	beq.n	8002c5a <PCD_EP_ISR_Handler+0x456>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	461a      	mov	r2, r3
 8002c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c24:	781b      	ldrb	r3, [r3, #0]
 8002c26:	00db      	lsls	r3, r3, #3
 8002c28:	4413      	add	r3, r2
 8002c2a:	3302      	adds	r3, #2
 8002c2c:	005b      	lsls	r3, r3, #1
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	6812      	ldr	r2, [r2, #0]
 8002c32:	4413      	add	r3, r2
 8002c34:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002c38:	881b      	ldrh	r3, [r3, #0]
 8002c3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c3e:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8002c40:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d02a      	beq.n	8002c9c <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6818      	ldr	r0, [r3, #0]
 8002c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4c:	6959      	ldr	r1, [r3, #20]
 8002c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c50:	891a      	ldrh	r2, [r3, #8]
 8002c52:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002c54:	f005 fab0 	bl	80081b8 <USB_ReadPMA>
 8002c58:	e020      	b.n	8002c9c <PCD_EP_ISR_Handler+0x498>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002c62:	b29b      	uxth	r3, r3
 8002c64:	461a      	mov	r2, r3
 8002c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c68:	781b      	ldrb	r3, [r3, #0]
 8002c6a:	00db      	lsls	r3, r3, #3
 8002c6c:	4413      	add	r3, r2
 8002c6e:	3306      	adds	r3, #6
 8002c70:	005b      	lsls	r3, r3, #1
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	6812      	ldr	r2, [r2, #0]
 8002c76:	4413      	add	r3, r2
 8002c78:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002c7c:	881b      	ldrh	r3, [r3, #0]
 8002c7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c82:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8002c84:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d008      	beq.n	8002c9c <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6818      	ldr	r0, [r3, #0]
 8002c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c90:	6959      	ldr	r1, [r3, #20]
 8002c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c94:	895a      	ldrh	r2, [r3, #10]
 8002c96:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002c98:	f005 fa8e 	bl	80081b8 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9e:	69da      	ldr	r2, [r3, #28]
 8002ca0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002ca2:	441a      	add	r2, r3
 8002ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002caa:	695a      	ldr	r2, [r3, #20]
 8002cac:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002cae:	441a      	add	r2, r3
 8002cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb2:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb6:	699b      	ldr	r3, [r3, #24]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d004      	beq.n	8002cc6 <PCD_EP_ISR_Handler+0x4c2>
 8002cbc:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8002cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc0:	691b      	ldr	r3, [r3, #16]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d206      	bcs.n	8002cd4 <PCD_EP_ISR_Handler+0x4d0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc8:	781b      	ldrb	r3, [r3, #0]
 8002cca:	4619      	mov	r1, r3
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f007 f85d 	bl	8009d8c <HAL_PCD_DataOutStageCallback>
 8002cd2:	e005      	b.n	8002ce0 <PCD_EP_ISR_Handler+0x4dc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f003 fdf2 	bl	80068c4 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002ce0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002ce2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d07e      	beq.n	8002de8 <PCD_EP_ISR_Handler+0x5e4>
      {
        ep = &hpcd->IN_ep[epindex];
 8002cea:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002cee:	1c5a      	adds	r2, r3, #1
 8002cf0:	4613      	mov	r3, r2
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	4413      	add	r3, r2
 8002cf6:	00db      	lsls	r3, r3, #3
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	4413      	add	r3, r2
 8002cfc:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	461a      	mov	r2, r3
 8002d04:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	4413      	add	r3, r2
 8002d0c:	881b      	ldrh	r3, [r3, #0]
 8002d0e:	b29b      	uxth	r3, r3
 8002d10:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002d14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d18:	843b      	strh	r3, [r7, #32]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	461a      	mov	r2, r3
 8002d20:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	441a      	add	r2, r3
 8002d28:	8c3b      	ldrh	r3, [r7, #32]
 8002d2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d32:	b29b      	uxth	r3, r3
 8002d34:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk/isoc transaction Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8002d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d38:	78db      	ldrb	r3, [r3, #3]
 8002d3a:	2b03      	cmp	r3, #3
 8002d3c:	d00c      	beq.n	8002d58 <PCD_EP_ISR_Handler+0x554>
 8002d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d40:	78db      	ldrb	r3, [r3, #3]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d008      	beq.n	8002d58 <PCD_EP_ISR_Handler+0x554>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8002d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d48:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d146      	bne.n	8002ddc <PCD_EP_ISR_Handler+0x5d8>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8002d4e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002d50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d141      	bne.n	8002ddc <PCD_EP_ISR_Handler+0x5d8>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	461a      	mov	r2, r3
 8002d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	00db      	lsls	r3, r3, #3
 8002d6a:	4413      	add	r3, r2
 8002d6c:	3302      	adds	r3, #2
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	687a      	ldr	r2, [r7, #4]
 8002d72:	6812      	ldr	r2, [r2, #0]
 8002d74:	4413      	add	r3, r2
 8002d76:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002d7a:	881b      	ldrh	r3, [r3, #0]
 8002d7c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d80:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 8002d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d84:	699a      	ldr	r2, [r3, #24]
 8002d86:	8bfb      	ldrh	r3, [r7, #30]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d906      	bls.n	8002d9a <PCD_EP_ISR_Handler+0x596>
          {
            ep->xfer_len -= TxByteNbre;
 8002d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d8e:	699a      	ldr	r2, [r3, #24]
 8002d90:	8bfb      	ldrh	r3, [r7, #30]
 8002d92:	1ad2      	subs	r2, r2, r3
 8002d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d96:	619a      	str	r2, [r3, #24]
 8002d98:	e002      	b.n	8002da0 <PCD_EP_ISR_Handler+0x59c>
          }
          else
          {
            ep->xfer_len = 0U;
 8002d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8002da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002da2:	699b      	ldr	r3, [r3, #24]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d106      	bne.n	8002db6 <PCD_EP_ISR_Handler+0x5b2>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	4619      	mov	r1, r3
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f007 f807 	bl	8009dc2 <HAL_PCD_DataInStageCallback>
 8002db4:	e018      	b.n	8002de8 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8002db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db8:	695a      	ldr	r2, [r3, #20]
 8002dba:	8bfb      	ldrh	r3, [r7, #30]
 8002dbc:	441a      	add	r2, r3
 8002dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc0:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 8002dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc4:	69da      	ldr	r2, [r3, #28]
 8002dc6:	8bfb      	ldrh	r3, [r7, #30]
 8002dc8:	441a      	add	r2, r3
 8002dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dcc:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f003 fd75 	bl	80068c4 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8002dda:	e005      	b.n	8002de8 <PCD_EP_ISR_Handler+0x5e4>
          }
        }
        /* Double Buffer Iso/bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002ddc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002dde:	461a      	mov	r2, r3
 8002de0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f000 f91b 	bl	800301e <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002df0:	b29b      	uxth	r3, r3
 8002df2:	b21b      	sxth	r3, r3
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	f6ff ad0a 	blt.w	800280e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002dfa:	2300      	movs	r3, #0
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	3738      	adds	r7, #56	; 0x38
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}

08002e04 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b088      	sub	sp, #32
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	60f8      	str	r0, [r7, #12]
 8002e0c:	60b9      	str	r1, [r7, #8]
 8002e0e:	4613      	mov	r3, r2
 8002e10:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002e12:	88fb      	ldrh	r3, [r7, #6]
 8002e14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d07e      	beq.n	8002f1a <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	461a      	mov	r2, r3
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	00db      	lsls	r3, r3, #3
 8002e2e:	4413      	add	r3, r2
 8002e30:	3302      	adds	r3, #2
 8002e32:	005b      	lsls	r3, r3, #1
 8002e34:	68fa      	ldr	r2, [r7, #12]
 8002e36:	6812      	ldr	r2, [r2, #0]
 8002e38:	4413      	add	r3, r2
 8002e3a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002e3e:	881b      	ldrh	r3, [r3, #0]
 8002e40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002e44:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	699a      	ldr	r2, [r3, #24]
 8002e4a:	8b7b      	ldrh	r3, [r7, #26]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d306      	bcc.n	8002e5e <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	699a      	ldr	r2, [r3, #24]
 8002e54:	8b7b      	ldrh	r3, [r7, #26]
 8002e56:	1ad2      	subs	r2, r2, r3
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	619a      	str	r2, [r3, #24]
 8002e5c:	e002      	b.n	8002e64 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	2200      	movs	r2, #0
 8002e62:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	699b      	ldr	r3, [r3, #24]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d123      	bne.n	8002eb4 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	461a      	mov	r2, r3
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	781b      	ldrb	r3, [r3, #0]
 8002e76:	009b      	lsls	r3, r3, #2
 8002e78:	4413      	add	r3, r2
 8002e7a:	881b      	ldrh	r3, [r3, #0]
 8002e7c:	b29b      	uxth	r3, r3
 8002e7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002e82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e86:	833b      	strh	r3, [r7, #24]
 8002e88:	8b3b      	ldrh	r3, [r7, #24]
 8002e8a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002e8e:	833b      	strh	r3, [r7, #24]
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	461a      	mov	r2, r3
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	781b      	ldrb	r3, [r3, #0]
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	441a      	add	r2, r3
 8002e9e:	8b3b      	ldrh	r3, [r7, #24]
 8002ea0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002ea4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002ea8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002eac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002eb0:	b29b      	uxth	r3, r3
 8002eb2:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002eb4:	88fb      	ldrh	r3, [r7, #6]
 8002eb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d01f      	beq.n	8002efe <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	781b      	ldrb	r3, [r3, #0]
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	4413      	add	r3, r2
 8002ecc:	881b      	ldrh	r3, [r3, #0]
 8002ece:	b29b      	uxth	r3, r3
 8002ed0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002ed4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ed8:	82fb      	strh	r3, [r7, #22]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	461a      	mov	r2, r3
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	781b      	ldrb	r3, [r3, #0]
 8002ee4:	009b      	lsls	r3, r3, #2
 8002ee6:	441a      	add	r2, r3
 8002ee8:	8afb      	ldrh	r3, [r7, #22]
 8002eea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002eee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002ef2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ef6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002efa:	b29b      	uxth	r3, r3
 8002efc:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002efe:	8b7b      	ldrh	r3, [r7, #26]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	f000 8087 	beq.w	8003014 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	6818      	ldr	r0, [r3, #0]
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	6959      	ldr	r1, [r3, #20]
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	891a      	ldrh	r2, [r3, #8]
 8002f12:	8b7b      	ldrh	r3, [r7, #26]
 8002f14:	f005 f950 	bl	80081b8 <USB_ReadPMA>
 8002f18:	e07c      	b.n	8003014 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	461a      	mov	r2, r3
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	781b      	ldrb	r3, [r3, #0]
 8002f2a:	00db      	lsls	r3, r3, #3
 8002f2c:	4413      	add	r3, r2
 8002f2e:	3306      	adds	r3, #6
 8002f30:	005b      	lsls	r3, r3, #1
 8002f32:	68fa      	ldr	r2, [r7, #12]
 8002f34:	6812      	ldr	r2, [r2, #0]
 8002f36:	4413      	add	r3, r2
 8002f38:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002f3c:	881b      	ldrh	r3, [r3, #0]
 8002f3e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f42:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	699a      	ldr	r2, [r3, #24]
 8002f48:	8b7b      	ldrh	r3, [r7, #26]
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d306      	bcc.n	8002f5c <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	699a      	ldr	r2, [r3, #24]
 8002f52:	8b7b      	ldrh	r3, [r7, #26]
 8002f54:	1ad2      	subs	r2, r2, r3
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	619a      	str	r2, [r3, #24]
 8002f5a:	e002      	b.n	8002f62 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	699b      	ldr	r3, [r3, #24]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d123      	bne.n	8002fb2 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	461a      	mov	r2, r3
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	781b      	ldrb	r3, [r3, #0]
 8002f74:	009b      	lsls	r3, r3, #2
 8002f76:	4413      	add	r3, r2
 8002f78:	881b      	ldrh	r3, [r3, #0]
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002f80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f84:	83fb      	strh	r3, [r7, #30]
 8002f86:	8bfb      	ldrh	r3, [r7, #30]
 8002f88:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002f8c:	83fb      	strh	r3, [r7, #30]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	461a      	mov	r2, r3
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	009b      	lsls	r3, r3, #2
 8002f9a:	441a      	add	r2, r3
 8002f9c:	8bfb      	ldrh	r3, [r7, #30]
 8002f9e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002fa2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002fa6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002faa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002fb2:	88fb      	ldrh	r3, [r7, #6]
 8002fb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d11f      	bne.n	8002ffc <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	461a      	mov	r2, r3
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	781b      	ldrb	r3, [r3, #0]
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	4413      	add	r3, r2
 8002fca:	881b      	ldrh	r3, [r3, #0]
 8002fcc:	b29b      	uxth	r3, r3
 8002fce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002fd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fd6:	83bb      	strh	r3, [r7, #28]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	461a      	mov	r2, r3
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	009b      	lsls	r3, r3, #2
 8002fe4:	441a      	add	r2, r3
 8002fe6:	8bbb      	ldrh	r3, [r7, #28]
 8002fe8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002fec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002ff0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ff4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002ff8:	b29b      	uxth	r3, r3
 8002ffa:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002ffc:	8b7b      	ldrh	r3, [r7, #26]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d008      	beq.n	8003014 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	6818      	ldr	r0, [r3, #0]
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	6959      	ldr	r1, [r3, #20]
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	895a      	ldrh	r2, [r3, #10]
 800300e:	8b7b      	ldrh	r3, [r7, #26]
 8003010:	f005 f8d2 	bl	80081b8 <USB_ReadPMA>
    }
  }

  return count;
 8003014:	8b7b      	ldrh	r3, [r7, #26]
}
 8003016:	4618      	mov	r0, r3
 8003018:	3720      	adds	r7, #32
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}

0800301e <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800301e:	b580      	push	{r7, lr}
 8003020:	b0a2      	sub	sp, #136	; 0x88
 8003022:	af00      	add	r7, sp, #0
 8003024:	60f8      	str	r0, [r7, #12]
 8003026:	60b9      	str	r1, [r7, #8]
 8003028:	4613      	mov	r3, r2
 800302a:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800302c:	88fb      	ldrh	r3, [r7, #6]
 800302e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003032:	2b00      	cmp	r3, #0
 8003034:	f000 81c7 	beq.w	80033c6 <HAL_PCD_EP_DB_Transmit+0x3a8>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003040:	b29b      	uxth	r3, r3
 8003042:	461a      	mov	r2, r3
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	00db      	lsls	r3, r3, #3
 800304a:	4413      	add	r3, r2
 800304c:	3302      	adds	r3, #2
 800304e:	005b      	lsls	r3, r3, #1
 8003050:	68fa      	ldr	r2, [r7, #12]
 8003052:	6812      	ldr	r2, [r2, #0]
 8003054:	4413      	add	r3, r2
 8003056:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800305a:	881b      	ldrh	r3, [r3, #0]
 800305c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003060:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxByteNbre)
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	699a      	ldr	r2, [r3, #24]
 8003068:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800306c:	429a      	cmp	r2, r3
 800306e:	d907      	bls.n	8003080 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	699a      	ldr	r2, [r3, #24]
 8003074:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003078:	1ad2      	subs	r2, r2, r3
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	619a      	str	r2, [r3, #24]
 800307e:	e002      	b.n	8003086 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	2200      	movs	r2, #0
 8003084:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	699b      	ldr	r3, [r3, #24]
 800308a:	2b00      	cmp	r3, #0
 800308c:	f040 80b9 	bne.w	8003202 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	785b      	ldrb	r3, [r3, #1]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d126      	bne.n	80030e6 <HAL_PCD_EP_DB_Transmit+0xc8>
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	62bb      	str	r3, [r7, #40]	; 0x28
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	461a      	mov	r2, r3
 80030aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030ac:	4413      	add	r3, r2
 80030ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	011a      	lsls	r2, r3, #4
 80030b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030b8:	4413      	add	r3, r2
 80030ba:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80030be:	627b      	str	r3, [r7, #36]	; 0x24
 80030c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c2:	881b      	ldrh	r3, [r3, #0]
 80030c4:	b29b      	uxth	r3, r3
 80030c6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80030ca:	b29a      	uxth	r2, r3
 80030cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ce:	801a      	strh	r2, [r3, #0]
 80030d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d2:	881b      	ldrh	r3, [r3, #0]
 80030d4:	b29b      	uxth	r3, r3
 80030d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80030da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80030de:	b29a      	uxth	r2, r3
 80030e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e2:	801a      	strh	r2, [r3, #0]
 80030e4:	e01a      	b.n	800311c <HAL_PCD_EP_DB_Transmit+0xfe>
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	785b      	ldrb	r3, [r3, #1]
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d116      	bne.n	800311c <HAL_PCD_EP_DB_Transmit+0xfe>
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	633b      	str	r3, [r7, #48]	; 0x30
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80030fc:	b29b      	uxth	r3, r3
 80030fe:	461a      	mov	r2, r3
 8003100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003102:	4413      	add	r3, r2
 8003104:	633b      	str	r3, [r7, #48]	; 0x30
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	781b      	ldrb	r3, [r3, #0]
 800310a:	011a      	lsls	r2, r3, #4
 800310c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800310e:	4413      	add	r3, r2
 8003110:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003114:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003118:	2200      	movs	r2, #0
 800311a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	623b      	str	r3, [r7, #32]
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	785b      	ldrb	r3, [r3, #1]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d126      	bne.n	8003178 <HAL_PCD_EP_DB_Transmit+0x15a>
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	61bb      	str	r3, [r7, #24]
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003138:	b29b      	uxth	r3, r3
 800313a:	461a      	mov	r2, r3
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	4413      	add	r3, r2
 8003140:	61bb      	str	r3, [r7, #24]
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	781b      	ldrb	r3, [r3, #0]
 8003146:	011a      	lsls	r2, r3, #4
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	4413      	add	r3, r2
 800314c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003150:	617b      	str	r3, [r7, #20]
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	881b      	ldrh	r3, [r3, #0]
 8003156:	b29b      	uxth	r3, r3
 8003158:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800315c:	b29a      	uxth	r2, r3
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	801a      	strh	r2, [r3, #0]
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	881b      	ldrh	r3, [r3, #0]
 8003166:	b29b      	uxth	r3, r3
 8003168:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800316c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003170:	b29a      	uxth	r2, r3
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	801a      	strh	r2, [r3, #0]
 8003176:	e017      	b.n	80031a8 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	785b      	ldrb	r3, [r3, #1]
 800317c:	2b01      	cmp	r3, #1
 800317e:	d113      	bne.n	80031a8 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003188:	b29b      	uxth	r3, r3
 800318a:	461a      	mov	r2, r3
 800318c:	6a3b      	ldr	r3, [r7, #32]
 800318e:	4413      	add	r3, r2
 8003190:	623b      	str	r3, [r7, #32]
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	011a      	lsls	r2, r3, #4
 8003198:	6a3b      	ldr	r3, [r7, #32]
 800319a:	4413      	add	r3, r2
 800319c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80031a0:	61fb      	str	r3, [r7, #28]
 80031a2:	69fb      	ldr	r3, [r7, #28]
 80031a4:	2200      	movs	r2, #0
 80031a6:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	4619      	mov	r1, r3
 80031ae:	68f8      	ldr	r0, [r7, #12]
 80031b0:	f006 fe07 	bl	8009dc2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80031b4:	88fb      	ldrh	r3, [r7, #6]
 80031b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	f000 82d4 	beq.w	8003768 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	461a      	mov	r2, r3
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	781b      	ldrb	r3, [r3, #0]
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	4413      	add	r3, r2
 80031ce:	881b      	ldrh	r3, [r3, #0]
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80031d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031da:	827b      	strh	r3, [r7, #18]
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	461a      	mov	r2, r3
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	441a      	add	r2, r3
 80031ea:	8a7b      	ldrh	r3, [r7, #18]
 80031ec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80031f0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80031f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80031f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031fc:	b29b      	uxth	r3, r3
 80031fe:	8013      	strh	r3, [r2, #0]
 8003200:	e2b2      	b.n	8003768 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003202:	88fb      	ldrh	r3, [r7, #6]
 8003204:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003208:	2b00      	cmp	r3, #0
 800320a:	d021      	beq.n	8003250 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	461a      	mov	r2, r3
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	4413      	add	r3, r2
 800321a:	881b      	ldrh	r3, [r3, #0]
 800321c:	b29b      	uxth	r3, r3
 800321e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003222:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003226:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	461a      	mov	r2, r3
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	781b      	ldrb	r3, [r3, #0]
 8003234:	009b      	lsls	r3, r3, #2
 8003236:	441a      	add	r2, r3
 8003238:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800323c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003240:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003244:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003248:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800324c:	b29b      	uxth	r3, r3
 800324e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003256:	2b01      	cmp	r3, #1
 8003258:	f040 8286 	bne.w	8003768 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	695a      	ldr	r2, [r3, #20]
 8003260:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003264:	441a      	add	r2, r3
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	69da      	ldr	r2, [r3, #28]
 800326e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003272:	441a      	add	r2, r3
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	6a1a      	ldr	r2, [r3, #32]
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	691b      	ldr	r3, [r3, #16]
 8003280:	429a      	cmp	r2, r3
 8003282:	d309      	bcc.n	8003298 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	691b      	ldr	r3, [r3, #16]
 8003288:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	6a1a      	ldr	r2, [r3, #32]
 800328e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003290:	1ad2      	subs	r2, r2, r3
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	621a      	str	r2, [r3, #32]
 8003296:	e015      	b.n	80032c4 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	6a1b      	ldr	r3, [r3, #32]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d107      	bne.n	80032b0 <HAL_PCD_EP_DB_Transmit+0x292>
        {
          len = TxByteNbre;
 80032a0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80032a4:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	2200      	movs	r2, #0
 80032aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80032ae:	e009      	b.n	80032c4 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	2200      	movs	r2, #0
 80032b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	6a1b      	ldr	r3, [r3, #32]
 80032bc:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	2200      	movs	r2, #0
 80032c2:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	785b      	ldrb	r3, [r3, #1]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d155      	bne.n	8003378 <HAL_PCD_EP_DB_Transmit+0x35a>
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	63bb      	str	r3, [r7, #56]	; 0x38
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80032da:	b29b      	uxth	r3, r3
 80032dc:	461a      	mov	r2, r3
 80032de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032e0:	4413      	add	r3, r2
 80032e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	781b      	ldrb	r3, [r3, #0]
 80032e8:	011a      	lsls	r2, r3, #4
 80032ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032ec:	4413      	add	r3, r2
 80032ee:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80032f2:	637b      	str	r3, [r7, #52]	; 0x34
 80032f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d112      	bne.n	8003320 <HAL_PCD_EP_DB_Transmit+0x302>
 80032fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032fc:	881b      	ldrh	r3, [r3, #0]
 80032fe:	b29b      	uxth	r3, r3
 8003300:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003304:	b29a      	uxth	r2, r3
 8003306:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003308:	801a      	strh	r2, [r3, #0]
 800330a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800330c:	881b      	ldrh	r3, [r3, #0]
 800330e:	b29b      	uxth	r3, r3
 8003310:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003314:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003318:	b29a      	uxth	r2, r3
 800331a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800331c:	801a      	strh	r2, [r3, #0]
 800331e:	e047      	b.n	80033b0 <HAL_PCD_EP_DB_Transmit+0x392>
 8003320:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003322:	2b3e      	cmp	r3, #62	; 0x3e
 8003324:	d811      	bhi.n	800334a <HAL_PCD_EP_DB_Transmit+0x32c>
 8003326:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003328:	085b      	lsrs	r3, r3, #1
 800332a:	64bb      	str	r3, [r7, #72]	; 0x48
 800332c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800332e:	f003 0301 	and.w	r3, r3, #1
 8003332:	2b00      	cmp	r3, #0
 8003334:	d002      	beq.n	800333c <HAL_PCD_EP_DB_Transmit+0x31e>
 8003336:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003338:	3301      	adds	r3, #1
 800333a:	64bb      	str	r3, [r7, #72]	; 0x48
 800333c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800333e:	b29b      	uxth	r3, r3
 8003340:	029b      	lsls	r3, r3, #10
 8003342:	b29a      	uxth	r2, r3
 8003344:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003346:	801a      	strh	r2, [r3, #0]
 8003348:	e032      	b.n	80033b0 <HAL_PCD_EP_DB_Transmit+0x392>
 800334a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800334c:	095b      	lsrs	r3, r3, #5
 800334e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003350:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003352:	f003 031f 	and.w	r3, r3, #31
 8003356:	2b00      	cmp	r3, #0
 8003358:	d102      	bne.n	8003360 <HAL_PCD_EP_DB_Transmit+0x342>
 800335a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800335c:	3b01      	subs	r3, #1
 800335e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003360:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003362:	b29b      	uxth	r3, r3
 8003364:	029b      	lsls	r3, r3, #10
 8003366:	b29b      	uxth	r3, r3
 8003368:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800336c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003370:	b29a      	uxth	r2, r3
 8003372:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003374:	801a      	strh	r2, [r3, #0]
 8003376:	e01b      	b.n	80033b0 <HAL_PCD_EP_DB_Transmit+0x392>
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	785b      	ldrb	r3, [r3, #1]
 800337c:	2b01      	cmp	r3, #1
 800337e:	d117      	bne.n	80033b0 <HAL_PCD_EP_DB_Transmit+0x392>
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	643b      	str	r3, [r7, #64]	; 0x40
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800338e:	b29b      	uxth	r3, r3
 8003390:	461a      	mov	r2, r3
 8003392:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003394:	4413      	add	r3, r2
 8003396:	643b      	str	r3, [r7, #64]	; 0x40
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	781b      	ldrb	r3, [r3, #0]
 800339c:	011a      	lsls	r2, r3, #4
 800339e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033a0:	4413      	add	r3, r2
 80033a2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80033a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80033a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80033aa:	b29a      	uxth	r2, r3
 80033ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033ae:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6818      	ldr	r0, [r3, #0]
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	6959      	ldr	r1, [r3, #20]
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	891a      	ldrh	r2, [r3, #8]
 80033bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80033be:	b29b      	uxth	r3, r3
 80033c0:	f004 feb5 	bl	800812e <USB_WritePMA>
 80033c4:	e1d0      	b.n	8003768 <HAL_PCD_EP_DB_Transmit+0x74a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	461a      	mov	r2, r3
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	781b      	ldrb	r3, [r3, #0]
 80033d6:	00db      	lsls	r3, r3, #3
 80033d8:	4413      	add	r3, r2
 80033da:	3306      	adds	r3, #6
 80033dc:	005b      	lsls	r3, r3, #1
 80033de:	68fa      	ldr	r2, [r7, #12]
 80033e0:	6812      	ldr	r2, [r2, #0]
 80033e2:	4413      	add	r3, r2
 80033e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80033e8:	881b      	ldrh	r3, [r3, #0]
 80033ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80033ee:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxByteNbre)
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	699a      	ldr	r2, [r3, #24]
 80033f6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d307      	bcc.n	800340e <HAL_PCD_EP_DB_Transmit+0x3f0>
    {
      ep->xfer_len -= TxByteNbre;
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	699a      	ldr	r2, [r3, #24]
 8003402:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003406:	1ad2      	subs	r2, r2, r3
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	619a      	str	r2, [r3, #24]
 800340c:	e002      	b.n	8003414 <HAL_PCD_EP_DB_Transmit+0x3f6>
    }
    else
    {
      ep->xfer_len = 0U;
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	2200      	movs	r2, #0
 8003412:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	699b      	ldr	r3, [r3, #24]
 8003418:	2b00      	cmp	r3, #0
 800341a:	f040 80c4 	bne.w	80035a6 <HAL_PCD_EP_DB_Transmit+0x588>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	785b      	ldrb	r3, [r3, #1]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d126      	bne.n	8003474 <HAL_PCD_EP_DB_Transmit+0x456>
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003434:	b29b      	uxth	r3, r3
 8003436:	461a      	mov	r2, r3
 8003438:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800343a:	4413      	add	r3, r2
 800343c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	011a      	lsls	r2, r3, #4
 8003444:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003446:	4413      	add	r3, r2
 8003448:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800344c:	66bb      	str	r3, [r7, #104]	; 0x68
 800344e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003450:	881b      	ldrh	r3, [r3, #0]
 8003452:	b29b      	uxth	r3, r3
 8003454:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003458:	b29a      	uxth	r2, r3
 800345a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800345c:	801a      	strh	r2, [r3, #0]
 800345e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003460:	881b      	ldrh	r3, [r3, #0]
 8003462:	b29b      	uxth	r3, r3
 8003464:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003468:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800346c:	b29a      	uxth	r2, r3
 800346e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003470:	801a      	strh	r2, [r3, #0]
 8003472:	e01a      	b.n	80034aa <HAL_PCD_EP_DB_Transmit+0x48c>
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	785b      	ldrb	r3, [r3, #1]
 8003478:	2b01      	cmp	r3, #1
 800347a:	d116      	bne.n	80034aa <HAL_PCD_EP_DB_Transmit+0x48c>
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	677b      	str	r3, [r7, #116]	; 0x74
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800348a:	b29b      	uxth	r3, r3
 800348c:	461a      	mov	r2, r3
 800348e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003490:	4413      	add	r3, r2
 8003492:	677b      	str	r3, [r7, #116]	; 0x74
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	781b      	ldrb	r3, [r3, #0]
 8003498:	011a      	lsls	r2, r3, #4
 800349a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800349c:	4413      	add	r3, r2
 800349e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80034a2:	673b      	str	r3, [r7, #112]	; 0x70
 80034a4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80034a6:	2200      	movs	r2, #0
 80034a8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	67bb      	str	r3, [r7, #120]	; 0x78
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	785b      	ldrb	r3, [r3, #1]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d12f      	bne.n	8003518 <HAL_PCD_EP_DB_Transmit+0x4fa>
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	461a      	mov	r2, r3
 80034cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80034d0:	4413      	add	r3, r2
 80034d2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	781b      	ldrb	r3, [r3, #0]
 80034da:	011a      	lsls	r2, r3, #4
 80034dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80034e0:	4413      	add	r3, r2
 80034e2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80034e6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80034ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80034ee:	881b      	ldrh	r3, [r3, #0]
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80034f6:	b29a      	uxth	r2, r3
 80034f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80034fc:	801a      	strh	r2, [r3, #0]
 80034fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003502:	881b      	ldrh	r3, [r3, #0]
 8003504:	b29b      	uxth	r3, r3
 8003506:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800350a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800350e:	b29a      	uxth	r2, r3
 8003510:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003514:	801a      	strh	r2, [r3, #0]
 8003516:	e017      	b.n	8003548 <HAL_PCD_EP_DB_Transmit+0x52a>
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	785b      	ldrb	r3, [r3, #1]
 800351c:	2b01      	cmp	r3, #1
 800351e:	d113      	bne.n	8003548 <HAL_PCD_EP_DB_Transmit+0x52a>
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003528:	b29b      	uxth	r3, r3
 800352a:	461a      	mov	r2, r3
 800352c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800352e:	4413      	add	r3, r2
 8003530:	67bb      	str	r3, [r7, #120]	; 0x78
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	781b      	ldrb	r3, [r3, #0]
 8003536:	011a      	lsls	r2, r3, #4
 8003538:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800353a:	4413      	add	r3, r2
 800353c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003540:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003542:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003544:	2200      	movs	r2, #0
 8003546:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	781b      	ldrb	r3, [r3, #0]
 800354c:	4619      	mov	r1, r3
 800354e:	68f8      	ldr	r0, [r7, #12]
 8003550:	f006 fc37 	bl	8009dc2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003554:	88fb      	ldrh	r3, [r7, #6]
 8003556:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800355a:	2b00      	cmp	r3, #0
 800355c:	f040 8104 	bne.w	8003768 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	461a      	mov	r2, r3
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	781b      	ldrb	r3, [r3, #0]
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	4413      	add	r3, r2
 800356e:	881b      	ldrh	r3, [r3, #0]
 8003570:	b29b      	uxth	r3, r3
 8003572:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003576:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800357a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	461a      	mov	r2, r3
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	781b      	ldrb	r3, [r3, #0]
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	441a      	add	r2, r3
 800358c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8003590:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003594:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003598:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800359c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035a0:	b29b      	uxth	r3, r3
 80035a2:	8013      	strh	r3, [r2, #0]
 80035a4:	e0e0      	b.n	8003768 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80035a6:	88fb      	ldrh	r3, [r7, #6]
 80035a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d121      	bne.n	80035f4 <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	461a      	mov	r2, r3
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	781b      	ldrb	r3, [r3, #0]
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	4413      	add	r3, r2
 80035be:	881b      	ldrh	r3, [r3, #0]
 80035c0:	b29b      	uxth	r3, r3
 80035c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035ca:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	461a      	mov	r2, r3
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	781b      	ldrb	r3, [r3, #0]
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	441a      	add	r2, r3
 80035dc:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80035e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80035e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80035e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80035ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	f040 80b4 	bne.w	8003768 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	695a      	ldr	r2, [r3, #20]
 8003604:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003608:	441a      	add	r2, r3
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	69da      	ldr	r2, [r3, #28]
 8003612:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003616:	441a      	add	r2, r3
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	6a1a      	ldr	r2, [r3, #32]
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	691b      	ldr	r3, [r3, #16]
 8003624:	429a      	cmp	r2, r3
 8003626:	d309      	bcc.n	800363c <HAL_PCD_EP_DB_Transmit+0x61e>
        {
          len = ep->maxpacket;
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	691b      	ldr	r3, [r3, #16]
 800362c:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	6a1a      	ldr	r2, [r3, #32]
 8003632:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003634:	1ad2      	subs	r2, r2, r3
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	621a      	str	r2, [r3, #32]
 800363a:	e015      	b.n	8003668 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else if (ep->xfer_len_db == 0U)
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	6a1b      	ldr	r3, [r3, #32]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d107      	bne.n	8003654 <HAL_PCD_EP_DB_Transmit+0x636>
        {
          len = TxByteNbre;
 8003644:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003648:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	2200      	movs	r2, #0
 800364e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003652:	e009      	b.n	8003668 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else
        {
          len = ep->xfer_len_db;
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	6a1b      	ldr	r3, [r3, #32]
 8003658:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	2200      	movs	r2, #0
 800365e:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	2200      	movs	r2, #0
 8003664:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	667b      	str	r3, [r7, #100]	; 0x64
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	785b      	ldrb	r3, [r3, #1]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d155      	bne.n	8003722 <HAL_PCD_EP_DB_Transmit+0x704>
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003684:	b29b      	uxth	r3, r3
 8003686:	461a      	mov	r2, r3
 8003688:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800368a:	4413      	add	r3, r2
 800368c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800368e:	68bb      	ldr	r3, [r7, #8]
 8003690:	781b      	ldrb	r3, [r3, #0]
 8003692:	011a      	lsls	r2, r3, #4
 8003694:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003696:	4413      	add	r3, r2
 8003698:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800369c:	65bb      	str	r3, [r7, #88]	; 0x58
 800369e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d112      	bne.n	80036ca <HAL_PCD_EP_DB_Transmit+0x6ac>
 80036a4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036a6:	881b      	ldrh	r3, [r3, #0]
 80036a8:	b29b      	uxth	r3, r3
 80036aa:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80036ae:	b29a      	uxth	r2, r3
 80036b0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036b2:	801a      	strh	r2, [r3, #0]
 80036b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036b6:	881b      	ldrh	r3, [r3, #0]
 80036b8:	b29b      	uxth	r3, r3
 80036ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80036be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80036c2:	b29a      	uxth	r2, r3
 80036c4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036c6:	801a      	strh	r2, [r3, #0]
 80036c8:	e044      	b.n	8003754 <HAL_PCD_EP_DB_Transmit+0x736>
 80036ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036cc:	2b3e      	cmp	r3, #62	; 0x3e
 80036ce:	d811      	bhi.n	80036f4 <HAL_PCD_EP_DB_Transmit+0x6d6>
 80036d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036d2:	085b      	lsrs	r3, r3, #1
 80036d4:	657b      	str	r3, [r7, #84]	; 0x54
 80036d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036d8:	f003 0301 	and.w	r3, r3, #1
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d002      	beq.n	80036e6 <HAL_PCD_EP_DB_Transmit+0x6c8>
 80036e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80036e2:	3301      	adds	r3, #1
 80036e4:	657b      	str	r3, [r7, #84]	; 0x54
 80036e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80036e8:	b29b      	uxth	r3, r3
 80036ea:	029b      	lsls	r3, r3, #10
 80036ec:	b29a      	uxth	r2, r3
 80036ee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036f0:	801a      	strh	r2, [r3, #0]
 80036f2:	e02f      	b.n	8003754 <HAL_PCD_EP_DB_Transmit+0x736>
 80036f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036f6:	095b      	lsrs	r3, r3, #5
 80036f8:	657b      	str	r3, [r7, #84]	; 0x54
 80036fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036fc:	f003 031f 	and.w	r3, r3, #31
 8003700:	2b00      	cmp	r3, #0
 8003702:	d102      	bne.n	800370a <HAL_PCD_EP_DB_Transmit+0x6ec>
 8003704:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003706:	3b01      	subs	r3, #1
 8003708:	657b      	str	r3, [r7, #84]	; 0x54
 800370a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800370c:	b29b      	uxth	r3, r3
 800370e:	029b      	lsls	r3, r3, #10
 8003710:	b29b      	uxth	r3, r3
 8003712:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003716:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800371a:	b29a      	uxth	r2, r3
 800371c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800371e:	801a      	strh	r2, [r3, #0]
 8003720:	e018      	b.n	8003754 <HAL_PCD_EP_DB_Transmit+0x736>
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	785b      	ldrb	r3, [r3, #1]
 8003726:	2b01      	cmp	r3, #1
 8003728:	d114      	bne.n	8003754 <HAL_PCD_EP_DB_Transmit+0x736>
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003732:	b29b      	uxth	r3, r3
 8003734:	461a      	mov	r2, r3
 8003736:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003738:	4413      	add	r3, r2
 800373a:	667b      	str	r3, [r7, #100]	; 0x64
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	781b      	ldrb	r3, [r3, #0]
 8003740:	011a      	lsls	r2, r3, #4
 8003742:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003744:	4413      	add	r3, r2
 8003746:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800374a:	663b      	str	r3, [r7, #96]	; 0x60
 800374c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800374e:	b29a      	uxth	r2, r3
 8003750:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003752:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6818      	ldr	r0, [r3, #0]
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	6959      	ldr	r1, [r3, #20]
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	895a      	ldrh	r2, [r3, #10]
 8003760:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003762:	b29b      	uxth	r3, r3
 8003764:	f004 fce3 	bl	800812e <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	461a      	mov	r2, r3
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	781b      	ldrb	r3, [r3, #0]
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	4413      	add	r3, r2
 8003776:	881b      	ldrh	r3, [r3, #0]
 8003778:	b29b      	uxth	r3, r3
 800377a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800377e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003782:	823b      	strh	r3, [r7, #16]
 8003784:	8a3b      	ldrh	r3, [r7, #16]
 8003786:	f083 0310 	eor.w	r3, r3, #16
 800378a:	823b      	strh	r3, [r7, #16]
 800378c:	8a3b      	ldrh	r3, [r7, #16]
 800378e:	f083 0320 	eor.w	r3, r3, #32
 8003792:	823b      	strh	r3, [r7, #16]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	461a      	mov	r2, r3
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	781b      	ldrb	r3, [r3, #0]
 800379e:	009b      	lsls	r3, r3, #2
 80037a0:	441a      	add	r2, r3
 80037a2:	8a3b      	ldrh	r3, [r7, #16]
 80037a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80037a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80037ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80037b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037b4:	b29b      	uxth	r3, r3
 80037b6:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80037b8:	2300      	movs	r3, #0
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	3788      	adds	r7, #136	; 0x88
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}

080037c2 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80037c2:	b480      	push	{r7}
 80037c4:	b087      	sub	sp, #28
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	60f8      	str	r0, [r7, #12]
 80037ca:	607b      	str	r3, [r7, #4]
 80037cc:	460b      	mov	r3, r1
 80037ce:	817b      	strh	r3, [r7, #10]
 80037d0:	4613      	mov	r3, r2
 80037d2:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80037d4:	897b      	ldrh	r3, [r7, #10]
 80037d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037da:	b29b      	uxth	r3, r3
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00b      	beq.n	80037f8 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80037e0:	897b      	ldrh	r3, [r7, #10]
 80037e2:	f003 0307 	and.w	r3, r3, #7
 80037e6:	1c5a      	adds	r2, r3, #1
 80037e8:	4613      	mov	r3, r2
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	4413      	add	r3, r2
 80037ee:	00db      	lsls	r3, r3, #3
 80037f0:	68fa      	ldr	r2, [r7, #12]
 80037f2:	4413      	add	r3, r2
 80037f4:	617b      	str	r3, [r7, #20]
 80037f6:	e009      	b.n	800380c <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80037f8:	897a      	ldrh	r2, [r7, #10]
 80037fa:	4613      	mov	r3, r2
 80037fc:	009b      	lsls	r3, r3, #2
 80037fe:	4413      	add	r3, r2
 8003800:	00db      	lsls	r3, r3, #3
 8003802:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003806:	68fa      	ldr	r2, [r7, #12]
 8003808:	4413      	add	r3, r2
 800380a:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800380c:	893b      	ldrh	r3, [r7, #8]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d107      	bne.n	8003822 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	2200      	movs	r2, #0
 8003816:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	b29a      	uxth	r2, r3
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	80da      	strh	r2, [r3, #6]
 8003820:	e00b      	b.n	800383a <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	2201      	movs	r2, #1
 8003826:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	b29a      	uxth	r2, r3
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	0c1b      	lsrs	r3, r3, #16
 8003834:	b29a      	uxth	r2, r3
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 800383a:	2300      	movs	r3, #0
}
 800383c:	4618      	mov	r0, r3
 800383e:	371c      	adds	r7, #28
 8003840:	46bd      	mov	sp, r7
 8003842:	bc80      	pop	{r7}
 8003844:	4770      	bx	lr
	...

08003848 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b086      	sub	sp, #24
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d101      	bne.n	800385a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	e26c      	b.n	8003d34 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f003 0301 	and.w	r3, r3, #1
 8003862:	2b00      	cmp	r3, #0
 8003864:	f000 8087 	beq.w	8003976 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003868:	4b92      	ldr	r3, [pc, #584]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f003 030c 	and.w	r3, r3, #12
 8003870:	2b04      	cmp	r3, #4
 8003872:	d00c      	beq.n	800388e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003874:	4b8f      	ldr	r3, [pc, #572]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	f003 030c 	and.w	r3, r3, #12
 800387c:	2b08      	cmp	r3, #8
 800387e:	d112      	bne.n	80038a6 <HAL_RCC_OscConfig+0x5e>
 8003880:	4b8c      	ldr	r3, [pc, #560]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003888:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800388c:	d10b      	bne.n	80038a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800388e:	4b89      	ldr	r3, [pc, #548]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003896:	2b00      	cmp	r3, #0
 8003898:	d06c      	beq.n	8003974 <HAL_RCC_OscConfig+0x12c>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d168      	bne.n	8003974 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e246      	b.n	8003d34 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038ae:	d106      	bne.n	80038be <HAL_RCC_OscConfig+0x76>
 80038b0:	4b80      	ldr	r3, [pc, #512]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a7f      	ldr	r2, [pc, #508]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 80038b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038ba:	6013      	str	r3, [r2, #0]
 80038bc:	e02e      	b.n	800391c <HAL_RCC_OscConfig+0xd4>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d10c      	bne.n	80038e0 <HAL_RCC_OscConfig+0x98>
 80038c6:	4b7b      	ldr	r3, [pc, #492]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a7a      	ldr	r2, [pc, #488]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 80038cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038d0:	6013      	str	r3, [r2, #0]
 80038d2:	4b78      	ldr	r3, [pc, #480]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a77      	ldr	r2, [pc, #476]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 80038d8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038dc:	6013      	str	r3, [r2, #0]
 80038de:	e01d      	b.n	800391c <HAL_RCC_OscConfig+0xd4>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038e8:	d10c      	bne.n	8003904 <HAL_RCC_OscConfig+0xbc>
 80038ea:	4b72      	ldr	r3, [pc, #456]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a71      	ldr	r2, [pc, #452]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 80038f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038f4:	6013      	str	r3, [r2, #0]
 80038f6:	4b6f      	ldr	r3, [pc, #444]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a6e      	ldr	r2, [pc, #440]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 80038fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003900:	6013      	str	r3, [r2, #0]
 8003902:	e00b      	b.n	800391c <HAL_RCC_OscConfig+0xd4>
 8003904:	4b6b      	ldr	r3, [pc, #428]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a6a      	ldr	r2, [pc, #424]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 800390a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800390e:	6013      	str	r3, [r2, #0]
 8003910:	4b68      	ldr	r3, [pc, #416]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a67      	ldr	r2, [pc, #412]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 8003916:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800391a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d013      	beq.n	800394c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003924:	f7fd ffc2 	bl	80018ac <HAL_GetTick>
 8003928:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800392a:	e008      	b.n	800393e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800392c:	f7fd ffbe 	bl	80018ac <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	2b64      	cmp	r3, #100	; 0x64
 8003938:	d901      	bls.n	800393e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	e1fa      	b.n	8003d34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800393e:	4b5d      	ldr	r3, [pc, #372]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003946:	2b00      	cmp	r3, #0
 8003948:	d0f0      	beq.n	800392c <HAL_RCC_OscConfig+0xe4>
 800394a:	e014      	b.n	8003976 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800394c:	f7fd ffae 	bl	80018ac <HAL_GetTick>
 8003950:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003952:	e008      	b.n	8003966 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003954:	f7fd ffaa 	bl	80018ac <HAL_GetTick>
 8003958:	4602      	mov	r2, r0
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	1ad3      	subs	r3, r2, r3
 800395e:	2b64      	cmp	r3, #100	; 0x64
 8003960:	d901      	bls.n	8003966 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e1e6      	b.n	8003d34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003966:	4b53      	ldr	r3, [pc, #332]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800396e:	2b00      	cmp	r3, #0
 8003970:	d1f0      	bne.n	8003954 <HAL_RCC_OscConfig+0x10c>
 8003972:	e000      	b.n	8003976 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003974:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 0302 	and.w	r3, r3, #2
 800397e:	2b00      	cmp	r3, #0
 8003980:	d063      	beq.n	8003a4a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003982:	4b4c      	ldr	r3, [pc, #304]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	f003 030c 	and.w	r3, r3, #12
 800398a:	2b00      	cmp	r3, #0
 800398c:	d00b      	beq.n	80039a6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800398e:	4b49      	ldr	r3, [pc, #292]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	f003 030c 	and.w	r3, r3, #12
 8003996:	2b08      	cmp	r3, #8
 8003998:	d11c      	bne.n	80039d4 <HAL_RCC_OscConfig+0x18c>
 800399a:	4b46      	ldr	r3, [pc, #280]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d116      	bne.n	80039d4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039a6:	4b43      	ldr	r3, [pc, #268]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0302 	and.w	r3, r3, #2
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d005      	beq.n	80039be <HAL_RCC_OscConfig+0x176>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	691b      	ldr	r3, [r3, #16]
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d001      	beq.n	80039be <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e1ba      	b.n	8003d34 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039be:	4b3d      	ldr	r3, [pc, #244]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	695b      	ldr	r3, [r3, #20]
 80039ca:	00db      	lsls	r3, r3, #3
 80039cc:	4939      	ldr	r1, [pc, #228]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 80039ce:	4313      	orrs	r3, r2
 80039d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039d2:	e03a      	b.n	8003a4a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	691b      	ldr	r3, [r3, #16]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d020      	beq.n	8003a1e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039dc:	4b36      	ldr	r3, [pc, #216]	; (8003ab8 <HAL_RCC_OscConfig+0x270>)
 80039de:	2201      	movs	r2, #1
 80039e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e2:	f7fd ff63 	bl	80018ac <HAL_GetTick>
 80039e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039e8:	e008      	b.n	80039fc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039ea:	f7fd ff5f 	bl	80018ac <HAL_GetTick>
 80039ee:	4602      	mov	r2, r0
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	1ad3      	subs	r3, r2, r3
 80039f4:	2b02      	cmp	r3, #2
 80039f6:	d901      	bls.n	80039fc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80039f8:	2303      	movs	r3, #3
 80039fa:	e19b      	b.n	8003d34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039fc:	4b2d      	ldr	r3, [pc, #180]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0302 	and.w	r3, r3, #2
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d0f0      	beq.n	80039ea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a08:	4b2a      	ldr	r3, [pc, #168]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	695b      	ldr	r3, [r3, #20]
 8003a14:	00db      	lsls	r3, r3, #3
 8003a16:	4927      	ldr	r1, [pc, #156]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	600b      	str	r3, [r1, #0]
 8003a1c:	e015      	b.n	8003a4a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a1e:	4b26      	ldr	r3, [pc, #152]	; (8003ab8 <HAL_RCC_OscConfig+0x270>)
 8003a20:	2200      	movs	r2, #0
 8003a22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a24:	f7fd ff42 	bl	80018ac <HAL_GetTick>
 8003a28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a2a:	e008      	b.n	8003a3e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a2c:	f7fd ff3e 	bl	80018ac <HAL_GetTick>
 8003a30:	4602      	mov	r2, r0
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	2b02      	cmp	r3, #2
 8003a38:	d901      	bls.n	8003a3e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e17a      	b.n	8003d34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a3e:	4b1d      	ldr	r3, [pc, #116]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0302 	and.w	r3, r3, #2
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d1f0      	bne.n	8003a2c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 0308 	and.w	r3, r3, #8
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d03a      	beq.n	8003acc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	699b      	ldr	r3, [r3, #24]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d019      	beq.n	8003a92 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a5e:	4b17      	ldr	r3, [pc, #92]	; (8003abc <HAL_RCC_OscConfig+0x274>)
 8003a60:	2201      	movs	r2, #1
 8003a62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a64:	f7fd ff22 	bl	80018ac <HAL_GetTick>
 8003a68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a6a:	e008      	b.n	8003a7e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a6c:	f7fd ff1e 	bl	80018ac <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d901      	bls.n	8003a7e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e15a      	b.n	8003d34 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a7e:	4b0d      	ldr	r3, [pc, #52]	; (8003ab4 <HAL_RCC_OscConfig+0x26c>)
 8003a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a82:	f003 0302 	and.w	r3, r3, #2
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d0f0      	beq.n	8003a6c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003a8a:	2001      	movs	r0, #1
 8003a8c:	f000 faa6 	bl	8003fdc <RCC_Delay>
 8003a90:	e01c      	b.n	8003acc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a92:	4b0a      	ldr	r3, [pc, #40]	; (8003abc <HAL_RCC_OscConfig+0x274>)
 8003a94:	2200      	movs	r2, #0
 8003a96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a98:	f7fd ff08 	bl	80018ac <HAL_GetTick>
 8003a9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a9e:	e00f      	b.n	8003ac0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003aa0:	f7fd ff04 	bl	80018ac <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	d908      	bls.n	8003ac0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	e140      	b.n	8003d34 <HAL_RCC_OscConfig+0x4ec>
 8003ab2:	bf00      	nop
 8003ab4:	40021000 	.word	0x40021000
 8003ab8:	42420000 	.word	0x42420000
 8003abc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ac0:	4b9e      	ldr	r3, [pc, #632]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac4:	f003 0302 	and.w	r3, r3, #2
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d1e9      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0304 	and.w	r3, r3, #4
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	f000 80a6 	beq.w	8003c26 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ada:	2300      	movs	r3, #0
 8003adc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ade:	4b97      	ldr	r3, [pc, #604]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003ae0:	69db      	ldr	r3, [r3, #28]
 8003ae2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d10d      	bne.n	8003b06 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003aea:	4b94      	ldr	r3, [pc, #592]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003aec:	69db      	ldr	r3, [r3, #28]
 8003aee:	4a93      	ldr	r2, [pc, #588]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003af0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003af4:	61d3      	str	r3, [r2, #28]
 8003af6:	4b91      	ldr	r3, [pc, #580]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003af8:	69db      	ldr	r3, [r3, #28]
 8003afa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003afe:	60bb      	str	r3, [r7, #8]
 8003b00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b02:	2301      	movs	r3, #1
 8003b04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b06:	4b8e      	ldr	r3, [pc, #568]	; (8003d40 <HAL_RCC_OscConfig+0x4f8>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d118      	bne.n	8003b44 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b12:	4b8b      	ldr	r3, [pc, #556]	; (8003d40 <HAL_RCC_OscConfig+0x4f8>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a8a      	ldr	r2, [pc, #552]	; (8003d40 <HAL_RCC_OscConfig+0x4f8>)
 8003b18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b1e:	f7fd fec5 	bl	80018ac <HAL_GetTick>
 8003b22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b24:	e008      	b.n	8003b38 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b26:	f7fd fec1 	bl	80018ac <HAL_GetTick>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	1ad3      	subs	r3, r2, r3
 8003b30:	2b64      	cmp	r3, #100	; 0x64
 8003b32:	d901      	bls.n	8003b38 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003b34:	2303      	movs	r3, #3
 8003b36:	e0fd      	b.n	8003d34 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b38:	4b81      	ldr	r3, [pc, #516]	; (8003d40 <HAL_RCC_OscConfig+0x4f8>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d0f0      	beq.n	8003b26 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	68db      	ldr	r3, [r3, #12]
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d106      	bne.n	8003b5a <HAL_RCC_OscConfig+0x312>
 8003b4c:	4b7b      	ldr	r3, [pc, #492]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003b4e:	6a1b      	ldr	r3, [r3, #32]
 8003b50:	4a7a      	ldr	r2, [pc, #488]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003b52:	f043 0301 	orr.w	r3, r3, #1
 8003b56:	6213      	str	r3, [r2, #32]
 8003b58:	e02d      	b.n	8003bb6 <HAL_RCC_OscConfig+0x36e>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d10c      	bne.n	8003b7c <HAL_RCC_OscConfig+0x334>
 8003b62:	4b76      	ldr	r3, [pc, #472]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003b64:	6a1b      	ldr	r3, [r3, #32]
 8003b66:	4a75      	ldr	r2, [pc, #468]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003b68:	f023 0301 	bic.w	r3, r3, #1
 8003b6c:	6213      	str	r3, [r2, #32]
 8003b6e:	4b73      	ldr	r3, [pc, #460]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003b70:	6a1b      	ldr	r3, [r3, #32]
 8003b72:	4a72      	ldr	r2, [pc, #456]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003b74:	f023 0304 	bic.w	r3, r3, #4
 8003b78:	6213      	str	r3, [r2, #32]
 8003b7a:	e01c      	b.n	8003bb6 <HAL_RCC_OscConfig+0x36e>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	2b05      	cmp	r3, #5
 8003b82:	d10c      	bne.n	8003b9e <HAL_RCC_OscConfig+0x356>
 8003b84:	4b6d      	ldr	r3, [pc, #436]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003b86:	6a1b      	ldr	r3, [r3, #32]
 8003b88:	4a6c      	ldr	r2, [pc, #432]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003b8a:	f043 0304 	orr.w	r3, r3, #4
 8003b8e:	6213      	str	r3, [r2, #32]
 8003b90:	4b6a      	ldr	r3, [pc, #424]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003b92:	6a1b      	ldr	r3, [r3, #32]
 8003b94:	4a69      	ldr	r2, [pc, #420]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003b96:	f043 0301 	orr.w	r3, r3, #1
 8003b9a:	6213      	str	r3, [r2, #32]
 8003b9c:	e00b      	b.n	8003bb6 <HAL_RCC_OscConfig+0x36e>
 8003b9e:	4b67      	ldr	r3, [pc, #412]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003ba0:	6a1b      	ldr	r3, [r3, #32]
 8003ba2:	4a66      	ldr	r2, [pc, #408]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003ba4:	f023 0301 	bic.w	r3, r3, #1
 8003ba8:	6213      	str	r3, [r2, #32]
 8003baa:	4b64      	ldr	r3, [pc, #400]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003bac:	6a1b      	ldr	r3, [r3, #32]
 8003bae:	4a63      	ldr	r2, [pc, #396]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003bb0:	f023 0304 	bic.w	r3, r3, #4
 8003bb4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d015      	beq.n	8003bea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bbe:	f7fd fe75 	bl	80018ac <HAL_GetTick>
 8003bc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bc4:	e00a      	b.n	8003bdc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bc6:	f7fd fe71 	bl	80018ac <HAL_GetTick>
 8003bca:	4602      	mov	r2, r0
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	1ad3      	subs	r3, r2, r3
 8003bd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d901      	bls.n	8003bdc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003bd8:	2303      	movs	r3, #3
 8003bda:	e0ab      	b.n	8003d34 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bdc:	4b57      	ldr	r3, [pc, #348]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003bde:	6a1b      	ldr	r3, [r3, #32]
 8003be0:	f003 0302 	and.w	r3, r3, #2
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d0ee      	beq.n	8003bc6 <HAL_RCC_OscConfig+0x37e>
 8003be8:	e014      	b.n	8003c14 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bea:	f7fd fe5f 	bl	80018ac <HAL_GetTick>
 8003bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bf0:	e00a      	b.n	8003c08 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bf2:	f7fd fe5b 	bl	80018ac <HAL_GetTick>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	1ad3      	subs	r3, r2, r3
 8003bfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d901      	bls.n	8003c08 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003c04:	2303      	movs	r3, #3
 8003c06:	e095      	b.n	8003d34 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c08:	4b4c      	ldr	r3, [pc, #304]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003c0a:	6a1b      	ldr	r3, [r3, #32]
 8003c0c:	f003 0302 	and.w	r3, r3, #2
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d1ee      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c14:	7dfb      	ldrb	r3, [r7, #23]
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	d105      	bne.n	8003c26 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c1a:	4b48      	ldr	r3, [pc, #288]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003c1c:	69db      	ldr	r3, [r3, #28]
 8003c1e:	4a47      	ldr	r2, [pc, #284]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003c20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c24:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	69db      	ldr	r3, [r3, #28]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	f000 8081 	beq.w	8003d32 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c30:	4b42      	ldr	r3, [pc, #264]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	f003 030c 	and.w	r3, r3, #12
 8003c38:	2b08      	cmp	r3, #8
 8003c3a:	d061      	beq.n	8003d00 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	69db      	ldr	r3, [r3, #28]
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d146      	bne.n	8003cd2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c44:	4b3f      	ldr	r3, [pc, #252]	; (8003d44 <HAL_RCC_OscConfig+0x4fc>)
 8003c46:	2200      	movs	r2, #0
 8003c48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c4a:	f7fd fe2f 	bl	80018ac <HAL_GetTick>
 8003c4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c50:	e008      	b.n	8003c64 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c52:	f7fd fe2b 	bl	80018ac <HAL_GetTick>
 8003c56:	4602      	mov	r2, r0
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	1ad3      	subs	r3, r2, r3
 8003c5c:	2b02      	cmp	r3, #2
 8003c5e:	d901      	bls.n	8003c64 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003c60:	2303      	movs	r3, #3
 8003c62:	e067      	b.n	8003d34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c64:	4b35      	ldr	r3, [pc, #212]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d1f0      	bne.n	8003c52 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6a1b      	ldr	r3, [r3, #32]
 8003c74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c78:	d108      	bne.n	8003c8c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003c7a:	4b30      	ldr	r3, [pc, #192]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	492d      	ldr	r1, [pc, #180]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c8c:	4b2b      	ldr	r3, [pc, #172]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a19      	ldr	r1, [r3, #32]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9c:	430b      	orrs	r3, r1
 8003c9e:	4927      	ldr	r1, [pc, #156]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ca4:	4b27      	ldr	r3, [pc, #156]	; (8003d44 <HAL_RCC_OscConfig+0x4fc>)
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003caa:	f7fd fdff 	bl	80018ac <HAL_GetTick>
 8003cae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003cb0:	e008      	b.n	8003cc4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cb2:	f7fd fdfb 	bl	80018ac <HAL_GetTick>
 8003cb6:	4602      	mov	r2, r0
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	1ad3      	subs	r3, r2, r3
 8003cbc:	2b02      	cmp	r3, #2
 8003cbe:	d901      	bls.n	8003cc4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003cc0:	2303      	movs	r3, #3
 8003cc2:	e037      	b.n	8003d34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003cc4:	4b1d      	ldr	r3, [pc, #116]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d0f0      	beq.n	8003cb2 <HAL_RCC_OscConfig+0x46a>
 8003cd0:	e02f      	b.n	8003d32 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cd2:	4b1c      	ldr	r3, [pc, #112]	; (8003d44 <HAL_RCC_OscConfig+0x4fc>)
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cd8:	f7fd fde8 	bl	80018ac <HAL_GetTick>
 8003cdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cde:	e008      	b.n	8003cf2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ce0:	f7fd fde4 	bl	80018ac <HAL_GetTick>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	2b02      	cmp	r3, #2
 8003cec:	d901      	bls.n	8003cf2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	e020      	b.n	8003d34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cf2:	4b12      	ldr	r3, [pc, #72]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d1f0      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x498>
 8003cfe:	e018      	b.n	8003d32 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	69db      	ldr	r3, [r3, #28]
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d101      	bne.n	8003d0c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e013      	b.n	8003d34 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d0c:	4b0b      	ldr	r3, [pc, #44]	; (8003d3c <HAL_RCC_OscConfig+0x4f4>)
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6a1b      	ldr	r3, [r3, #32]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d106      	bne.n	8003d2e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d001      	beq.n	8003d32 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e000      	b.n	8003d34 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003d32:	2300      	movs	r3, #0
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3718      	adds	r7, #24
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	40021000 	.word	0x40021000
 8003d40:	40007000 	.word	0x40007000
 8003d44:	42420060 	.word	0x42420060

08003d48 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d101      	bne.n	8003d5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e0d0      	b.n	8003efe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d5c:	4b6a      	ldr	r3, [pc, #424]	; (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0307 	and.w	r3, r3, #7
 8003d64:	683a      	ldr	r2, [r7, #0]
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d910      	bls.n	8003d8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d6a:	4b67      	ldr	r3, [pc, #412]	; (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f023 0207 	bic.w	r2, r3, #7
 8003d72:	4965      	ldr	r1, [pc, #404]	; (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d7a:	4b63      	ldr	r3, [pc, #396]	; (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 0307 	and.w	r3, r3, #7
 8003d82:	683a      	ldr	r2, [r7, #0]
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d001      	beq.n	8003d8c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e0b8      	b.n	8003efe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 0302 	and.w	r3, r3, #2
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d020      	beq.n	8003dda <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0304 	and.w	r3, r3, #4
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d005      	beq.n	8003db0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003da4:	4b59      	ldr	r3, [pc, #356]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	4a58      	ldr	r2, [pc, #352]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003daa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003dae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 0308 	and.w	r3, r3, #8
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d005      	beq.n	8003dc8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003dbc:	4b53      	ldr	r3, [pc, #332]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	4a52      	ldr	r2, [pc, #328]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003dc2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003dc6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dc8:	4b50      	ldr	r3, [pc, #320]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	494d      	ldr	r1, [pc, #308]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0301 	and.w	r3, r3, #1
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d040      	beq.n	8003e68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	d107      	bne.n	8003dfe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dee:	4b47      	ldr	r3, [pc, #284]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d115      	bne.n	8003e26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e07f      	b.n	8003efe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	2b02      	cmp	r3, #2
 8003e04:	d107      	bne.n	8003e16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e06:	4b41      	ldr	r3, [pc, #260]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d109      	bne.n	8003e26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e073      	b.n	8003efe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e16:	4b3d      	ldr	r3, [pc, #244]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d101      	bne.n	8003e26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e06b      	b.n	8003efe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e26:	4b39      	ldr	r3, [pc, #228]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f023 0203 	bic.w	r2, r3, #3
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	4936      	ldr	r1, [pc, #216]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003e34:	4313      	orrs	r3, r2
 8003e36:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e38:	f7fd fd38 	bl	80018ac <HAL_GetTick>
 8003e3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e3e:	e00a      	b.n	8003e56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e40:	f7fd fd34 	bl	80018ac <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d901      	bls.n	8003e56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e053      	b.n	8003efe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e56:	4b2d      	ldr	r3, [pc, #180]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	f003 020c 	and.w	r2, r3, #12
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	009b      	lsls	r3, r3, #2
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d1eb      	bne.n	8003e40 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e68:	4b27      	ldr	r3, [pc, #156]	; (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0307 	and.w	r3, r3, #7
 8003e70:	683a      	ldr	r2, [r7, #0]
 8003e72:	429a      	cmp	r2, r3
 8003e74:	d210      	bcs.n	8003e98 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e76:	4b24      	ldr	r3, [pc, #144]	; (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f023 0207 	bic.w	r2, r3, #7
 8003e7e:	4922      	ldr	r1, [pc, #136]	; (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e86:	4b20      	ldr	r3, [pc, #128]	; (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 0307 	and.w	r3, r3, #7
 8003e8e:	683a      	ldr	r2, [r7, #0]
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d001      	beq.n	8003e98 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e032      	b.n	8003efe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 0304 	and.w	r3, r3, #4
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d008      	beq.n	8003eb6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ea4:	4b19      	ldr	r3, [pc, #100]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	4916      	ldr	r1, [pc, #88]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0308 	and.w	r3, r3, #8
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d009      	beq.n	8003ed6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003ec2:	4b12      	ldr	r3, [pc, #72]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	691b      	ldr	r3, [r3, #16]
 8003ece:	00db      	lsls	r3, r3, #3
 8003ed0:	490e      	ldr	r1, [pc, #56]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ed6:	f000 f821 	bl	8003f1c <HAL_RCC_GetSysClockFreq>
 8003eda:	4602      	mov	r2, r0
 8003edc:	4b0b      	ldr	r3, [pc, #44]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	091b      	lsrs	r3, r3, #4
 8003ee2:	f003 030f 	and.w	r3, r3, #15
 8003ee6:	490a      	ldr	r1, [pc, #40]	; (8003f10 <HAL_RCC_ClockConfig+0x1c8>)
 8003ee8:	5ccb      	ldrb	r3, [r1, r3]
 8003eea:	fa22 f303 	lsr.w	r3, r2, r3
 8003eee:	4a09      	ldr	r2, [pc, #36]	; (8003f14 <HAL_RCC_ClockConfig+0x1cc>)
 8003ef0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003ef2:	4b09      	ldr	r3, [pc, #36]	; (8003f18 <HAL_RCC_ClockConfig+0x1d0>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f7fd fc96 	bl	8001828 <HAL_InitTick>

  return HAL_OK;
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3710      	adds	r7, #16
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	bf00      	nop
 8003f08:	40022000 	.word	0x40022000
 8003f0c:	40021000 	.word	0x40021000
 8003f10:	0800a434 	.word	0x0800a434
 8003f14:	20000020 	.word	0x20000020
 8003f18:	20000024 	.word	0x20000024

08003f1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f1c:	b490      	push	{r4, r7}
 8003f1e:	b08a      	sub	sp, #40	; 0x28
 8003f20:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003f22:	4b2a      	ldr	r3, [pc, #168]	; (8003fcc <HAL_RCC_GetSysClockFreq+0xb0>)
 8003f24:	1d3c      	adds	r4, r7, #4
 8003f26:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003f28:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003f2c:	f240 2301 	movw	r3, #513	; 0x201
 8003f30:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003f32:	2300      	movs	r3, #0
 8003f34:	61fb      	str	r3, [r7, #28]
 8003f36:	2300      	movs	r3, #0
 8003f38:	61bb      	str	r3, [r7, #24]
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	627b      	str	r3, [r7, #36]	; 0x24
 8003f3e:	2300      	movs	r3, #0
 8003f40:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003f42:	2300      	movs	r3, #0
 8003f44:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003f46:	4b22      	ldr	r3, [pc, #136]	; (8003fd0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003f4c:	69fb      	ldr	r3, [r7, #28]
 8003f4e:	f003 030c 	and.w	r3, r3, #12
 8003f52:	2b04      	cmp	r3, #4
 8003f54:	d002      	beq.n	8003f5c <HAL_RCC_GetSysClockFreq+0x40>
 8003f56:	2b08      	cmp	r3, #8
 8003f58:	d003      	beq.n	8003f62 <HAL_RCC_GetSysClockFreq+0x46>
 8003f5a:	e02d      	b.n	8003fb8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f5c:	4b1d      	ldr	r3, [pc, #116]	; (8003fd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f5e:	623b      	str	r3, [r7, #32]
      break;
 8003f60:	e02d      	b.n	8003fbe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	0c9b      	lsrs	r3, r3, #18
 8003f66:	f003 030f 	and.w	r3, r3, #15
 8003f6a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003f6e:	4413      	add	r3, r2
 8003f70:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003f74:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003f76:	69fb      	ldr	r3, [r7, #28]
 8003f78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d013      	beq.n	8003fa8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003f80:	4b13      	ldr	r3, [pc, #76]	; (8003fd0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	0c5b      	lsrs	r3, r3, #17
 8003f86:	f003 0301 	and.w	r3, r3, #1
 8003f8a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003f8e:	4413      	add	r3, r2
 8003f90:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003f94:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	4a0e      	ldr	r2, [pc, #56]	; (8003fd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f9a:	fb02 f203 	mul.w	r2, r2, r3
 8003f9e:	69bb      	ldr	r3, [r7, #24]
 8003fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fa4:	627b      	str	r3, [r7, #36]	; 0x24
 8003fa6:	e004      	b.n	8003fb2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	4a0b      	ldr	r2, [pc, #44]	; (8003fd8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003fac:	fb02 f303 	mul.w	r3, r2, r3
 8003fb0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb4:	623b      	str	r3, [r7, #32]
      break;
 8003fb6:	e002      	b.n	8003fbe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003fb8:	4b06      	ldr	r3, [pc, #24]	; (8003fd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fba:	623b      	str	r3, [r7, #32]
      break;
 8003fbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fbe:	6a3b      	ldr	r3, [r7, #32]
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3728      	adds	r7, #40	; 0x28
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bc90      	pop	{r4, r7}
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop
 8003fcc:	0800a3c8 	.word	0x0800a3c8
 8003fd0:	40021000 	.word	0x40021000
 8003fd4:	007a1200 	.word	0x007a1200
 8003fd8:	003d0900 	.word	0x003d0900

08003fdc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b085      	sub	sp, #20
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003fe4:	4b0a      	ldr	r3, [pc, #40]	; (8004010 <RCC_Delay+0x34>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a0a      	ldr	r2, [pc, #40]	; (8004014 <RCC_Delay+0x38>)
 8003fea:	fba2 2303 	umull	r2, r3, r2, r3
 8003fee:	0a5b      	lsrs	r3, r3, #9
 8003ff0:	687a      	ldr	r2, [r7, #4]
 8003ff2:	fb02 f303 	mul.w	r3, r2, r3
 8003ff6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003ff8:	bf00      	nop
  }
  while (Delay --);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	1e5a      	subs	r2, r3, #1
 8003ffe:	60fa      	str	r2, [r7, #12]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d1f9      	bne.n	8003ff8 <RCC_Delay+0x1c>
}
 8004004:	bf00      	nop
 8004006:	bf00      	nop
 8004008:	3714      	adds	r7, #20
 800400a:	46bd      	mov	sp, r7
 800400c:	bc80      	pop	{r7}
 800400e:	4770      	bx	lr
 8004010:	20000020 	.word	0x20000020
 8004014:	10624dd3 	.word	0x10624dd3

08004018 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b086      	sub	sp, #24
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004020:	2300      	movs	r3, #0
 8004022:	613b      	str	r3, [r7, #16]
 8004024:	2300      	movs	r3, #0
 8004026:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f003 0301 	and.w	r3, r3, #1
 8004030:	2b00      	cmp	r3, #0
 8004032:	d07d      	beq.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004034:	2300      	movs	r3, #0
 8004036:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004038:	4b4f      	ldr	r3, [pc, #316]	; (8004178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800403a:	69db      	ldr	r3, [r3, #28]
 800403c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004040:	2b00      	cmp	r3, #0
 8004042:	d10d      	bne.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004044:	4b4c      	ldr	r3, [pc, #304]	; (8004178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004046:	69db      	ldr	r3, [r3, #28]
 8004048:	4a4b      	ldr	r2, [pc, #300]	; (8004178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800404a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800404e:	61d3      	str	r3, [r2, #28]
 8004050:	4b49      	ldr	r3, [pc, #292]	; (8004178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004052:	69db      	ldr	r3, [r3, #28]
 8004054:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004058:	60bb      	str	r3, [r7, #8]
 800405a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800405c:	2301      	movs	r3, #1
 800405e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004060:	4b46      	ldr	r3, [pc, #280]	; (800417c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004068:	2b00      	cmp	r3, #0
 800406a:	d118      	bne.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800406c:	4b43      	ldr	r3, [pc, #268]	; (800417c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a42      	ldr	r2, [pc, #264]	; (800417c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004072:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004076:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004078:	f7fd fc18 	bl	80018ac <HAL_GetTick>
 800407c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800407e:	e008      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004080:	f7fd fc14 	bl	80018ac <HAL_GetTick>
 8004084:	4602      	mov	r2, r0
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	1ad3      	subs	r3, r2, r3
 800408a:	2b64      	cmp	r3, #100	; 0x64
 800408c:	d901      	bls.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800408e:	2303      	movs	r3, #3
 8004090:	e06d      	b.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004092:	4b3a      	ldr	r3, [pc, #232]	; (800417c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800409a:	2b00      	cmp	r3, #0
 800409c:	d0f0      	beq.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800409e:	4b36      	ldr	r3, [pc, #216]	; (8004178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040a0:	6a1b      	ldr	r3, [r3, #32]
 80040a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040a6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d02e      	beq.n	800410c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040b6:	68fa      	ldr	r2, [r7, #12]
 80040b8:	429a      	cmp	r2, r3
 80040ba:	d027      	beq.n	800410c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80040bc:	4b2e      	ldr	r3, [pc, #184]	; (8004178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040be:	6a1b      	ldr	r3, [r3, #32]
 80040c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040c4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80040c6:	4b2e      	ldr	r3, [pc, #184]	; (8004180 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80040c8:	2201      	movs	r2, #1
 80040ca:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80040cc:	4b2c      	ldr	r3, [pc, #176]	; (8004180 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80040ce:	2200      	movs	r2, #0
 80040d0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80040d2:	4a29      	ldr	r2, [pc, #164]	; (8004178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f003 0301 	and.w	r3, r3, #1
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d014      	beq.n	800410c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040e2:	f7fd fbe3 	bl	80018ac <HAL_GetTick>
 80040e6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040e8:	e00a      	b.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040ea:	f7fd fbdf 	bl	80018ac <HAL_GetTick>
 80040ee:	4602      	mov	r2, r0
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	1ad3      	subs	r3, r2, r3
 80040f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d901      	bls.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	e036      	b.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004100:	4b1d      	ldr	r3, [pc, #116]	; (8004178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004102:	6a1b      	ldr	r3, [r3, #32]
 8004104:	f003 0302 	and.w	r3, r3, #2
 8004108:	2b00      	cmp	r3, #0
 800410a:	d0ee      	beq.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800410c:	4b1a      	ldr	r3, [pc, #104]	; (8004178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800410e:	6a1b      	ldr	r3, [r3, #32]
 8004110:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	4917      	ldr	r1, [pc, #92]	; (8004178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800411a:	4313      	orrs	r3, r2
 800411c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800411e:	7dfb      	ldrb	r3, [r7, #23]
 8004120:	2b01      	cmp	r3, #1
 8004122:	d105      	bne.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004124:	4b14      	ldr	r3, [pc, #80]	; (8004178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004126:	69db      	ldr	r3, [r3, #28]
 8004128:	4a13      	ldr	r2, [pc, #76]	; (8004178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800412a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800412e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 0302 	and.w	r3, r3, #2
 8004138:	2b00      	cmp	r3, #0
 800413a:	d008      	beq.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800413c:	4b0e      	ldr	r3, [pc, #56]	; (8004178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	490b      	ldr	r1, [pc, #44]	; (8004178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800414a:	4313      	orrs	r3, r2
 800414c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 0310 	and.w	r3, r3, #16
 8004156:	2b00      	cmp	r3, #0
 8004158:	d008      	beq.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800415a:	4b07      	ldr	r3, [pc, #28]	; (8004178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	4904      	ldr	r1, [pc, #16]	; (8004178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004168:	4313      	orrs	r3, r2
 800416a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800416c:	2300      	movs	r3, #0
}
 800416e:	4618      	mov	r0, r3
 8004170:	3718      	adds	r7, #24
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}
 8004176:	bf00      	nop
 8004178:	40021000 	.word	0x40021000
 800417c:	40007000 	.word	0x40007000
 8004180:	42420440 	.word	0x42420440

08004184 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b082      	sub	sp, #8
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d101      	bne.n	8004196 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e076      	b.n	8004284 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800419a:	2b00      	cmp	r3, #0
 800419c:	d108      	bne.n	80041b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80041a6:	d009      	beq.n	80041bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2200      	movs	r2, #0
 80041ac:	61da      	str	r2, [r3, #28]
 80041ae:	e005      	b.n	80041bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2200      	movs	r2, #0
 80041c0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d106      	bne.n	80041dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f7fd f9a4 	bl	8001524 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2202      	movs	r2, #2
 80041e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041f2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004204:	431a      	orrs	r2, r3
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800420e:	431a      	orrs	r2, r3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	691b      	ldr	r3, [r3, #16]
 8004214:	f003 0302 	and.w	r3, r3, #2
 8004218:	431a      	orrs	r2, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	695b      	ldr	r3, [r3, #20]
 800421e:	f003 0301 	and.w	r3, r3, #1
 8004222:	431a      	orrs	r2, r3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	699b      	ldr	r3, [r3, #24]
 8004228:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800422c:	431a      	orrs	r2, r3
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	69db      	ldr	r3, [r3, #28]
 8004232:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004236:	431a      	orrs	r2, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6a1b      	ldr	r3, [r3, #32]
 800423c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004240:	ea42 0103 	orr.w	r1, r2, r3
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004248:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	430a      	orrs	r2, r1
 8004252:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	699b      	ldr	r3, [r3, #24]
 8004258:	0c1a      	lsrs	r2, r3, #16
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f002 0204 	and.w	r2, r2, #4
 8004262:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	69da      	ldr	r2, [r3, #28]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004272:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2200      	movs	r2, #0
 8004278:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2201      	movs	r2, #1
 800427e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004282:	2300      	movs	r3, #0
}
 8004284:	4618      	mov	r0, r3
 8004286:	3708      	adds	r7, #8
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}

0800428c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b08a      	sub	sp, #40	; 0x28
 8004290:	af02      	add	r7, sp, #8
 8004292:	60f8      	str	r0, [r7, #12]
 8004294:	60b9      	str	r1, [r7, #8]
 8004296:	603b      	str	r3, [r7, #0]
 8004298:	4613      	mov	r3, r2
 800429a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800429c:	2300      	movs	r3, #0
 800429e:	77fb      	strb	r3, [r7, #31]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042a8:	d112      	bne.n	80042d0 <HAL_SPI_Receive+0x44>
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d10e      	bne.n	80042d0 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2204      	movs	r2, #4
 80042b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80042ba:	88fa      	ldrh	r2, [r7, #6]
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	9300      	str	r3, [sp, #0]
 80042c0:	4613      	mov	r3, r2
 80042c2:	68ba      	ldr	r2, [r7, #8]
 80042c4:	68b9      	ldr	r1, [r7, #8]
 80042c6:	68f8      	ldr	r0, [r7, #12]
 80042c8:	f000 f917 	bl	80044fa <HAL_SPI_TransmitReceive>
 80042cc:	4603      	mov	r3, r0
 80042ce:	e110      	b.n	80044f2 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d101      	bne.n	80042de <HAL_SPI_Receive+0x52>
 80042da:	2302      	movs	r3, #2
 80042dc:	e109      	b.n	80044f2 <HAL_SPI_Receive+0x266>
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2201      	movs	r2, #1
 80042e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80042e6:	f7fd fae1 	bl	80018ac <HAL_GetTick>
 80042ea:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80042f2:	b2db      	uxtb	r3, r3
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d002      	beq.n	80042fe <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80042f8:	2302      	movs	r3, #2
 80042fa:	77fb      	strb	r3, [r7, #31]
    goto error;
 80042fc:	e0f0      	b.n	80044e0 <HAL_SPI_Receive+0x254>
  }

  if ((pData == NULL) || (Size == 0U))
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d002      	beq.n	800430a <HAL_SPI_Receive+0x7e>
 8004304:	88fb      	ldrh	r3, [r7, #6]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d102      	bne.n	8004310 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800430e:	e0e7      	b.n	80044e0 <HAL_SPI_Receive+0x254>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2204      	movs	r2, #4
 8004314:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2200      	movs	r2, #0
 800431c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	68ba      	ldr	r2, [r7, #8]
 8004322:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	88fa      	ldrh	r2, [r7, #6]
 8004328:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	88fa      	ldrh	r2, [r7, #6]
 800432e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2200      	movs	r2, #0
 8004334:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2200      	movs	r2, #0
 800433a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2200      	movs	r2, #0
 8004340:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2200      	movs	r2, #0
 8004346:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2200      	movs	r2, #0
 800434c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004356:	d10f      	bne.n	8004378 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004366:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	681a      	ldr	r2, [r3, #0]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004376:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004382:	2b40      	cmp	r3, #64	; 0x40
 8004384:	d007      	beq.n	8004396 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004394:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	2b00      	cmp	r3, #0
 800439c:	f040 8088 	bne.w	80044b0 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80043a0:	e02e      	b.n	8004400 <HAL_SPI_Receive+0x174>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	f003 0301 	and.w	r3, r3, #1
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d115      	bne.n	80043dc <HAL_SPI_Receive+0x150>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f103 020c 	add.w	r2, r3, #12
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043bc:	7812      	ldrb	r2, [r2, #0]
 80043be:	b2d2      	uxtb	r2, r2
 80043c0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043c6:	1c5a      	adds	r2, r3, #1
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	3b01      	subs	r3, #1
 80043d4:	b29a      	uxth	r2, r3
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80043da:	e011      	b.n	8004400 <HAL_SPI_Receive+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043dc:	f7fd fa66 	bl	80018ac <HAL_GetTick>
 80043e0:	4602      	mov	r2, r0
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	1ad3      	subs	r3, r2, r3
 80043e6:	683a      	ldr	r2, [r7, #0]
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d803      	bhi.n	80043f4 <HAL_SPI_Receive+0x168>
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043f2:	d102      	bne.n	80043fa <HAL_SPI_Receive+0x16e>
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d102      	bne.n	8004400 <HAL_SPI_Receive+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80043fe:	e06f      	b.n	80044e0 <HAL_SPI_Receive+0x254>
    while (hspi->RxXferCount > 0U)
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004404:	b29b      	uxth	r3, r3
 8004406:	2b00      	cmp	r3, #0
 8004408:	d1cb      	bne.n	80043a2 <HAL_SPI_Receive+0x116>
 800440a:	e056      	b.n	80044ba <HAL_SPI_Receive+0x22e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
    	// if RXONLY
    	if ((hspi->Instance->CR1 & SPI_CR1_RXONLY) == SPI_CR1_RXONLY)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004416:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800441a:	d11c      	bne.n	8004456 <HAL_SPI_Receive+0x1ca>
    	{
		  /* Check if the SPI is already enabled */
		  if (((hspi->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004426:	2b40      	cmp	r3, #64	; 0x40
 8004428:	d115      	bne.n	8004456 <HAL_SPI_Receive+0x1ca>
				  && (hspi->RxXferCount == 1U))
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800442e:	b29b      	uxth	r3, r3
 8004430:	2b01      	cmp	r3, #1
 8004432:	d110      	bne.n	8004456 <HAL_SPI_Receive+0x1ca>
		  {
			  // delay for ~ 150 cycles (~ SPI clock cycle for Fclk/128
			  // (Page 718 from RM0008 Rev 21)
			  for (int i = 12; i > 0; i--);
 8004434:	230c      	movs	r3, #12
 8004436:	61bb      	str	r3, [r7, #24]
 8004438:	e002      	b.n	8004440 <HAL_SPI_Receive+0x1b4>
 800443a:	69bb      	ldr	r3, [r7, #24]
 800443c:	3b01      	subs	r3, #1
 800443e:	61bb      	str	r3, [r7, #24]
 8004440:	69bb      	ldr	r3, [r7, #24]
 8004442:	2b00      	cmp	r3, #0
 8004444:	dcf9      	bgt.n	800443a <HAL_SPI_Receive+0x1ae>
			/* Disable SPI peripheral */
			__HAL_SPI_DISABLE(hspi);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	681a      	ldr	r2, [r3, #0]
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004454:	601a      	str	r2, [r3, #0]
		  }
    	}
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	f003 0301 	and.w	r3, r3, #1
 8004460:	2b01      	cmp	r3, #1
 8004462:	d113      	bne.n	800448c <HAL_SPI_Receive+0x200>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	68da      	ldr	r2, [r3, #12]
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800446e:	b292      	uxth	r2, r2
 8004470:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004476:	1c9a      	adds	r2, r3, #2
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004480:	b29b      	uxth	r3, r3
 8004482:	3b01      	subs	r3, #1
 8004484:	b29a      	uxth	r2, r3
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	87da      	strh	r2, [r3, #62]	; 0x3e
 800448a:	e011      	b.n	80044b0 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800448c:	f7fd fa0e 	bl	80018ac <HAL_GetTick>
 8004490:	4602      	mov	r2, r0
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	683a      	ldr	r2, [r7, #0]
 8004498:	429a      	cmp	r2, r3
 800449a:	d803      	bhi.n	80044a4 <HAL_SPI_Receive+0x218>
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044a2:	d102      	bne.n	80044aa <HAL_SPI_Receive+0x21e>
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d102      	bne.n	80044b0 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 80044aa:	2303      	movs	r3, #3
 80044ac:	77fb      	strb	r3, [r7, #31]
          goto error;
 80044ae:	e017      	b.n	80044e0 <HAL_SPI_Receive+0x254>
    while (hspi->RxXferCount > 0U)
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d1a8      	bne.n	800440c <HAL_SPI_Receive+0x180>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80044ba:	697a      	ldr	r2, [r7, #20]
 80044bc:	6839      	ldr	r1, [r7, #0]
 80044be:	68f8      	ldr	r0, [r7, #12]
 80044c0:	f000 fa46 	bl	8004950 <SPI_EndRxTransaction>
 80044c4:	4603      	mov	r3, r0
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d002      	beq.n	80044d0 <HAL_SPI_Receive+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2220      	movs	r2, #32
 80044ce:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d002      	beq.n	80044de <HAL_SPI_Receive+0x252>
  {
    errorcode = HAL_ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	77fb      	strb	r3, [r7, #31]
 80044dc:	e000      	b.n	80044e0 <HAL_SPI_Receive+0x254>
  }

error :
 80044de:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2201      	movs	r2, #1
 80044e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2200      	movs	r2, #0
 80044ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80044f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	3720      	adds	r7, #32
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}

080044fa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80044fa:	b580      	push	{r7, lr}
 80044fc:	b08c      	sub	sp, #48	; 0x30
 80044fe:	af00      	add	r7, sp, #0
 8004500:	60f8      	str	r0, [r7, #12]
 8004502:	60b9      	str	r1, [r7, #8]
 8004504:	607a      	str	r2, [r7, #4]
 8004506:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004508:	2301      	movs	r3, #1
 800450a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800450c:	2300      	movs	r3, #0
 800450e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004518:	2b01      	cmp	r3, #1
 800451a:	d101      	bne.n	8004520 <HAL_SPI_TransmitReceive+0x26>
 800451c:	2302      	movs	r3, #2
 800451e:	e18a      	b.n	8004836 <HAL_SPI_TransmitReceive+0x33c>
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004528:	f7fd f9c0 	bl	80018ac <HAL_GetTick>
 800452c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004534:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800453e:	887b      	ldrh	r3, [r7, #2]
 8004540:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004542:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004546:	2b01      	cmp	r3, #1
 8004548:	d00f      	beq.n	800456a <HAL_SPI_TransmitReceive+0x70>
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004550:	d107      	bne.n	8004562 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d103      	bne.n	8004562 <HAL_SPI_TransmitReceive+0x68>
 800455a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800455e:	2b04      	cmp	r3, #4
 8004560:	d003      	beq.n	800456a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004562:	2302      	movs	r3, #2
 8004564:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004568:	e15b      	b.n	8004822 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d005      	beq.n	800457c <HAL_SPI_TransmitReceive+0x82>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d002      	beq.n	800457c <HAL_SPI_TransmitReceive+0x82>
 8004576:	887b      	ldrh	r3, [r7, #2]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d103      	bne.n	8004584 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004582:	e14e      	b.n	8004822 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800458a:	b2db      	uxtb	r3, r3
 800458c:	2b04      	cmp	r3, #4
 800458e:	d003      	beq.n	8004598 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	2205      	movs	r2, #5
 8004594:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2200      	movs	r2, #0
 800459c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	687a      	ldr	r2, [r7, #4]
 80045a2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	887a      	ldrh	r2, [r7, #2]
 80045a8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	887a      	ldrh	r2, [r7, #2]
 80045ae:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	68ba      	ldr	r2, [r7, #8]
 80045b4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	887a      	ldrh	r2, [r7, #2]
 80045ba:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	887a      	ldrh	r2, [r7, #2]
 80045c0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2200      	movs	r2, #0
 80045c6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2200      	movs	r2, #0
 80045cc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045d8:	2b40      	cmp	r3, #64	; 0x40
 80045da:	d007      	beq.n	80045ec <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	68db      	ldr	r3, [r3, #12]
 80045f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045f4:	d178      	bne.n	80046e8 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d002      	beq.n	8004604 <HAL_SPI_TransmitReceive+0x10a>
 80045fe:	8b7b      	ldrh	r3, [r7, #26]
 8004600:	2b01      	cmp	r3, #1
 8004602:	d166      	bne.n	80046d2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004608:	881a      	ldrh	r2, [r3, #0]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004614:	1c9a      	adds	r2, r3, #2
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800461e:	b29b      	uxth	r3, r3
 8004620:	3b01      	subs	r3, #1
 8004622:	b29a      	uxth	r2, r3
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004628:	e053      	b.n	80046d2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	f003 0302 	and.w	r3, r3, #2
 8004634:	2b02      	cmp	r3, #2
 8004636:	d11b      	bne.n	8004670 <HAL_SPI_TransmitReceive+0x176>
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800463c:	b29b      	uxth	r3, r3
 800463e:	2b00      	cmp	r3, #0
 8004640:	d016      	beq.n	8004670 <HAL_SPI_TransmitReceive+0x176>
 8004642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004644:	2b01      	cmp	r3, #1
 8004646:	d113      	bne.n	8004670 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800464c:	881a      	ldrh	r2, [r3, #0]
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004658:	1c9a      	adds	r2, r3, #2
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004662:	b29b      	uxth	r3, r3
 8004664:	3b01      	subs	r3, #1
 8004666:	b29a      	uxth	r2, r3
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800466c:	2300      	movs	r3, #0
 800466e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	f003 0301 	and.w	r3, r3, #1
 800467a:	2b01      	cmp	r3, #1
 800467c:	d119      	bne.n	80046b2 <HAL_SPI_TransmitReceive+0x1b8>
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004682:	b29b      	uxth	r3, r3
 8004684:	2b00      	cmp	r3, #0
 8004686:	d014      	beq.n	80046b2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	68da      	ldr	r2, [r3, #12]
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004692:	b292      	uxth	r2, r2
 8004694:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800469a:	1c9a      	adds	r2, r3, #2
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046a4:	b29b      	uxth	r3, r3
 80046a6:	3b01      	subs	r3, #1
 80046a8:	b29a      	uxth	r2, r3
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80046ae:	2301      	movs	r3, #1
 80046b0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80046b2:	f7fd f8fb 	bl	80018ac <HAL_GetTick>
 80046b6:	4602      	mov	r2, r0
 80046b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ba:	1ad3      	subs	r3, r2, r3
 80046bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80046be:	429a      	cmp	r2, r3
 80046c0:	d807      	bhi.n	80046d2 <HAL_SPI_TransmitReceive+0x1d8>
 80046c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046c8:	d003      	beq.n	80046d2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80046ca:	2303      	movs	r3, #3
 80046cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80046d0:	e0a7      	b.n	8004822 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046d6:	b29b      	uxth	r3, r3
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d1a6      	bne.n	800462a <HAL_SPI_TransmitReceive+0x130>
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046e0:	b29b      	uxth	r3, r3
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d1a1      	bne.n	800462a <HAL_SPI_TransmitReceive+0x130>
 80046e6:	e07c      	b.n	80047e2 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d002      	beq.n	80046f6 <HAL_SPI_TransmitReceive+0x1fc>
 80046f0:	8b7b      	ldrh	r3, [r7, #26]
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d16b      	bne.n	80047ce <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	330c      	adds	r3, #12
 8004700:	7812      	ldrb	r2, [r2, #0]
 8004702:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004708:	1c5a      	adds	r2, r3, #1
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004712:	b29b      	uxth	r3, r3
 8004714:	3b01      	subs	r3, #1
 8004716:	b29a      	uxth	r2, r3
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800471c:	e057      	b.n	80047ce <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	f003 0302 	and.w	r3, r3, #2
 8004728:	2b02      	cmp	r3, #2
 800472a:	d11c      	bne.n	8004766 <HAL_SPI_TransmitReceive+0x26c>
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004730:	b29b      	uxth	r3, r3
 8004732:	2b00      	cmp	r3, #0
 8004734:	d017      	beq.n	8004766 <HAL_SPI_TransmitReceive+0x26c>
 8004736:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004738:	2b01      	cmp	r3, #1
 800473a:	d114      	bne.n	8004766 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	330c      	adds	r3, #12
 8004746:	7812      	ldrb	r2, [r2, #0]
 8004748:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800474e:	1c5a      	adds	r2, r3, #1
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004758:	b29b      	uxth	r3, r3
 800475a:	3b01      	subs	r3, #1
 800475c:	b29a      	uxth	r2, r3
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004762:	2300      	movs	r3, #0
 8004764:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	f003 0301 	and.w	r3, r3, #1
 8004770:	2b01      	cmp	r3, #1
 8004772:	d119      	bne.n	80047a8 <HAL_SPI_TransmitReceive+0x2ae>
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004778:	b29b      	uxth	r3, r3
 800477a:	2b00      	cmp	r3, #0
 800477c:	d014      	beq.n	80047a8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	68da      	ldr	r2, [r3, #12]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004788:	b2d2      	uxtb	r2, r2
 800478a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004790:	1c5a      	adds	r2, r3, #1
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800479a:	b29b      	uxth	r3, r3
 800479c:	3b01      	subs	r3, #1
 800479e:	b29a      	uxth	r2, r3
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80047a4:	2301      	movs	r3, #1
 80047a6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80047a8:	f7fd f880 	bl	80018ac <HAL_GetTick>
 80047ac:	4602      	mov	r2, r0
 80047ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b0:	1ad3      	subs	r3, r2, r3
 80047b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d803      	bhi.n	80047c0 <HAL_SPI_TransmitReceive+0x2c6>
 80047b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047be:	d102      	bne.n	80047c6 <HAL_SPI_TransmitReceive+0x2cc>
 80047c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d103      	bne.n	80047ce <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80047c6:	2303      	movs	r3, #3
 80047c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80047cc:	e029      	b.n	8004822 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d1a2      	bne.n	800471e <HAL_SPI_TransmitReceive+0x224>
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047dc:	b29b      	uxth	r3, r3
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d19d      	bne.n	800471e <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047e4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80047e6:	68f8      	ldr	r0, [r7, #12]
 80047e8:	f000 f904 	bl	80049f4 <SPI_EndRxTxTransaction>
 80047ec:	4603      	mov	r3, r0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d006      	beq.n	8004800 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2220      	movs	r2, #32
 80047fc:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80047fe:	e010      	b.n	8004822 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d10b      	bne.n	8004820 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004808:	2300      	movs	r3, #0
 800480a:	617b      	str	r3, [r7, #20]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	617b      	str	r3, [r7, #20]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	617b      	str	r3, [r7, #20]
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	e000      	b.n	8004822 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004820:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2201      	movs	r2, #1
 8004826:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2200      	movs	r2, #0
 800482e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004832:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004836:	4618      	mov	r0, r3
 8004838:	3730      	adds	r7, #48	; 0x30
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}
	...

08004840 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b088      	sub	sp, #32
 8004844:	af00      	add	r7, sp, #0
 8004846:	60f8      	str	r0, [r7, #12]
 8004848:	60b9      	str	r1, [r7, #8]
 800484a:	603b      	str	r3, [r7, #0]
 800484c:	4613      	mov	r3, r2
 800484e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004850:	f7fd f82c 	bl	80018ac <HAL_GetTick>
 8004854:	4602      	mov	r2, r0
 8004856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004858:	1a9b      	subs	r3, r3, r2
 800485a:	683a      	ldr	r2, [r7, #0]
 800485c:	4413      	add	r3, r2
 800485e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004860:	f7fd f824 	bl	80018ac <HAL_GetTick>
 8004864:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004866:	4b39      	ldr	r3, [pc, #228]	; (800494c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	015b      	lsls	r3, r3, #5
 800486c:	0d1b      	lsrs	r3, r3, #20
 800486e:	69fa      	ldr	r2, [r7, #28]
 8004870:	fb02 f303 	mul.w	r3, r2, r3
 8004874:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004876:	e054      	b.n	8004922 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800487e:	d050      	beq.n	8004922 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004880:	f7fd f814 	bl	80018ac <HAL_GetTick>
 8004884:	4602      	mov	r2, r0
 8004886:	69bb      	ldr	r3, [r7, #24]
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	69fa      	ldr	r2, [r7, #28]
 800488c:	429a      	cmp	r2, r3
 800488e:	d902      	bls.n	8004896 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004890:	69fb      	ldr	r3, [r7, #28]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d13d      	bne.n	8004912 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	685a      	ldr	r2, [r3, #4]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80048a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80048ae:	d111      	bne.n	80048d4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048b8:	d004      	beq.n	80048c4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048c2:	d107      	bne.n	80048d4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048dc:	d10f      	bne.n	80048fe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80048ec:	601a      	str	r2, [r3, #0]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80048fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2201      	movs	r2, #1
 8004902:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2200      	movs	r2, #0
 800490a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800490e:	2303      	movs	r3, #3
 8004910:	e017      	b.n	8004942 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d101      	bne.n	800491c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004918:	2300      	movs	r3, #0
 800491a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	3b01      	subs	r3, #1
 8004920:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	689a      	ldr	r2, [r3, #8]
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	4013      	ands	r3, r2
 800492c:	68ba      	ldr	r2, [r7, #8]
 800492e:	429a      	cmp	r2, r3
 8004930:	bf0c      	ite	eq
 8004932:	2301      	moveq	r3, #1
 8004934:	2300      	movne	r3, #0
 8004936:	b2db      	uxtb	r3, r3
 8004938:	461a      	mov	r2, r3
 800493a:	79fb      	ldrb	r3, [r7, #7]
 800493c:	429a      	cmp	r2, r3
 800493e:	d19b      	bne.n	8004878 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004940:	2300      	movs	r3, #0
}
 8004942:	4618      	mov	r0, r3
 8004944:	3720      	adds	r7, #32
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	20000020 	.word	0x20000020

08004950 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b086      	sub	sp, #24
 8004954:	af02      	add	r7, sp, #8
 8004956:	60f8      	str	r0, [r7, #12]
 8004958:	60b9      	str	r1, [r7, #8]
 800495a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004964:	d111      	bne.n	800498a <SPI_EndRxTransaction+0x3a>
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800496e:	d004      	beq.n	800497a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004978:	d107      	bne.n	800498a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004988:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004992:	d117      	bne.n	80049c4 <SPI_EndRxTransaction+0x74>
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800499c:	d112      	bne.n	80049c4 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	9300      	str	r3, [sp, #0]
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	2200      	movs	r2, #0
 80049a6:	2101      	movs	r1, #1
 80049a8:	68f8      	ldr	r0, [r7, #12]
 80049aa:	f7ff ff49 	bl	8004840 <SPI_WaitFlagStateUntilTimeout>
 80049ae:	4603      	mov	r3, r0
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d01a      	beq.n	80049ea <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049b8:	f043 0220 	orr.w	r2, r3, #32
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	e013      	b.n	80049ec <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	9300      	str	r3, [sp, #0]
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	2200      	movs	r2, #0
 80049cc:	2180      	movs	r1, #128	; 0x80
 80049ce:	68f8      	ldr	r0, [r7, #12]
 80049d0:	f7ff ff36 	bl	8004840 <SPI_WaitFlagStateUntilTimeout>
 80049d4:	4603      	mov	r3, r0
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d007      	beq.n	80049ea <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049de:	f043 0220 	orr.w	r2, r3, #32
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80049e6:	2303      	movs	r3, #3
 80049e8:	e000      	b.n	80049ec <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80049ea:	2300      	movs	r3, #0
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3710      	adds	r7, #16
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}

080049f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b086      	sub	sp, #24
 80049f8:	af02      	add	r7, sp, #8
 80049fa:	60f8      	str	r0, [r7, #12]
 80049fc:	60b9      	str	r1, [r7, #8]
 80049fe:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	9300      	str	r3, [sp, #0]
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	2200      	movs	r2, #0
 8004a08:	2180      	movs	r1, #128	; 0x80
 8004a0a:	68f8      	ldr	r0, [r7, #12]
 8004a0c:	f7ff ff18 	bl	8004840 <SPI_WaitFlagStateUntilTimeout>
 8004a10:	4603      	mov	r3, r0
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d007      	beq.n	8004a26 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a1a:	f043 0220 	orr.w	r2, r3, #32
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004a22:	2303      	movs	r3, #3
 8004a24:	e000      	b.n	8004a28 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004a26:	2300      	movs	r3, #0
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	3710      	adds	r7, #16
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}

08004a30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b082      	sub	sp, #8
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d101      	bne.n	8004a42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	e041      	b.n	8004ac6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d106      	bne.n	8004a5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2200      	movs	r2, #0
 8004a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f7fc fdae 	bl	80015b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2202      	movs	r2, #2
 8004a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	3304      	adds	r3, #4
 8004a6c:	4619      	mov	r1, r3
 8004a6e:	4610      	mov	r0, r2
 8004a70:	f000 fe52 	bl	8005718 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2201      	movs	r2, #1
 8004a78:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2201      	movs	r2, #1
 8004a80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2201      	movs	r2, #1
 8004a88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2201      	movs	r2, #1
 8004a90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2201      	movs	r2, #1
 8004a98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2201      	movs	r2, #1
 8004ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ac4:	2300      	movs	r3, #0
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3708      	adds	r7, #8
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}
	...

08004ad0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b085      	sub	sp, #20
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d001      	beq.n	8004ae8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e032      	b.n	8004b4e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2202      	movs	r2, #2
 8004aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a18      	ldr	r2, [pc, #96]	; (8004b58 <HAL_TIM_Base_Start+0x88>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d00e      	beq.n	8004b18 <HAL_TIM_Base_Start+0x48>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b02:	d009      	beq.n	8004b18 <HAL_TIM_Base_Start+0x48>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a14      	ldr	r2, [pc, #80]	; (8004b5c <HAL_TIM_Base_Start+0x8c>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d004      	beq.n	8004b18 <HAL_TIM_Base_Start+0x48>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a13      	ldr	r2, [pc, #76]	; (8004b60 <HAL_TIM_Base_Start+0x90>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d111      	bne.n	8004b3c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	f003 0307 	and.w	r3, r3, #7
 8004b22:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2b06      	cmp	r3, #6
 8004b28:	d010      	beq.n	8004b4c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f042 0201 	orr.w	r2, r2, #1
 8004b38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b3a:	e007      	b.n	8004b4c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f042 0201 	orr.w	r2, r2, #1
 8004b4a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b4c:	2300      	movs	r3, #0
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	3714      	adds	r7, #20
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bc80      	pop	{r7}
 8004b56:	4770      	bx	lr
 8004b58:	40012c00 	.word	0x40012c00
 8004b5c:	40000400 	.word	0x40000400
 8004b60:	40000800 	.word	0x40000800

08004b64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b085      	sub	sp, #20
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b72:	b2db      	uxtb	r3, r3
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d001      	beq.n	8004b7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e03a      	b.n	8004bf2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2202      	movs	r2, #2
 8004b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	68da      	ldr	r2, [r3, #12]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f042 0201 	orr.w	r2, r2, #1
 8004b92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a18      	ldr	r2, [pc, #96]	; (8004bfc <HAL_TIM_Base_Start_IT+0x98>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d00e      	beq.n	8004bbc <HAL_TIM_Base_Start_IT+0x58>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ba6:	d009      	beq.n	8004bbc <HAL_TIM_Base_Start_IT+0x58>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a14      	ldr	r2, [pc, #80]	; (8004c00 <HAL_TIM_Base_Start_IT+0x9c>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d004      	beq.n	8004bbc <HAL_TIM_Base_Start_IT+0x58>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a13      	ldr	r2, [pc, #76]	; (8004c04 <HAL_TIM_Base_Start_IT+0xa0>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d111      	bne.n	8004be0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	f003 0307 	and.w	r3, r3, #7
 8004bc6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2b06      	cmp	r3, #6
 8004bcc:	d010      	beq.n	8004bf0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f042 0201 	orr.w	r2, r2, #1
 8004bdc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bde:	e007      	b.n	8004bf0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f042 0201 	orr.w	r2, r2, #1
 8004bee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004bf0:	2300      	movs	r3, #0
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3714      	adds	r7, #20
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bc80      	pop	{r7}
 8004bfa:	4770      	bx	lr
 8004bfc:	40012c00 	.word	0x40012c00
 8004c00:	40000400 	.word	0x40000400
 8004c04:	40000800 	.word	0x40000800

08004c08 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b082      	sub	sp, #8
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d101      	bne.n	8004c1a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	e041      	b.n	8004c9e <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d106      	bne.n	8004c34 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f000 f839 	bl	8004ca6 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2202      	movs	r2, #2
 8004c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	3304      	adds	r3, #4
 8004c44:	4619      	mov	r1, r3
 8004c46:	4610      	mov	r0, r2
 8004c48:	f000 fd66 	bl	8005718 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2201      	movs	r2, #1
 8004c58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2201      	movs	r2, #1
 8004c60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2201      	movs	r2, #1
 8004c68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2201      	movs	r2, #1
 8004c70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2201      	movs	r2, #1
 8004c78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2201      	movs	r2, #1
 8004c80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2201      	movs	r2, #1
 8004c88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2201      	movs	r2, #1
 8004c90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c9c:	2300      	movs	r3, #0
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3708      	adds	r7, #8
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}

08004ca6 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004ca6:	b480      	push	{r7}
 8004ca8:	b083      	sub	sp, #12
 8004caa:	af00      	add	r7, sp, #0
 8004cac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004cae:	bf00      	nop
 8004cb0:	370c      	adds	r7, #12
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bc80      	pop	{r7}
 8004cb6:	4770      	bx	lr

08004cb8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b082      	sub	sp, #8
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d101      	bne.n	8004cca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e041      	b.n	8004d4e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d106      	bne.n	8004ce4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f000 f839 	bl	8004d56 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2202      	movs	r2, #2
 8004ce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	3304      	adds	r3, #4
 8004cf4:	4619      	mov	r1, r3
 8004cf6:	4610      	mov	r0, r2
 8004cf8:	f000 fd0e 	bl	8005718 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2201      	movs	r2, #1
 8004d18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2201      	movs	r2, #1
 8004d28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d4c:	2300      	movs	r3, #0
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3708      	adds	r7, #8
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}

08004d56 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004d56:	b480      	push	{r7}
 8004d58:	b083      	sub	sp, #12
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004d5e:	bf00      	nop
 8004d60:	370c      	adds	r7, #12
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bc80      	pop	{r7}
 8004d66:	4770      	bx	lr

08004d68 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b084      	sub	sp, #16
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
 8004d70:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d109      	bne.n	8004d8c <HAL_TIM_PWM_Start+0x24>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d7e:	b2db      	uxtb	r3, r3
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	bf14      	ite	ne
 8004d84:	2301      	movne	r3, #1
 8004d86:	2300      	moveq	r3, #0
 8004d88:	b2db      	uxtb	r3, r3
 8004d8a:	e022      	b.n	8004dd2 <HAL_TIM_PWM_Start+0x6a>
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	2b04      	cmp	r3, #4
 8004d90:	d109      	bne.n	8004da6 <HAL_TIM_PWM_Start+0x3e>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004d98:	b2db      	uxtb	r3, r3
 8004d9a:	2b01      	cmp	r3, #1
 8004d9c:	bf14      	ite	ne
 8004d9e:	2301      	movne	r3, #1
 8004da0:	2300      	moveq	r3, #0
 8004da2:	b2db      	uxtb	r3, r3
 8004da4:	e015      	b.n	8004dd2 <HAL_TIM_PWM_Start+0x6a>
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	2b08      	cmp	r3, #8
 8004daa:	d109      	bne.n	8004dc0 <HAL_TIM_PWM_Start+0x58>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	bf14      	ite	ne
 8004db8:	2301      	movne	r3, #1
 8004dba:	2300      	moveq	r3, #0
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	e008      	b.n	8004dd2 <HAL_TIM_PWM_Start+0x6a>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	bf14      	ite	ne
 8004dcc:	2301      	movne	r3, #1
 8004dce:	2300      	moveq	r3, #0
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d001      	beq.n	8004dda <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e05e      	b.n	8004e98 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d104      	bne.n	8004dea <HAL_TIM_PWM_Start+0x82>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2202      	movs	r2, #2
 8004de4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004de8:	e013      	b.n	8004e12 <HAL_TIM_PWM_Start+0xaa>
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	2b04      	cmp	r3, #4
 8004dee:	d104      	bne.n	8004dfa <HAL_TIM_PWM_Start+0x92>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2202      	movs	r2, #2
 8004df4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004df8:	e00b      	b.n	8004e12 <HAL_TIM_PWM_Start+0xaa>
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	2b08      	cmp	r3, #8
 8004dfe:	d104      	bne.n	8004e0a <HAL_TIM_PWM_Start+0xa2>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2202      	movs	r2, #2
 8004e04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e08:	e003      	b.n	8004e12 <HAL_TIM_PWM_Start+0xaa>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2202      	movs	r2, #2
 8004e0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	2201      	movs	r2, #1
 8004e18:	6839      	ldr	r1, [r7, #0]
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f000 fefc 	bl	8005c18 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a1e      	ldr	r2, [pc, #120]	; (8004ea0 <HAL_TIM_PWM_Start+0x138>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d107      	bne.n	8004e3a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004e38:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a18      	ldr	r2, [pc, #96]	; (8004ea0 <HAL_TIM_PWM_Start+0x138>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d00e      	beq.n	8004e62 <HAL_TIM_PWM_Start+0xfa>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e4c:	d009      	beq.n	8004e62 <HAL_TIM_PWM_Start+0xfa>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a14      	ldr	r2, [pc, #80]	; (8004ea4 <HAL_TIM_PWM_Start+0x13c>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d004      	beq.n	8004e62 <HAL_TIM_PWM_Start+0xfa>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a12      	ldr	r2, [pc, #72]	; (8004ea8 <HAL_TIM_PWM_Start+0x140>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d111      	bne.n	8004e86 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	689b      	ldr	r3, [r3, #8]
 8004e68:	f003 0307 	and.w	r3, r3, #7
 8004e6c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2b06      	cmp	r3, #6
 8004e72:	d010      	beq.n	8004e96 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f042 0201 	orr.w	r2, r2, #1
 8004e82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e84:	e007      	b.n	8004e96 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f042 0201 	orr.w	r2, r2, #1
 8004e94:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e96:	2300      	movs	r3, #0
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3710      	adds	r7, #16
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}
 8004ea0:	40012c00 	.word	0x40012c00
 8004ea4:	40000400 	.word	0x40000400
 8004ea8:	40000800 	.word	0x40000800

08004eac <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b086      	sub	sp, #24
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
 8004eb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d101      	bne.n	8004ec0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e093      	b.n	8004fe8 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d106      	bne.n	8004eda <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f7fc fba7 	bl	8001628 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2202      	movs	r2, #2
 8004ede:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	687a      	ldr	r2, [r7, #4]
 8004eea:	6812      	ldr	r2, [r2, #0]
 8004eec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ef0:	f023 0307 	bic.w	r3, r3, #7
 8004ef4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	3304      	adds	r3, #4
 8004efe:	4619      	mov	r1, r3
 8004f00:	4610      	mov	r0, r2
 8004f02:	f000 fc09 	bl	8005718 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	699b      	ldr	r3, [r3, #24]
 8004f14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	6a1b      	ldr	r3, [r3, #32]
 8004f1c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	697a      	ldr	r2, [r7, #20]
 8004f24:	4313      	orrs	r3, r2
 8004f26:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f2e:	f023 0303 	bic.w	r3, r3, #3
 8004f32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	689a      	ldr	r2, [r3, #8]
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	699b      	ldr	r3, [r3, #24]
 8004f3c:	021b      	lsls	r3, r3, #8
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	693a      	ldr	r2, [r7, #16]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004f4c:	f023 030c 	bic.w	r3, r3, #12
 8004f50:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f58:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	68da      	ldr	r2, [r3, #12]
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	69db      	ldr	r3, [r3, #28]
 8004f66:	021b      	lsls	r3, r3, #8
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	693a      	ldr	r2, [r7, #16]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	691b      	ldr	r3, [r3, #16]
 8004f74:	011a      	lsls	r2, r3, #4
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	6a1b      	ldr	r3, [r3, #32]
 8004f7a:	031b      	lsls	r3, r3, #12
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	693a      	ldr	r2, [r7, #16]
 8004f80:	4313      	orrs	r3, r2
 8004f82:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004f8a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	685a      	ldr	r2, [r3, #4]
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	695b      	ldr	r3, [r3, #20]
 8004f94:	011b      	lsls	r3, r3, #4
 8004f96:	4313      	orrs	r3, r2
 8004f98:	68fa      	ldr	r2, [r7, #12]
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	697a      	ldr	r2, [r7, #20]
 8004fa4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	693a      	ldr	r2, [r7, #16]
 8004fac:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	68fa      	ldr	r2, [r7, #12]
 8004fb4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2201      	movs	r2, #1
 8004fba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2201      	movs	r2, #1
 8004fca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2201      	movs	r2, #1
 8004fda:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004fe6:	2300      	movs	r3, #0
}
 8004fe8:	4618      	mov	r0, r3
 8004fea:	3718      	adds	r7, #24
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}

08004ff0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b084      	sub	sp, #16
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
 8004ff8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005000:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005008:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005010:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005018:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d110      	bne.n	8005042 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005020:	7bfb      	ldrb	r3, [r7, #15]
 8005022:	2b01      	cmp	r3, #1
 8005024:	d102      	bne.n	800502c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005026:	7b7b      	ldrb	r3, [r7, #13]
 8005028:	2b01      	cmp	r3, #1
 800502a:	d001      	beq.n	8005030 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	e069      	b.n	8005104 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2202      	movs	r2, #2
 8005034:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2202      	movs	r2, #2
 800503c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005040:	e031      	b.n	80050a6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	2b04      	cmp	r3, #4
 8005046:	d110      	bne.n	800506a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005048:	7bbb      	ldrb	r3, [r7, #14]
 800504a:	2b01      	cmp	r3, #1
 800504c:	d102      	bne.n	8005054 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800504e:	7b3b      	ldrb	r3, [r7, #12]
 8005050:	2b01      	cmp	r3, #1
 8005052:	d001      	beq.n	8005058 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	e055      	b.n	8005104 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2202      	movs	r2, #2
 800505c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2202      	movs	r2, #2
 8005064:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005068:	e01d      	b.n	80050a6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800506a:	7bfb      	ldrb	r3, [r7, #15]
 800506c:	2b01      	cmp	r3, #1
 800506e:	d108      	bne.n	8005082 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005070:	7bbb      	ldrb	r3, [r7, #14]
 8005072:	2b01      	cmp	r3, #1
 8005074:	d105      	bne.n	8005082 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005076:	7b7b      	ldrb	r3, [r7, #13]
 8005078:	2b01      	cmp	r3, #1
 800507a:	d102      	bne.n	8005082 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800507c:	7b3b      	ldrb	r3, [r7, #12]
 800507e:	2b01      	cmp	r3, #1
 8005080:	d001      	beq.n	8005086 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e03e      	b.n	8005104 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2202      	movs	r2, #2
 800508a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2202      	movs	r2, #2
 8005092:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2202      	movs	r2, #2
 800509a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2202      	movs	r2, #2
 80050a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d003      	beq.n	80050b4 <HAL_TIM_Encoder_Start+0xc4>
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	2b04      	cmp	r3, #4
 80050b0:	d008      	beq.n	80050c4 <HAL_TIM_Encoder_Start+0xd4>
 80050b2:	e00f      	b.n	80050d4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2201      	movs	r2, #1
 80050ba:	2100      	movs	r1, #0
 80050bc:	4618      	mov	r0, r3
 80050be:	f000 fdab 	bl	8005c18 <TIM_CCxChannelCmd>
      break;
 80050c2:	e016      	b.n	80050f2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	2201      	movs	r2, #1
 80050ca:	2104      	movs	r1, #4
 80050cc:	4618      	mov	r0, r3
 80050ce:	f000 fda3 	bl	8005c18 <TIM_CCxChannelCmd>
      break;
 80050d2:	e00e      	b.n	80050f2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	2201      	movs	r2, #1
 80050da:	2100      	movs	r1, #0
 80050dc:	4618      	mov	r0, r3
 80050de:	f000 fd9b 	bl	8005c18 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	2201      	movs	r2, #1
 80050e8:	2104      	movs	r1, #4
 80050ea:	4618      	mov	r0, r3
 80050ec:	f000 fd94 	bl	8005c18 <TIM_CCxChannelCmd>
      break;
 80050f0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f042 0201 	orr.w	r2, r2, #1
 8005100:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005102:	2300      	movs	r3, #0
}
 8005104:	4618      	mov	r0, r3
 8005106:	3710      	adds	r7, #16
 8005108:	46bd      	mov	sp, r7
 800510a:	bd80      	pop	{r7, pc}

0800510c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b082      	sub	sp, #8
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	691b      	ldr	r3, [r3, #16]
 800511a:	f003 0302 	and.w	r3, r3, #2
 800511e:	2b02      	cmp	r3, #2
 8005120:	d122      	bne.n	8005168 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	68db      	ldr	r3, [r3, #12]
 8005128:	f003 0302 	and.w	r3, r3, #2
 800512c:	2b02      	cmp	r3, #2
 800512e:	d11b      	bne.n	8005168 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f06f 0202 	mvn.w	r2, #2
 8005138:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2201      	movs	r2, #1
 800513e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	699b      	ldr	r3, [r3, #24]
 8005146:	f003 0303 	and.w	r3, r3, #3
 800514a:	2b00      	cmp	r3, #0
 800514c:	d003      	beq.n	8005156 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f000 fac7 	bl	80056e2 <HAL_TIM_IC_CaptureCallback>
 8005154:	e005      	b.n	8005162 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f7fb feb0 	bl	8000ebc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f000 fac9 	bl	80056f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2200      	movs	r2, #0
 8005166:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	691b      	ldr	r3, [r3, #16]
 800516e:	f003 0304 	and.w	r3, r3, #4
 8005172:	2b04      	cmp	r3, #4
 8005174:	d122      	bne.n	80051bc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	68db      	ldr	r3, [r3, #12]
 800517c:	f003 0304 	and.w	r3, r3, #4
 8005180:	2b04      	cmp	r3, #4
 8005182:	d11b      	bne.n	80051bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f06f 0204 	mvn.w	r2, #4
 800518c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2202      	movs	r2, #2
 8005192:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	699b      	ldr	r3, [r3, #24]
 800519a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d003      	beq.n	80051aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f000 fa9d 	bl	80056e2 <HAL_TIM_IC_CaptureCallback>
 80051a8:	e005      	b.n	80051b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f7fb fe86 	bl	8000ebc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f000 fa9f 	bl	80056f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2200      	movs	r2, #0
 80051ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	691b      	ldr	r3, [r3, #16]
 80051c2:	f003 0308 	and.w	r3, r3, #8
 80051c6:	2b08      	cmp	r3, #8
 80051c8:	d122      	bne.n	8005210 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	68db      	ldr	r3, [r3, #12]
 80051d0:	f003 0308 	and.w	r3, r3, #8
 80051d4:	2b08      	cmp	r3, #8
 80051d6:	d11b      	bne.n	8005210 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f06f 0208 	mvn.w	r2, #8
 80051e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2204      	movs	r2, #4
 80051e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	69db      	ldr	r3, [r3, #28]
 80051ee:	f003 0303 	and.w	r3, r3, #3
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d003      	beq.n	80051fe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051f6:	6878      	ldr	r0, [r7, #4]
 80051f8:	f000 fa73 	bl	80056e2 <HAL_TIM_IC_CaptureCallback>
 80051fc:	e005      	b.n	800520a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f7fb fe5c 	bl	8000ebc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005204:	6878      	ldr	r0, [r7, #4]
 8005206:	f000 fa75 	bl	80056f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2200      	movs	r2, #0
 800520e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	691b      	ldr	r3, [r3, #16]
 8005216:	f003 0310 	and.w	r3, r3, #16
 800521a:	2b10      	cmp	r3, #16
 800521c:	d122      	bne.n	8005264 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	68db      	ldr	r3, [r3, #12]
 8005224:	f003 0310 	and.w	r3, r3, #16
 8005228:	2b10      	cmp	r3, #16
 800522a:	d11b      	bne.n	8005264 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f06f 0210 	mvn.w	r2, #16
 8005234:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2208      	movs	r2, #8
 800523a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	69db      	ldr	r3, [r3, #28]
 8005242:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005246:	2b00      	cmp	r3, #0
 8005248:	d003      	beq.n	8005252 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f000 fa49 	bl	80056e2 <HAL_TIM_IC_CaptureCallback>
 8005250:	e005      	b.n	800525e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f7fb fe32 	bl	8000ebc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f000 fa4b 	bl	80056f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	691b      	ldr	r3, [r3, #16]
 800526a:	f003 0301 	and.w	r3, r3, #1
 800526e:	2b01      	cmp	r3, #1
 8005270:	d10e      	bne.n	8005290 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	68db      	ldr	r3, [r3, #12]
 8005278:	f003 0301 	and.w	r3, r3, #1
 800527c:	2b01      	cmp	r3, #1
 800527e:	d107      	bne.n	8005290 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f06f 0201 	mvn.w	r2, #1
 8005288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f000 fa20 	bl	80056d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	691b      	ldr	r3, [r3, #16]
 8005296:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800529a:	2b80      	cmp	r3, #128	; 0x80
 800529c:	d10e      	bne.n	80052bc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	68db      	ldr	r3, [r3, #12]
 80052a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052a8:	2b80      	cmp	r3, #128	; 0x80
 80052aa:	d107      	bne.n	80052bc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80052b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f000 fd39 	bl	8005d2e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	691b      	ldr	r3, [r3, #16]
 80052c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052c6:	2b40      	cmp	r3, #64	; 0x40
 80052c8:	d10e      	bne.n	80052e8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052d4:	2b40      	cmp	r3, #64	; 0x40
 80052d6:	d107      	bne.n	80052e8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80052e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f000 fa0f 	bl	8005706 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	691b      	ldr	r3, [r3, #16]
 80052ee:	f003 0320 	and.w	r3, r3, #32
 80052f2:	2b20      	cmp	r3, #32
 80052f4:	d10e      	bne.n	8005314 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	68db      	ldr	r3, [r3, #12]
 80052fc:	f003 0320 	and.w	r3, r3, #32
 8005300:	2b20      	cmp	r3, #32
 8005302:	d107      	bne.n	8005314 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f06f 0220 	mvn.w	r2, #32
 800530c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f000 fd04 	bl	8005d1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005314:	bf00      	nop
 8005316:	3708      	adds	r7, #8
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}

0800531c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b084      	sub	sp, #16
 8005320:	af00      	add	r7, sp, #0
 8005322:	60f8      	str	r0, [r7, #12]
 8005324:	60b9      	str	r1, [r7, #8]
 8005326:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800532e:	2b01      	cmp	r3, #1
 8005330:	d101      	bne.n	8005336 <HAL_TIM_OC_ConfigChannel+0x1a>
 8005332:	2302      	movs	r3, #2
 8005334:	e046      	b.n	80053c4 <HAL_TIM_OC_ConfigChannel+0xa8>
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2201      	movs	r2, #1
 800533a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2b0c      	cmp	r3, #12
 8005342:	d839      	bhi.n	80053b8 <HAL_TIM_OC_ConfigChannel+0x9c>
 8005344:	a201      	add	r2, pc, #4	; (adr r2, 800534c <HAL_TIM_OC_ConfigChannel+0x30>)
 8005346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800534a:	bf00      	nop
 800534c:	08005381 	.word	0x08005381
 8005350:	080053b9 	.word	0x080053b9
 8005354:	080053b9 	.word	0x080053b9
 8005358:	080053b9 	.word	0x080053b9
 800535c:	0800538f 	.word	0x0800538f
 8005360:	080053b9 	.word	0x080053b9
 8005364:	080053b9 	.word	0x080053b9
 8005368:	080053b9 	.word	0x080053b9
 800536c:	0800539d 	.word	0x0800539d
 8005370:	080053b9 	.word	0x080053b9
 8005374:	080053b9 	.word	0x080053b9
 8005378:	080053b9 	.word	0x080053b9
 800537c:	080053ab 	.word	0x080053ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68b9      	ldr	r1, [r7, #8]
 8005386:	4618      	mov	r0, r3
 8005388:	f000 fa28 	bl	80057dc <TIM_OC1_SetConfig>
      break;
 800538c:	e015      	b.n	80053ba <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	68b9      	ldr	r1, [r7, #8]
 8005394:	4618      	mov	r0, r3
 8005396:	f000 fa87 	bl	80058a8 <TIM_OC2_SetConfig>
      break;
 800539a:	e00e      	b.n	80053ba <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	68b9      	ldr	r1, [r7, #8]
 80053a2:	4618      	mov	r0, r3
 80053a4:	f000 faea 	bl	800597c <TIM_OC3_SetConfig>
      break;
 80053a8:	e007      	b.n	80053ba <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	68b9      	ldr	r1, [r7, #8]
 80053b0:	4618      	mov	r0, r3
 80053b2:	f000 fb4d 	bl	8005a50 <TIM_OC4_SetConfig>
      break;
 80053b6:	e000      	b.n	80053ba <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 80053b8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80053c2:	2300      	movs	r3, #0
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	3710      	adds	r7, #16
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bd80      	pop	{r7, pc}

080053cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b084      	sub	sp, #16
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	60f8      	str	r0, [r7, #12]
 80053d4:	60b9      	str	r1, [r7, #8]
 80053d6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053de:	2b01      	cmp	r3, #1
 80053e0:	d101      	bne.n	80053e6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80053e2:	2302      	movs	r3, #2
 80053e4:	e0ac      	b.n	8005540 <HAL_TIM_PWM_ConfigChannel+0x174>
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2201      	movs	r2, #1
 80053ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2b0c      	cmp	r3, #12
 80053f2:	f200 809f 	bhi.w	8005534 <HAL_TIM_PWM_ConfigChannel+0x168>
 80053f6:	a201      	add	r2, pc, #4	; (adr r2, 80053fc <HAL_TIM_PWM_ConfigChannel+0x30>)
 80053f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053fc:	08005431 	.word	0x08005431
 8005400:	08005535 	.word	0x08005535
 8005404:	08005535 	.word	0x08005535
 8005408:	08005535 	.word	0x08005535
 800540c:	08005471 	.word	0x08005471
 8005410:	08005535 	.word	0x08005535
 8005414:	08005535 	.word	0x08005535
 8005418:	08005535 	.word	0x08005535
 800541c:	080054b3 	.word	0x080054b3
 8005420:	08005535 	.word	0x08005535
 8005424:	08005535 	.word	0x08005535
 8005428:	08005535 	.word	0x08005535
 800542c:	080054f3 	.word	0x080054f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	68b9      	ldr	r1, [r7, #8]
 8005436:	4618      	mov	r0, r3
 8005438:	f000 f9d0 	bl	80057dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	699a      	ldr	r2, [r3, #24]
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f042 0208 	orr.w	r2, r2, #8
 800544a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	699a      	ldr	r2, [r3, #24]
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f022 0204 	bic.w	r2, r2, #4
 800545a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	6999      	ldr	r1, [r3, #24]
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	691a      	ldr	r2, [r3, #16]
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	430a      	orrs	r2, r1
 800546c:	619a      	str	r2, [r3, #24]
      break;
 800546e:	e062      	b.n	8005536 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	68b9      	ldr	r1, [r7, #8]
 8005476:	4618      	mov	r0, r3
 8005478:	f000 fa16 	bl	80058a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	699a      	ldr	r2, [r3, #24]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800548a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	699a      	ldr	r2, [r3, #24]
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800549a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	6999      	ldr	r1, [r3, #24]
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	691b      	ldr	r3, [r3, #16]
 80054a6:	021a      	lsls	r2, r3, #8
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	430a      	orrs	r2, r1
 80054ae:	619a      	str	r2, [r3, #24]
      break;
 80054b0:	e041      	b.n	8005536 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	68b9      	ldr	r1, [r7, #8]
 80054b8:	4618      	mov	r0, r3
 80054ba:	f000 fa5f 	bl	800597c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	69da      	ldr	r2, [r3, #28]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f042 0208 	orr.w	r2, r2, #8
 80054cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	69da      	ldr	r2, [r3, #28]
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f022 0204 	bic.w	r2, r2, #4
 80054dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	69d9      	ldr	r1, [r3, #28]
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	691a      	ldr	r2, [r3, #16]
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	430a      	orrs	r2, r1
 80054ee:	61da      	str	r2, [r3, #28]
      break;
 80054f0:	e021      	b.n	8005536 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	68b9      	ldr	r1, [r7, #8]
 80054f8:	4618      	mov	r0, r3
 80054fa:	f000 faa9 	bl	8005a50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	69da      	ldr	r2, [r3, #28]
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800550c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	69da      	ldr	r2, [r3, #28]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800551c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	69d9      	ldr	r1, [r3, #28]
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	691b      	ldr	r3, [r3, #16]
 8005528:	021a      	lsls	r2, r3, #8
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	430a      	orrs	r2, r1
 8005530:	61da      	str	r2, [r3, #28]
      break;
 8005532:	e000      	b.n	8005536 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8005534:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2200      	movs	r2, #0
 800553a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800553e:	2300      	movs	r3, #0
}
 8005540:	4618      	mov	r0, r3
 8005542:	3710      	adds	r7, #16
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}

08005548 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b084      	sub	sp, #16
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
 8005550:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005558:	2b01      	cmp	r3, #1
 800555a:	d101      	bne.n	8005560 <HAL_TIM_ConfigClockSource+0x18>
 800555c:	2302      	movs	r3, #2
 800555e:	e0b3      	b.n	80056c8 <HAL_TIM_ConfigClockSource+0x180>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2201      	movs	r2, #1
 8005564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2202      	movs	r2, #2
 800556c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800557e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005586:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68fa      	ldr	r2, [r7, #12]
 800558e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005598:	d03e      	beq.n	8005618 <HAL_TIM_ConfigClockSource+0xd0>
 800559a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800559e:	f200 8087 	bhi.w	80056b0 <HAL_TIM_ConfigClockSource+0x168>
 80055a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055a6:	f000 8085 	beq.w	80056b4 <HAL_TIM_ConfigClockSource+0x16c>
 80055aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055ae:	d87f      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x168>
 80055b0:	2b70      	cmp	r3, #112	; 0x70
 80055b2:	d01a      	beq.n	80055ea <HAL_TIM_ConfigClockSource+0xa2>
 80055b4:	2b70      	cmp	r3, #112	; 0x70
 80055b6:	d87b      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x168>
 80055b8:	2b60      	cmp	r3, #96	; 0x60
 80055ba:	d050      	beq.n	800565e <HAL_TIM_ConfigClockSource+0x116>
 80055bc:	2b60      	cmp	r3, #96	; 0x60
 80055be:	d877      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x168>
 80055c0:	2b50      	cmp	r3, #80	; 0x50
 80055c2:	d03c      	beq.n	800563e <HAL_TIM_ConfigClockSource+0xf6>
 80055c4:	2b50      	cmp	r3, #80	; 0x50
 80055c6:	d873      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x168>
 80055c8:	2b40      	cmp	r3, #64	; 0x40
 80055ca:	d058      	beq.n	800567e <HAL_TIM_ConfigClockSource+0x136>
 80055cc:	2b40      	cmp	r3, #64	; 0x40
 80055ce:	d86f      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x168>
 80055d0:	2b30      	cmp	r3, #48	; 0x30
 80055d2:	d064      	beq.n	800569e <HAL_TIM_ConfigClockSource+0x156>
 80055d4:	2b30      	cmp	r3, #48	; 0x30
 80055d6:	d86b      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x168>
 80055d8:	2b20      	cmp	r3, #32
 80055da:	d060      	beq.n	800569e <HAL_TIM_ConfigClockSource+0x156>
 80055dc:	2b20      	cmp	r3, #32
 80055de:	d867      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x168>
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d05c      	beq.n	800569e <HAL_TIM_ConfigClockSource+0x156>
 80055e4:	2b10      	cmp	r3, #16
 80055e6:	d05a      	beq.n	800569e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80055e8:	e062      	b.n	80056b0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6818      	ldr	r0, [r3, #0]
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	6899      	ldr	r1, [r3, #8]
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	685a      	ldr	r2, [r3, #4]
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	68db      	ldr	r3, [r3, #12]
 80055fa:	f000 faee 	bl	8005bda <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800560c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68fa      	ldr	r2, [r7, #12]
 8005614:	609a      	str	r2, [r3, #8]
      break;
 8005616:	e04e      	b.n	80056b6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6818      	ldr	r0, [r3, #0]
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	6899      	ldr	r1, [r3, #8]
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	685a      	ldr	r2, [r3, #4]
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	68db      	ldr	r3, [r3, #12]
 8005628:	f000 fad7 	bl	8005bda <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	689a      	ldr	r2, [r3, #8]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800563a:	609a      	str	r2, [r3, #8]
      break;
 800563c:	e03b      	b.n	80056b6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6818      	ldr	r0, [r3, #0]
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	6859      	ldr	r1, [r3, #4]
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	68db      	ldr	r3, [r3, #12]
 800564a:	461a      	mov	r2, r3
 800564c:	f000 fa4e 	bl	8005aec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2150      	movs	r1, #80	; 0x50
 8005656:	4618      	mov	r0, r3
 8005658:	f000 faa5 	bl	8005ba6 <TIM_ITRx_SetConfig>
      break;
 800565c:	e02b      	b.n	80056b6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6818      	ldr	r0, [r3, #0]
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	6859      	ldr	r1, [r3, #4]
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	68db      	ldr	r3, [r3, #12]
 800566a:	461a      	mov	r2, r3
 800566c:	f000 fa6c 	bl	8005b48 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	2160      	movs	r1, #96	; 0x60
 8005676:	4618      	mov	r0, r3
 8005678:	f000 fa95 	bl	8005ba6 <TIM_ITRx_SetConfig>
      break;
 800567c:	e01b      	b.n	80056b6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6818      	ldr	r0, [r3, #0]
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	6859      	ldr	r1, [r3, #4]
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	68db      	ldr	r3, [r3, #12]
 800568a:	461a      	mov	r2, r3
 800568c:	f000 fa2e 	bl	8005aec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	2140      	movs	r1, #64	; 0x40
 8005696:	4618      	mov	r0, r3
 8005698:	f000 fa85 	bl	8005ba6 <TIM_ITRx_SetConfig>
      break;
 800569c:	e00b      	b.n	80056b6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4619      	mov	r1, r3
 80056a8:	4610      	mov	r0, r2
 80056aa:	f000 fa7c 	bl	8005ba6 <TIM_ITRx_SetConfig>
        break;
 80056ae:	e002      	b.n	80056b6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80056b0:	bf00      	nop
 80056b2:	e000      	b.n	80056b6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80056b4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2201      	movs	r2, #1
 80056ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2200      	movs	r2, #0
 80056c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80056c6:	2300      	movs	r3, #0
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3710      	adds	r7, #16
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}

080056d0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b083      	sub	sp, #12
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80056d8:	bf00      	nop
 80056da:	370c      	adds	r7, #12
 80056dc:	46bd      	mov	sp, r7
 80056de:	bc80      	pop	{r7}
 80056e0:	4770      	bx	lr

080056e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80056e2:	b480      	push	{r7}
 80056e4:	b083      	sub	sp, #12
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80056ea:	bf00      	nop
 80056ec:	370c      	adds	r7, #12
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bc80      	pop	{r7}
 80056f2:	4770      	bx	lr

080056f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b083      	sub	sp, #12
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80056fc:	bf00      	nop
 80056fe:	370c      	adds	r7, #12
 8005700:	46bd      	mov	sp, r7
 8005702:	bc80      	pop	{r7}
 8005704:	4770      	bx	lr

08005706 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005706:	b480      	push	{r7}
 8005708:	b083      	sub	sp, #12
 800570a:	af00      	add	r7, sp, #0
 800570c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800570e:	bf00      	nop
 8005710:	370c      	adds	r7, #12
 8005712:	46bd      	mov	sp, r7
 8005714:	bc80      	pop	{r7}
 8005716:	4770      	bx	lr

08005718 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005718:	b480      	push	{r7}
 800571a:	b085      	sub	sp, #20
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	4a29      	ldr	r2, [pc, #164]	; (80057d0 <TIM_Base_SetConfig+0xb8>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d00b      	beq.n	8005748 <TIM_Base_SetConfig+0x30>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005736:	d007      	beq.n	8005748 <TIM_Base_SetConfig+0x30>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	4a26      	ldr	r2, [pc, #152]	; (80057d4 <TIM_Base_SetConfig+0xbc>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d003      	beq.n	8005748 <TIM_Base_SetConfig+0x30>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	4a25      	ldr	r2, [pc, #148]	; (80057d8 <TIM_Base_SetConfig+0xc0>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d108      	bne.n	800575a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800574e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	68fa      	ldr	r2, [r7, #12]
 8005756:	4313      	orrs	r3, r2
 8005758:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	4a1c      	ldr	r2, [pc, #112]	; (80057d0 <TIM_Base_SetConfig+0xb8>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d00b      	beq.n	800577a <TIM_Base_SetConfig+0x62>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005768:	d007      	beq.n	800577a <TIM_Base_SetConfig+0x62>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	4a19      	ldr	r2, [pc, #100]	; (80057d4 <TIM_Base_SetConfig+0xbc>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d003      	beq.n	800577a <TIM_Base_SetConfig+0x62>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	4a18      	ldr	r2, [pc, #96]	; (80057d8 <TIM_Base_SetConfig+0xc0>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d108      	bne.n	800578c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005780:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	68db      	ldr	r3, [r3, #12]
 8005786:	68fa      	ldr	r2, [r7, #12]
 8005788:	4313      	orrs	r3, r2
 800578a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	695b      	ldr	r3, [r3, #20]
 8005796:	4313      	orrs	r3, r2
 8005798:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	68fa      	ldr	r2, [r7, #12]
 800579e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	689a      	ldr	r2, [r3, #8]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	4a07      	ldr	r2, [pc, #28]	; (80057d0 <TIM_Base_SetConfig+0xb8>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d103      	bne.n	80057c0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	691a      	ldr	r2, [r3, #16]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2201      	movs	r2, #1
 80057c4:	615a      	str	r2, [r3, #20]
}
 80057c6:	bf00      	nop
 80057c8:	3714      	adds	r7, #20
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bc80      	pop	{r7}
 80057ce:	4770      	bx	lr
 80057d0:	40012c00 	.word	0x40012c00
 80057d4:	40000400 	.word	0x40000400
 80057d8:	40000800 	.word	0x40000800

080057dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80057dc:	b480      	push	{r7}
 80057de:	b087      	sub	sp, #28
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
 80057e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6a1b      	ldr	r3, [r3, #32]
 80057ea:	f023 0201 	bic.w	r2, r3, #1
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6a1b      	ldr	r3, [r3, #32]
 80057f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	699b      	ldr	r3, [r3, #24]
 8005802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800580a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f023 0303 	bic.w	r3, r3, #3
 8005812:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	68fa      	ldr	r2, [r7, #12]
 800581a:	4313      	orrs	r3, r2
 800581c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	f023 0302 	bic.w	r3, r3, #2
 8005824:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	697a      	ldr	r2, [r7, #20]
 800582c:	4313      	orrs	r3, r2
 800582e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	4a1c      	ldr	r2, [pc, #112]	; (80058a4 <TIM_OC1_SetConfig+0xc8>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d10c      	bne.n	8005852 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	f023 0308 	bic.w	r3, r3, #8
 800583e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	697a      	ldr	r2, [r7, #20]
 8005846:	4313      	orrs	r3, r2
 8005848:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	f023 0304 	bic.w	r3, r3, #4
 8005850:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4a13      	ldr	r2, [pc, #76]	; (80058a4 <TIM_OC1_SetConfig+0xc8>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d111      	bne.n	800587e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005860:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005868:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	695b      	ldr	r3, [r3, #20]
 800586e:	693a      	ldr	r2, [r7, #16]
 8005870:	4313      	orrs	r3, r2
 8005872:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	699b      	ldr	r3, [r3, #24]
 8005878:	693a      	ldr	r2, [r7, #16]
 800587a:	4313      	orrs	r3, r2
 800587c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	693a      	ldr	r2, [r7, #16]
 8005882:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	68fa      	ldr	r2, [r7, #12]
 8005888:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	685a      	ldr	r2, [r3, #4]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	697a      	ldr	r2, [r7, #20]
 8005896:	621a      	str	r2, [r3, #32]
}
 8005898:	bf00      	nop
 800589a:	371c      	adds	r7, #28
 800589c:	46bd      	mov	sp, r7
 800589e:	bc80      	pop	{r7}
 80058a0:	4770      	bx	lr
 80058a2:	bf00      	nop
 80058a4:	40012c00 	.word	0x40012c00

080058a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b087      	sub	sp, #28
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
 80058b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6a1b      	ldr	r3, [r3, #32]
 80058b6:	f023 0210 	bic.w	r2, r3, #16
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6a1b      	ldr	r3, [r3, #32]
 80058c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	699b      	ldr	r3, [r3, #24]
 80058ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	021b      	lsls	r3, r3, #8
 80058e6:	68fa      	ldr	r2, [r7, #12]
 80058e8:	4313      	orrs	r3, r2
 80058ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	f023 0320 	bic.w	r3, r3, #32
 80058f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	011b      	lsls	r3, r3, #4
 80058fa:	697a      	ldr	r2, [r7, #20]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a1d      	ldr	r2, [pc, #116]	; (8005978 <TIM_OC2_SetConfig+0xd0>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d10d      	bne.n	8005924 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800590e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	68db      	ldr	r3, [r3, #12]
 8005914:	011b      	lsls	r3, r3, #4
 8005916:	697a      	ldr	r2, [r7, #20]
 8005918:	4313      	orrs	r3, r2
 800591a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005922:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	4a14      	ldr	r2, [pc, #80]	; (8005978 <TIM_OC2_SetConfig+0xd0>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d113      	bne.n	8005954 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005932:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800593a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	695b      	ldr	r3, [r3, #20]
 8005940:	009b      	lsls	r3, r3, #2
 8005942:	693a      	ldr	r2, [r7, #16]
 8005944:	4313      	orrs	r3, r2
 8005946:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	699b      	ldr	r3, [r3, #24]
 800594c:	009b      	lsls	r3, r3, #2
 800594e:	693a      	ldr	r2, [r7, #16]
 8005950:	4313      	orrs	r3, r2
 8005952:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	693a      	ldr	r2, [r7, #16]
 8005958:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	68fa      	ldr	r2, [r7, #12]
 800595e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	685a      	ldr	r2, [r3, #4]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	697a      	ldr	r2, [r7, #20]
 800596c:	621a      	str	r2, [r3, #32]
}
 800596e:	bf00      	nop
 8005970:	371c      	adds	r7, #28
 8005972:	46bd      	mov	sp, r7
 8005974:	bc80      	pop	{r7}
 8005976:	4770      	bx	lr
 8005978:	40012c00 	.word	0x40012c00

0800597c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800597c:	b480      	push	{r7}
 800597e:	b087      	sub	sp, #28
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
 8005984:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6a1b      	ldr	r3, [r3, #32]
 800598a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6a1b      	ldr	r3, [r3, #32]
 8005996:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	69db      	ldr	r3, [r3, #28]
 80059a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f023 0303 	bic.w	r3, r3, #3
 80059b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	68fa      	ldr	r2, [r7, #12]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80059c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	021b      	lsls	r3, r3, #8
 80059cc:	697a      	ldr	r2, [r7, #20]
 80059ce:	4313      	orrs	r3, r2
 80059d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	4a1d      	ldr	r2, [pc, #116]	; (8005a4c <TIM_OC3_SetConfig+0xd0>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d10d      	bne.n	80059f6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80059e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	68db      	ldr	r3, [r3, #12]
 80059e6:	021b      	lsls	r3, r3, #8
 80059e8:	697a      	ldr	r2, [r7, #20]
 80059ea:	4313      	orrs	r3, r2
 80059ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80059f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a14      	ldr	r2, [pc, #80]	; (8005a4c <TIM_OC3_SetConfig+0xd0>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d113      	bne.n	8005a26 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	695b      	ldr	r3, [r3, #20]
 8005a12:	011b      	lsls	r3, r3, #4
 8005a14:	693a      	ldr	r2, [r7, #16]
 8005a16:	4313      	orrs	r3, r2
 8005a18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	699b      	ldr	r3, [r3, #24]
 8005a1e:	011b      	lsls	r3, r3, #4
 8005a20:	693a      	ldr	r2, [r7, #16]
 8005a22:	4313      	orrs	r3, r2
 8005a24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	693a      	ldr	r2, [r7, #16]
 8005a2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	68fa      	ldr	r2, [r7, #12]
 8005a30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	685a      	ldr	r2, [r3, #4]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	697a      	ldr	r2, [r7, #20]
 8005a3e:	621a      	str	r2, [r3, #32]
}
 8005a40:	bf00      	nop
 8005a42:	371c      	adds	r7, #28
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bc80      	pop	{r7}
 8005a48:	4770      	bx	lr
 8005a4a:	bf00      	nop
 8005a4c:	40012c00 	.word	0x40012c00

08005a50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b087      	sub	sp, #28
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
 8005a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6a1b      	ldr	r3, [r3, #32]
 8005a5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6a1b      	ldr	r3, [r3, #32]
 8005a6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	69db      	ldr	r3, [r3, #28]
 8005a76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	021b      	lsls	r3, r3, #8
 8005a8e:	68fa      	ldr	r2, [r7, #12]
 8005a90:	4313      	orrs	r3, r2
 8005a92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	031b      	lsls	r3, r3, #12
 8005aa2:	693a      	ldr	r2, [r7, #16]
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	4a0f      	ldr	r2, [pc, #60]	; (8005ae8 <TIM_OC4_SetConfig+0x98>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d109      	bne.n	8005ac4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ab6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	695b      	ldr	r3, [r3, #20]
 8005abc:	019b      	lsls	r3, r3, #6
 8005abe:	697a      	ldr	r2, [r7, #20]
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	697a      	ldr	r2, [r7, #20]
 8005ac8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	68fa      	ldr	r2, [r7, #12]
 8005ace:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	685a      	ldr	r2, [r3, #4]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	693a      	ldr	r2, [r7, #16]
 8005adc:	621a      	str	r2, [r3, #32]
}
 8005ade:	bf00      	nop
 8005ae0:	371c      	adds	r7, #28
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bc80      	pop	{r7}
 8005ae6:	4770      	bx	lr
 8005ae8:	40012c00 	.word	0x40012c00

08005aec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b087      	sub	sp, #28
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	60f8      	str	r0, [r7, #12]
 8005af4:	60b9      	str	r1, [r7, #8]
 8005af6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6a1b      	ldr	r3, [r3, #32]
 8005afc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6a1b      	ldr	r3, [r3, #32]
 8005b02:	f023 0201 	bic.w	r2, r3, #1
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	699b      	ldr	r3, [r3, #24]
 8005b0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	011b      	lsls	r3, r3, #4
 8005b1c:	693a      	ldr	r2, [r7, #16]
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	f023 030a 	bic.w	r3, r3, #10
 8005b28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b2a:	697a      	ldr	r2, [r7, #20]
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	693a      	ldr	r2, [r7, #16]
 8005b36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	697a      	ldr	r2, [r7, #20]
 8005b3c:	621a      	str	r2, [r3, #32]
}
 8005b3e:	bf00      	nop
 8005b40:	371c      	adds	r7, #28
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bc80      	pop	{r7}
 8005b46:	4770      	bx	lr

08005b48 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b087      	sub	sp, #28
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	60f8      	str	r0, [r7, #12]
 8005b50:	60b9      	str	r1, [r7, #8]
 8005b52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6a1b      	ldr	r3, [r3, #32]
 8005b58:	f023 0210 	bic.w	r2, r3, #16
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	699b      	ldr	r3, [r3, #24]
 8005b64:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	6a1b      	ldr	r3, [r3, #32]
 8005b6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b72:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	031b      	lsls	r3, r3, #12
 8005b78:	697a      	ldr	r2, [r7, #20]
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005b84:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	011b      	lsls	r3, r3, #4
 8005b8a:	693a      	ldr	r2, [r7, #16]
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	697a      	ldr	r2, [r7, #20]
 8005b94:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	693a      	ldr	r2, [r7, #16]
 8005b9a:	621a      	str	r2, [r3, #32]
}
 8005b9c:	bf00      	nop
 8005b9e:	371c      	adds	r7, #28
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bc80      	pop	{r7}
 8005ba4:	4770      	bx	lr

08005ba6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ba6:	b480      	push	{r7}
 8005ba8:	b085      	sub	sp, #20
 8005baa:	af00      	add	r7, sp, #0
 8005bac:	6078      	str	r0, [r7, #4]
 8005bae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bbc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005bbe:	683a      	ldr	r2, [r7, #0]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	f043 0307 	orr.w	r3, r3, #7
 8005bc8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	68fa      	ldr	r2, [r7, #12]
 8005bce:	609a      	str	r2, [r3, #8]
}
 8005bd0:	bf00      	nop
 8005bd2:	3714      	adds	r7, #20
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bc80      	pop	{r7}
 8005bd8:	4770      	bx	lr

08005bda <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005bda:	b480      	push	{r7}
 8005bdc:	b087      	sub	sp, #28
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	60f8      	str	r0, [r7, #12]
 8005be2:	60b9      	str	r1, [r7, #8]
 8005be4:	607a      	str	r2, [r7, #4]
 8005be6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	689b      	ldr	r3, [r3, #8]
 8005bec:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005bf4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	021a      	lsls	r2, r3, #8
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	431a      	orrs	r2, r3
 8005bfe:	68bb      	ldr	r3, [r7, #8]
 8005c00:	4313      	orrs	r3, r2
 8005c02:	697a      	ldr	r2, [r7, #20]
 8005c04:	4313      	orrs	r3, r2
 8005c06:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	697a      	ldr	r2, [r7, #20]
 8005c0c:	609a      	str	r2, [r3, #8]
}
 8005c0e:	bf00      	nop
 8005c10:	371c      	adds	r7, #28
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bc80      	pop	{r7}
 8005c16:	4770      	bx	lr

08005c18 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b087      	sub	sp, #28
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	60f8      	str	r0, [r7, #12]
 8005c20:	60b9      	str	r1, [r7, #8]
 8005c22:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	f003 031f 	and.w	r3, r3, #31
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	6a1a      	ldr	r2, [r3, #32]
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	43db      	mvns	r3, r3
 8005c3a:	401a      	ands	r2, r3
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	6a1a      	ldr	r2, [r3, #32]
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	f003 031f 	and.w	r3, r3, #31
 8005c4a:	6879      	ldr	r1, [r7, #4]
 8005c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8005c50:	431a      	orrs	r2, r3
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	621a      	str	r2, [r3, #32]
}
 8005c56:	bf00      	nop
 8005c58:	371c      	adds	r7, #28
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bc80      	pop	{r7}
 8005c5e:	4770      	bx	lr

08005c60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b085      	sub	sp, #20
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
 8005c68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d101      	bne.n	8005c78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c74:	2302      	movs	r3, #2
 8005c76:	e046      	b.n	8005d06 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2202      	movs	r2, #2
 8005c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	68fa      	ldr	r2, [r7, #12]
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	68fa      	ldr	r2, [r7, #12]
 8005cb0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a16      	ldr	r2, [pc, #88]	; (8005d10 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d00e      	beq.n	8005cda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cc4:	d009      	beq.n	8005cda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a12      	ldr	r2, [pc, #72]	; (8005d14 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d004      	beq.n	8005cda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a10      	ldr	r2, [pc, #64]	; (8005d18 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d10c      	bne.n	8005cf4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ce0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	68ba      	ldr	r2, [r7, #8]
 8005ce8:	4313      	orrs	r3, r2
 8005cea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	68ba      	ldr	r2, [r7, #8]
 8005cf2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d04:	2300      	movs	r3, #0
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3714      	adds	r7, #20
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bc80      	pop	{r7}
 8005d0e:	4770      	bx	lr
 8005d10:	40012c00 	.word	0x40012c00
 8005d14:	40000400 	.word	0x40000400
 8005d18:	40000800 	.word	0x40000800

08005d1c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b083      	sub	sp, #12
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d24:	bf00      	nop
 8005d26:	370c      	adds	r7, #12
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bc80      	pop	{r7}
 8005d2c:	4770      	bx	lr

08005d2e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005d2e:	b480      	push	{r7}
 8005d30:	b083      	sub	sp, #12
 8005d32:	af00      	add	r7, sp, #0
 8005d34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005d36:	bf00      	nop
 8005d38:	370c      	adds	r7, #12
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bc80      	pop	{r7}
 8005d3e:	4770      	bx	lr

08005d40 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005d40:	b084      	sub	sp, #16
 8005d42:	b480      	push	{r7}
 8005d44:	b083      	sub	sp, #12
 8005d46:	af00      	add	r7, sp, #0
 8005d48:	6078      	str	r0, [r7, #4]
 8005d4a:	f107 0014 	add.w	r0, r7, #20
 8005d4e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005d52:	2300      	movs	r3, #0
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	370c      	adds	r7, #12
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bc80      	pop	{r7}
 8005d5c:	b004      	add	sp, #16
 8005d5e:	4770      	bx	lr

08005d60 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b085      	sub	sp, #20
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005d70:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8005d74:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	b29a      	uxth	r2, r3
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005d80:	2300      	movs	r3, #0
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3714      	adds	r7, #20
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bc80      	pop	{r7}
 8005d8a:	4770      	bx	lr

08005d8c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b085      	sub	sp, #20
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005d94:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8005d98:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005da0:	b29a      	uxth	r2, r3
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	b29b      	uxth	r3, r3
 8005da6:	43db      	mvns	r3, r3
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	4013      	ands	r3, r2
 8005dac:	b29a      	uxth	r2, r3
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005db4:	2300      	movs	r3, #0
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3714      	adds	r7, #20
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bc80      	pop	{r7}
 8005dbe:	4770      	bx	lr

08005dc0 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b083      	sub	sp, #12
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	460b      	mov	r3, r1
 8005dca:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8005dcc:	2300      	movs	r3, #0
}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	370c      	adds	r7, #12
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bc80      	pop	{r7}
 8005dd6:	4770      	bx	lr

08005dd8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005dd8:	b084      	sub	sp, #16
 8005dda:	b480      	push	{r7}
 8005ddc:	b083      	sub	sp, #12
 8005dde:	af00      	add	r7, sp, #0
 8005de0:	6078      	str	r0, [r7, #4]
 8005de2:	f107 0014 	add.w	r0, r7, #20
 8005de6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2201      	movs	r2, #1
 8005dee:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2200      	movs	r2, #0
 8005df6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2200      	movs	r2, #0
 8005e06:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8005e0a:	2300      	movs	r3, #0
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	370c      	adds	r7, #12
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bc80      	pop	{r7}
 8005e14:	b004      	add	sp, #16
 8005e16:	4770      	bx	lr

08005e18 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b09b      	sub	sp, #108	; 0x6c
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8005e22:	2300      	movs	r3, #0
 8005e24:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8005e28:	687a      	ldr	r2, [r7, #4]
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	781b      	ldrb	r3, [r3, #0]
 8005e2e:	009b      	lsls	r3, r3, #2
 8005e30:	4413      	add	r3, r2
 8005e32:	881b      	ldrh	r3, [r3, #0]
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8005e3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e3e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	78db      	ldrb	r3, [r3, #3]
 8005e46:	2b03      	cmp	r3, #3
 8005e48:	d81f      	bhi.n	8005e8a <USB_ActivateEndpoint+0x72>
 8005e4a:	a201      	add	r2, pc, #4	; (adr r2, 8005e50 <USB_ActivateEndpoint+0x38>)
 8005e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e50:	08005e61 	.word	0x08005e61
 8005e54:	08005e7d 	.word	0x08005e7d
 8005e58:	08005e93 	.word	0x08005e93
 8005e5c:	08005e6f 	.word	0x08005e6f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8005e60:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005e64:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005e68:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8005e6c:	e012      	b.n	8005e94 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8005e6e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005e72:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8005e76:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8005e7a:	e00b      	b.n	8005e94 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8005e7c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005e80:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005e84:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8005e88:	e004      	b.n	8005e94 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8005e90:	e000      	b.n	8005e94 <USB_ActivateEndpoint+0x7c>
      break;
 8005e92:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8005e94:	687a      	ldr	r2, [r7, #4]
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	781b      	ldrb	r3, [r3, #0]
 8005e9a:	009b      	lsls	r3, r3, #2
 8005e9c:	441a      	add	r2, r3
 8005e9e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005ea2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ea6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005eaa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005eae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005eb2:	b29b      	uxth	r3, r3
 8005eb4:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	781b      	ldrb	r3, [r3, #0]
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	4413      	add	r3, r2
 8005ec0:	881b      	ldrh	r3, [r3, #0]
 8005ec2:	b29b      	uxth	r3, r3
 8005ec4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ec8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ecc:	b29a      	uxth	r2, r3
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	781b      	ldrb	r3, [r3, #0]
 8005ed2:	b29b      	uxth	r3, r3
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8005eda:	687a      	ldr	r2, [r7, #4]
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	781b      	ldrb	r3, [r3, #0]
 8005ee0:	009b      	lsls	r3, r3, #2
 8005ee2:	441a      	add	r2, r3
 8005ee4:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8005ee8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005eec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005ef0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005ef4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ef8:	b29b      	uxth	r3, r3
 8005efa:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	7b1b      	ldrb	r3, [r3, #12]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	f040 8149 	bne.w	8006198 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	785b      	ldrb	r3, [r3, #1]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	f000 8084 	beq.w	8006018 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	617b      	str	r3, [r7, #20]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	461a      	mov	r2, r3
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	4413      	add	r3, r2
 8005f22:	617b      	str	r3, [r7, #20]
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	781b      	ldrb	r3, [r3, #0]
 8005f28:	011a      	lsls	r2, r3, #4
 8005f2a:	697b      	ldr	r3, [r7, #20]
 8005f2c:	4413      	add	r3, r2
 8005f2e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f32:	613b      	str	r3, [r7, #16]
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	88db      	ldrh	r3, [r3, #6]
 8005f38:	085b      	lsrs	r3, r3, #1
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	005b      	lsls	r3, r3, #1
 8005f3e:	b29a      	uxth	r2, r3
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005f44:	687a      	ldr	r2, [r7, #4]
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	781b      	ldrb	r3, [r3, #0]
 8005f4a:	009b      	lsls	r3, r3, #2
 8005f4c:	4413      	add	r3, r2
 8005f4e:	881b      	ldrh	r3, [r3, #0]
 8005f50:	81fb      	strh	r3, [r7, #14]
 8005f52:	89fb      	ldrh	r3, [r7, #14]
 8005f54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d01b      	beq.n	8005f94 <USB_ActivateEndpoint+0x17c>
 8005f5c:	687a      	ldr	r2, [r7, #4]
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	781b      	ldrb	r3, [r3, #0]
 8005f62:	009b      	lsls	r3, r3, #2
 8005f64:	4413      	add	r3, r2
 8005f66:	881b      	ldrh	r3, [r3, #0]
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f72:	81bb      	strh	r3, [r7, #12]
 8005f74:	687a      	ldr	r2, [r7, #4]
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	781b      	ldrb	r3, [r3, #0]
 8005f7a:	009b      	lsls	r3, r3, #2
 8005f7c:	441a      	add	r2, r3
 8005f7e:	89bb      	ldrh	r3, [r7, #12]
 8005f80:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f84:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f88:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f8c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005f90:	b29b      	uxth	r3, r3
 8005f92:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	78db      	ldrb	r3, [r3, #3]
 8005f98:	2b01      	cmp	r3, #1
 8005f9a:	d020      	beq.n	8005fde <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005f9c:	687a      	ldr	r2, [r7, #4]
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	781b      	ldrb	r3, [r3, #0]
 8005fa2:	009b      	lsls	r3, r3, #2
 8005fa4:	4413      	add	r3, r2
 8005fa6:	881b      	ldrh	r3, [r3, #0]
 8005fa8:	b29b      	uxth	r3, r3
 8005faa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005fae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fb2:	813b      	strh	r3, [r7, #8]
 8005fb4:	893b      	ldrh	r3, [r7, #8]
 8005fb6:	f083 0320 	eor.w	r3, r3, #32
 8005fba:	813b      	strh	r3, [r7, #8]
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	781b      	ldrb	r3, [r3, #0]
 8005fc2:	009b      	lsls	r3, r3, #2
 8005fc4:	441a      	add	r2, r3
 8005fc6:	893b      	ldrh	r3, [r7, #8]
 8005fc8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005fcc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005fd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005fd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fd8:	b29b      	uxth	r3, r3
 8005fda:	8013      	strh	r3, [r2, #0]
 8005fdc:	e27f      	b.n	80064de <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005fde:	687a      	ldr	r2, [r7, #4]
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	781b      	ldrb	r3, [r3, #0]
 8005fe4:	009b      	lsls	r3, r3, #2
 8005fe6:	4413      	add	r3, r2
 8005fe8:	881b      	ldrh	r3, [r3, #0]
 8005fea:	b29b      	uxth	r3, r3
 8005fec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ff0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ff4:	817b      	strh	r3, [r7, #10]
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	781b      	ldrb	r3, [r3, #0]
 8005ffc:	009b      	lsls	r3, r3, #2
 8005ffe:	441a      	add	r2, r3
 8006000:	897b      	ldrh	r3, [r7, #10]
 8006002:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006006:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800600a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800600e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006012:	b29b      	uxth	r3, r3
 8006014:	8013      	strh	r3, [r2, #0]
 8006016:	e262      	b.n	80064de <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006022:	b29b      	uxth	r3, r3
 8006024:	461a      	mov	r2, r3
 8006026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006028:	4413      	add	r3, r2
 800602a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	781b      	ldrb	r3, [r3, #0]
 8006030:	011a      	lsls	r2, r3, #4
 8006032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006034:	4413      	add	r3, r2
 8006036:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800603a:	62bb      	str	r3, [r7, #40]	; 0x28
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	88db      	ldrh	r3, [r3, #6]
 8006040:	085b      	lsrs	r3, r3, #1
 8006042:	b29b      	uxth	r3, r3
 8006044:	005b      	lsls	r3, r3, #1
 8006046:	b29a      	uxth	r2, r3
 8006048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800604a:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	627b      	str	r3, [r7, #36]	; 0x24
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006056:	b29b      	uxth	r3, r3
 8006058:	461a      	mov	r2, r3
 800605a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800605c:	4413      	add	r3, r2
 800605e:	627b      	str	r3, [r7, #36]	; 0x24
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	781b      	ldrb	r3, [r3, #0]
 8006064:	011a      	lsls	r2, r3, #4
 8006066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006068:	4413      	add	r3, r2
 800606a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800606e:	623b      	str	r3, [r7, #32]
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	691b      	ldr	r3, [r3, #16]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d112      	bne.n	800609e <USB_ActivateEndpoint+0x286>
 8006078:	6a3b      	ldr	r3, [r7, #32]
 800607a:	881b      	ldrh	r3, [r3, #0]
 800607c:	b29b      	uxth	r3, r3
 800607e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006082:	b29a      	uxth	r2, r3
 8006084:	6a3b      	ldr	r3, [r7, #32]
 8006086:	801a      	strh	r2, [r3, #0]
 8006088:	6a3b      	ldr	r3, [r7, #32]
 800608a:	881b      	ldrh	r3, [r3, #0]
 800608c:	b29b      	uxth	r3, r3
 800608e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006092:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006096:	b29a      	uxth	r2, r3
 8006098:	6a3b      	ldr	r3, [r7, #32]
 800609a:	801a      	strh	r2, [r3, #0]
 800609c:	e02f      	b.n	80060fe <USB_ActivateEndpoint+0x2e6>
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	691b      	ldr	r3, [r3, #16]
 80060a2:	2b3e      	cmp	r3, #62	; 0x3e
 80060a4:	d813      	bhi.n	80060ce <USB_ActivateEndpoint+0x2b6>
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	691b      	ldr	r3, [r3, #16]
 80060aa:	085b      	lsrs	r3, r3, #1
 80060ac:	663b      	str	r3, [r7, #96]	; 0x60
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	691b      	ldr	r3, [r3, #16]
 80060b2:	f003 0301 	and.w	r3, r3, #1
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d002      	beq.n	80060c0 <USB_ActivateEndpoint+0x2a8>
 80060ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80060bc:	3301      	adds	r3, #1
 80060be:	663b      	str	r3, [r7, #96]	; 0x60
 80060c0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80060c2:	b29b      	uxth	r3, r3
 80060c4:	029b      	lsls	r3, r3, #10
 80060c6:	b29a      	uxth	r2, r3
 80060c8:	6a3b      	ldr	r3, [r7, #32]
 80060ca:	801a      	strh	r2, [r3, #0]
 80060cc:	e017      	b.n	80060fe <USB_ActivateEndpoint+0x2e6>
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	691b      	ldr	r3, [r3, #16]
 80060d2:	095b      	lsrs	r3, r3, #5
 80060d4:	663b      	str	r3, [r7, #96]	; 0x60
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	691b      	ldr	r3, [r3, #16]
 80060da:	f003 031f 	and.w	r3, r3, #31
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d102      	bne.n	80060e8 <USB_ActivateEndpoint+0x2d0>
 80060e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80060e4:	3b01      	subs	r3, #1
 80060e6:	663b      	str	r3, [r7, #96]	; 0x60
 80060e8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	029b      	lsls	r3, r3, #10
 80060ee:	b29b      	uxth	r3, r3
 80060f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80060f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80060f8:	b29a      	uxth	r2, r3
 80060fa:	6a3b      	ldr	r3, [r7, #32]
 80060fc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80060fe:	687a      	ldr	r2, [r7, #4]
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	781b      	ldrb	r3, [r3, #0]
 8006104:	009b      	lsls	r3, r3, #2
 8006106:	4413      	add	r3, r2
 8006108:	881b      	ldrh	r3, [r3, #0]
 800610a:	83fb      	strh	r3, [r7, #30]
 800610c:	8bfb      	ldrh	r3, [r7, #30]
 800610e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006112:	2b00      	cmp	r3, #0
 8006114:	d01b      	beq.n	800614e <USB_ActivateEndpoint+0x336>
 8006116:	687a      	ldr	r2, [r7, #4]
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	781b      	ldrb	r3, [r3, #0]
 800611c:	009b      	lsls	r3, r3, #2
 800611e:	4413      	add	r3, r2
 8006120:	881b      	ldrh	r3, [r3, #0]
 8006122:	b29b      	uxth	r3, r3
 8006124:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006128:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800612c:	83bb      	strh	r3, [r7, #28]
 800612e:	687a      	ldr	r2, [r7, #4]
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	781b      	ldrb	r3, [r3, #0]
 8006134:	009b      	lsls	r3, r3, #2
 8006136:	441a      	add	r2, r3
 8006138:	8bbb      	ldrh	r3, [r7, #28]
 800613a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800613e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006142:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006146:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800614a:	b29b      	uxth	r3, r3
 800614c:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800614e:	687a      	ldr	r2, [r7, #4]
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	781b      	ldrb	r3, [r3, #0]
 8006154:	009b      	lsls	r3, r3, #2
 8006156:	4413      	add	r3, r2
 8006158:	881b      	ldrh	r3, [r3, #0]
 800615a:	b29b      	uxth	r3, r3
 800615c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006160:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006164:	837b      	strh	r3, [r7, #26]
 8006166:	8b7b      	ldrh	r3, [r7, #26]
 8006168:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800616c:	837b      	strh	r3, [r7, #26]
 800616e:	8b7b      	ldrh	r3, [r7, #26]
 8006170:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006174:	837b      	strh	r3, [r7, #26]
 8006176:	687a      	ldr	r2, [r7, #4]
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	781b      	ldrb	r3, [r3, #0]
 800617c:	009b      	lsls	r3, r3, #2
 800617e:	441a      	add	r2, r3
 8006180:	8b7b      	ldrh	r3, [r7, #26]
 8006182:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006186:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800618a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800618e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006192:	b29b      	uxth	r3, r3
 8006194:	8013      	strh	r3, [r2, #0]
 8006196:	e1a2      	b.n	80064de <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8006198:	687a      	ldr	r2, [r7, #4]
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	781b      	ldrb	r3, [r3, #0]
 800619e:	009b      	lsls	r3, r3, #2
 80061a0:	4413      	add	r3, r2
 80061a2:	881b      	ldrh	r3, [r3, #0]
 80061a4:	b29b      	uxth	r3, r3
 80061a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80061aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061ae:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	781b      	ldrb	r3, [r3, #0]
 80061b8:	009b      	lsls	r3, r3, #2
 80061ba:	441a      	add	r2, r3
 80061bc:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80061c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80061c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80061c8:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80061cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061d0:	b29b      	uxth	r3, r3
 80061d2:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	65bb      	str	r3, [r7, #88]	; 0x58
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80061de:	b29b      	uxth	r3, r3
 80061e0:	461a      	mov	r2, r3
 80061e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80061e4:	4413      	add	r3, r2
 80061e6:	65bb      	str	r3, [r7, #88]	; 0x58
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	781b      	ldrb	r3, [r3, #0]
 80061ec:	011a      	lsls	r2, r3, #4
 80061ee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80061f0:	4413      	add	r3, r2
 80061f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80061f6:	657b      	str	r3, [r7, #84]	; 0x54
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	891b      	ldrh	r3, [r3, #8]
 80061fc:	085b      	lsrs	r3, r3, #1
 80061fe:	b29b      	uxth	r3, r3
 8006200:	005b      	lsls	r3, r3, #1
 8006202:	b29a      	uxth	r2, r3
 8006204:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006206:	801a      	strh	r2, [r3, #0]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	653b      	str	r3, [r7, #80]	; 0x50
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006212:	b29b      	uxth	r3, r3
 8006214:	461a      	mov	r2, r3
 8006216:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006218:	4413      	add	r3, r2
 800621a:	653b      	str	r3, [r7, #80]	; 0x50
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	781b      	ldrb	r3, [r3, #0]
 8006220:	011a      	lsls	r2, r3, #4
 8006222:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006224:	4413      	add	r3, r2
 8006226:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800622a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	895b      	ldrh	r3, [r3, #10]
 8006230:	085b      	lsrs	r3, r3, #1
 8006232:	b29b      	uxth	r3, r3
 8006234:	005b      	lsls	r3, r3, #1
 8006236:	b29a      	uxth	r2, r3
 8006238:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800623a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	785b      	ldrb	r3, [r3, #1]
 8006240:	2b00      	cmp	r3, #0
 8006242:	f040 8091 	bne.w	8006368 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006246:	687a      	ldr	r2, [r7, #4]
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	781b      	ldrb	r3, [r3, #0]
 800624c:	009b      	lsls	r3, r3, #2
 800624e:	4413      	add	r3, r2
 8006250:	881b      	ldrh	r3, [r3, #0]
 8006252:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8006254:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8006256:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800625a:	2b00      	cmp	r3, #0
 800625c:	d01b      	beq.n	8006296 <USB_ActivateEndpoint+0x47e>
 800625e:	687a      	ldr	r2, [r7, #4]
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	781b      	ldrb	r3, [r3, #0]
 8006264:	009b      	lsls	r3, r3, #2
 8006266:	4413      	add	r3, r2
 8006268:	881b      	ldrh	r3, [r3, #0]
 800626a:	b29b      	uxth	r3, r3
 800626c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006270:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006274:	877b      	strh	r3, [r7, #58]	; 0x3a
 8006276:	687a      	ldr	r2, [r7, #4]
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	781b      	ldrb	r3, [r3, #0]
 800627c:	009b      	lsls	r3, r3, #2
 800627e:	441a      	add	r2, r3
 8006280:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8006282:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006286:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800628a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800628e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006292:	b29b      	uxth	r3, r3
 8006294:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006296:	687a      	ldr	r2, [r7, #4]
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	781b      	ldrb	r3, [r3, #0]
 800629c:	009b      	lsls	r3, r3, #2
 800629e:	4413      	add	r3, r2
 80062a0:	881b      	ldrh	r3, [r3, #0]
 80062a2:	873b      	strh	r3, [r7, #56]	; 0x38
 80062a4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80062a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d01b      	beq.n	80062e6 <USB_ActivateEndpoint+0x4ce>
 80062ae:	687a      	ldr	r2, [r7, #4]
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	781b      	ldrb	r3, [r3, #0]
 80062b4:	009b      	lsls	r3, r3, #2
 80062b6:	4413      	add	r3, r2
 80062b8:	881b      	ldrh	r3, [r3, #0]
 80062ba:	b29b      	uxth	r3, r3
 80062bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80062c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062c4:	86fb      	strh	r3, [r7, #54]	; 0x36
 80062c6:	687a      	ldr	r2, [r7, #4]
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	781b      	ldrb	r3, [r3, #0]
 80062cc:	009b      	lsls	r3, r3, #2
 80062ce:	441a      	add	r2, r3
 80062d0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80062d2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80062d6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80062da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80062de:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80062e2:	b29b      	uxth	r3, r3
 80062e4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80062e6:	687a      	ldr	r2, [r7, #4]
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	781b      	ldrb	r3, [r3, #0]
 80062ec:	009b      	lsls	r3, r3, #2
 80062ee:	4413      	add	r3, r2
 80062f0:	881b      	ldrh	r3, [r3, #0]
 80062f2:	b29b      	uxth	r3, r3
 80062f4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80062f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062fc:	86bb      	strh	r3, [r7, #52]	; 0x34
 80062fe:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006300:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006304:	86bb      	strh	r3, [r7, #52]	; 0x34
 8006306:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006308:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800630c:	86bb      	strh	r3, [r7, #52]	; 0x34
 800630e:	687a      	ldr	r2, [r7, #4]
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	781b      	ldrb	r3, [r3, #0]
 8006314:	009b      	lsls	r3, r3, #2
 8006316:	441a      	add	r2, r3
 8006318:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800631a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800631e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006322:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006326:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800632a:	b29b      	uxth	r3, r3
 800632c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800632e:	687a      	ldr	r2, [r7, #4]
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	781b      	ldrb	r3, [r3, #0]
 8006334:	009b      	lsls	r3, r3, #2
 8006336:	4413      	add	r3, r2
 8006338:	881b      	ldrh	r3, [r3, #0]
 800633a:	b29b      	uxth	r3, r3
 800633c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006340:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006344:	867b      	strh	r3, [r7, #50]	; 0x32
 8006346:	687a      	ldr	r2, [r7, #4]
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	781b      	ldrb	r3, [r3, #0]
 800634c:	009b      	lsls	r3, r3, #2
 800634e:	441a      	add	r2, r3
 8006350:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8006352:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006356:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800635a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800635e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006362:	b29b      	uxth	r3, r3
 8006364:	8013      	strh	r3, [r2, #0]
 8006366:	e0ba      	b.n	80064de <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006368:	687a      	ldr	r2, [r7, #4]
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	781b      	ldrb	r3, [r3, #0]
 800636e:	009b      	lsls	r3, r3, #2
 8006370:	4413      	add	r3, r2
 8006372:	881b      	ldrh	r3, [r3, #0]
 8006374:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8006378:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800637c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006380:	2b00      	cmp	r3, #0
 8006382:	d01d      	beq.n	80063c0 <USB_ActivateEndpoint+0x5a8>
 8006384:	687a      	ldr	r2, [r7, #4]
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	781b      	ldrb	r3, [r3, #0]
 800638a:	009b      	lsls	r3, r3, #2
 800638c:	4413      	add	r3, r2
 800638e:	881b      	ldrh	r3, [r3, #0]
 8006390:	b29b      	uxth	r3, r3
 8006392:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006396:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800639a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800639e:	687a      	ldr	r2, [r7, #4]
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	781b      	ldrb	r3, [r3, #0]
 80063a4:	009b      	lsls	r3, r3, #2
 80063a6:	441a      	add	r2, r3
 80063a8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80063ac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80063b0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80063b4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80063b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80063bc:	b29b      	uxth	r3, r3
 80063be:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80063c0:	687a      	ldr	r2, [r7, #4]
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	781b      	ldrb	r3, [r3, #0]
 80063c6:	009b      	lsls	r3, r3, #2
 80063c8:	4413      	add	r3, r2
 80063ca:	881b      	ldrh	r3, [r3, #0]
 80063cc:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80063d0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80063d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d01d      	beq.n	8006418 <USB_ActivateEndpoint+0x600>
 80063dc:	687a      	ldr	r2, [r7, #4]
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	781b      	ldrb	r3, [r3, #0]
 80063e2:	009b      	lsls	r3, r3, #2
 80063e4:	4413      	add	r3, r2
 80063e6:	881b      	ldrh	r3, [r3, #0]
 80063e8:	b29b      	uxth	r3, r3
 80063ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80063ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063f2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80063f6:	687a      	ldr	r2, [r7, #4]
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	781b      	ldrb	r3, [r3, #0]
 80063fc:	009b      	lsls	r3, r3, #2
 80063fe:	441a      	add	r2, r3
 8006400:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8006404:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006408:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800640c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006410:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006414:	b29b      	uxth	r3, r3
 8006416:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	78db      	ldrb	r3, [r3, #3]
 800641c:	2b01      	cmp	r3, #1
 800641e:	d024      	beq.n	800646a <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006420:	687a      	ldr	r2, [r7, #4]
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	781b      	ldrb	r3, [r3, #0]
 8006426:	009b      	lsls	r3, r3, #2
 8006428:	4413      	add	r3, r2
 800642a:	881b      	ldrh	r3, [r3, #0]
 800642c:	b29b      	uxth	r3, r3
 800642e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006432:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006436:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800643a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800643e:	f083 0320 	eor.w	r3, r3, #32
 8006442:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006446:	687a      	ldr	r2, [r7, #4]
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	781b      	ldrb	r3, [r3, #0]
 800644c:	009b      	lsls	r3, r3, #2
 800644e:	441a      	add	r2, r3
 8006450:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006454:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006458:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800645c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006460:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006464:	b29b      	uxth	r3, r3
 8006466:	8013      	strh	r3, [r2, #0]
 8006468:	e01d      	b.n	80064a6 <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800646a:	687a      	ldr	r2, [r7, #4]
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	781b      	ldrb	r3, [r3, #0]
 8006470:	009b      	lsls	r3, r3, #2
 8006472:	4413      	add	r3, r2
 8006474:	881b      	ldrh	r3, [r3, #0]
 8006476:	b29b      	uxth	r3, r3
 8006478:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800647c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006480:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8006484:	687a      	ldr	r2, [r7, #4]
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	781b      	ldrb	r3, [r3, #0]
 800648a:	009b      	lsls	r3, r3, #2
 800648c:	441a      	add	r2, r3
 800648e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006492:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006496:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800649a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800649e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064a2:	b29b      	uxth	r3, r3
 80064a4:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80064a6:	687a      	ldr	r2, [r7, #4]
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	781b      	ldrb	r3, [r3, #0]
 80064ac:	009b      	lsls	r3, r3, #2
 80064ae:	4413      	add	r3, r2
 80064b0:	881b      	ldrh	r3, [r3, #0]
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80064b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064bc:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80064be:	687a      	ldr	r2, [r7, #4]
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	781b      	ldrb	r3, [r3, #0]
 80064c4:	009b      	lsls	r3, r3, #2
 80064c6:	441a      	add	r2, r3
 80064c8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80064ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80064ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80064d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80064d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064da:	b29b      	uxth	r3, r3
 80064dc:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80064de:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	376c      	adds	r7, #108	; 0x6c
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bc80      	pop	{r7}
 80064ea:	4770      	bx	lr

080064ec <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80064ec:	b480      	push	{r7}
 80064ee:	b08d      	sub	sp, #52	; 0x34
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
 80064f4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	7b1b      	ldrb	r3, [r3, #12]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	f040 808e 	bne.w	800661c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	785b      	ldrb	r3, [r3, #1]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d044      	beq.n	8006592 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006508:	687a      	ldr	r2, [r7, #4]
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	781b      	ldrb	r3, [r3, #0]
 800650e:	009b      	lsls	r3, r3, #2
 8006510:	4413      	add	r3, r2
 8006512:	881b      	ldrh	r3, [r3, #0]
 8006514:	81bb      	strh	r3, [r7, #12]
 8006516:	89bb      	ldrh	r3, [r7, #12]
 8006518:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800651c:	2b00      	cmp	r3, #0
 800651e:	d01b      	beq.n	8006558 <USB_DeactivateEndpoint+0x6c>
 8006520:	687a      	ldr	r2, [r7, #4]
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	781b      	ldrb	r3, [r3, #0]
 8006526:	009b      	lsls	r3, r3, #2
 8006528:	4413      	add	r3, r2
 800652a:	881b      	ldrh	r3, [r3, #0]
 800652c:	b29b      	uxth	r3, r3
 800652e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006532:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006536:	817b      	strh	r3, [r7, #10]
 8006538:	687a      	ldr	r2, [r7, #4]
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	781b      	ldrb	r3, [r3, #0]
 800653e:	009b      	lsls	r3, r3, #2
 8006540:	441a      	add	r2, r3
 8006542:	897b      	ldrh	r3, [r7, #10]
 8006544:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006548:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800654c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006550:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006554:	b29b      	uxth	r3, r3
 8006556:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006558:	687a      	ldr	r2, [r7, #4]
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	781b      	ldrb	r3, [r3, #0]
 800655e:	009b      	lsls	r3, r3, #2
 8006560:	4413      	add	r3, r2
 8006562:	881b      	ldrh	r3, [r3, #0]
 8006564:	b29b      	uxth	r3, r3
 8006566:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800656a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800656e:	813b      	strh	r3, [r7, #8]
 8006570:	687a      	ldr	r2, [r7, #4]
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	781b      	ldrb	r3, [r3, #0]
 8006576:	009b      	lsls	r3, r3, #2
 8006578:	441a      	add	r2, r3
 800657a:	893b      	ldrh	r3, [r7, #8]
 800657c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006580:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006584:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006588:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800658c:	b29b      	uxth	r3, r3
 800658e:	8013      	strh	r3, [r2, #0]
 8006590:	e192      	b.n	80068b8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006592:	687a      	ldr	r2, [r7, #4]
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	781b      	ldrb	r3, [r3, #0]
 8006598:	009b      	lsls	r3, r3, #2
 800659a:	4413      	add	r3, r2
 800659c:	881b      	ldrh	r3, [r3, #0]
 800659e:	827b      	strh	r3, [r7, #18]
 80065a0:	8a7b      	ldrh	r3, [r7, #18]
 80065a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d01b      	beq.n	80065e2 <USB_DeactivateEndpoint+0xf6>
 80065aa:	687a      	ldr	r2, [r7, #4]
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	781b      	ldrb	r3, [r3, #0]
 80065b0:	009b      	lsls	r3, r3, #2
 80065b2:	4413      	add	r3, r2
 80065b4:	881b      	ldrh	r3, [r3, #0]
 80065b6:	b29b      	uxth	r3, r3
 80065b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80065bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065c0:	823b      	strh	r3, [r7, #16]
 80065c2:	687a      	ldr	r2, [r7, #4]
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	781b      	ldrb	r3, [r3, #0]
 80065c8:	009b      	lsls	r3, r3, #2
 80065ca:	441a      	add	r2, r3
 80065cc:	8a3b      	ldrh	r3, [r7, #16]
 80065ce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80065d2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80065d6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80065da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80065de:	b29b      	uxth	r3, r3
 80065e0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80065e2:	687a      	ldr	r2, [r7, #4]
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	781b      	ldrb	r3, [r3, #0]
 80065e8:	009b      	lsls	r3, r3, #2
 80065ea:	4413      	add	r3, r2
 80065ec:	881b      	ldrh	r3, [r3, #0]
 80065ee:	b29b      	uxth	r3, r3
 80065f0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80065f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065f8:	81fb      	strh	r3, [r7, #14]
 80065fa:	687a      	ldr	r2, [r7, #4]
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	781b      	ldrb	r3, [r3, #0]
 8006600:	009b      	lsls	r3, r3, #2
 8006602:	441a      	add	r2, r3
 8006604:	89fb      	ldrh	r3, [r7, #14]
 8006606:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800660a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800660e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006612:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006616:	b29b      	uxth	r3, r3
 8006618:	8013      	strh	r3, [r2, #0]
 800661a:	e14d      	b.n	80068b8 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	785b      	ldrb	r3, [r3, #1]
 8006620:	2b00      	cmp	r3, #0
 8006622:	f040 80a5 	bne.w	8006770 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006626:	687a      	ldr	r2, [r7, #4]
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	781b      	ldrb	r3, [r3, #0]
 800662c:	009b      	lsls	r3, r3, #2
 800662e:	4413      	add	r3, r2
 8006630:	881b      	ldrh	r3, [r3, #0]
 8006632:	843b      	strh	r3, [r7, #32]
 8006634:	8c3b      	ldrh	r3, [r7, #32]
 8006636:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800663a:	2b00      	cmp	r3, #0
 800663c:	d01b      	beq.n	8006676 <USB_DeactivateEndpoint+0x18a>
 800663e:	687a      	ldr	r2, [r7, #4]
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	781b      	ldrb	r3, [r3, #0]
 8006644:	009b      	lsls	r3, r3, #2
 8006646:	4413      	add	r3, r2
 8006648:	881b      	ldrh	r3, [r3, #0]
 800664a:	b29b      	uxth	r3, r3
 800664c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006650:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006654:	83fb      	strh	r3, [r7, #30]
 8006656:	687a      	ldr	r2, [r7, #4]
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	781b      	ldrb	r3, [r3, #0]
 800665c:	009b      	lsls	r3, r3, #2
 800665e:	441a      	add	r2, r3
 8006660:	8bfb      	ldrh	r3, [r7, #30]
 8006662:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006666:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800666a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800666e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006672:	b29b      	uxth	r3, r3
 8006674:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006676:	687a      	ldr	r2, [r7, #4]
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	781b      	ldrb	r3, [r3, #0]
 800667c:	009b      	lsls	r3, r3, #2
 800667e:	4413      	add	r3, r2
 8006680:	881b      	ldrh	r3, [r3, #0]
 8006682:	83bb      	strh	r3, [r7, #28]
 8006684:	8bbb      	ldrh	r3, [r7, #28]
 8006686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800668a:	2b00      	cmp	r3, #0
 800668c:	d01b      	beq.n	80066c6 <USB_DeactivateEndpoint+0x1da>
 800668e:	687a      	ldr	r2, [r7, #4]
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	781b      	ldrb	r3, [r3, #0]
 8006694:	009b      	lsls	r3, r3, #2
 8006696:	4413      	add	r3, r2
 8006698:	881b      	ldrh	r3, [r3, #0]
 800669a:	b29b      	uxth	r3, r3
 800669c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066a4:	837b      	strh	r3, [r7, #26]
 80066a6:	687a      	ldr	r2, [r7, #4]
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	781b      	ldrb	r3, [r3, #0]
 80066ac:	009b      	lsls	r3, r3, #2
 80066ae:	441a      	add	r2, r3
 80066b0:	8b7b      	ldrh	r3, [r7, #26]
 80066b2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80066b6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80066ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80066be:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80066c2:	b29b      	uxth	r3, r3
 80066c4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80066c6:	687a      	ldr	r2, [r7, #4]
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	781b      	ldrb	r3, [r3, #0]
 80066cc:	009b      	lsls	r3, r3, #2
 80066ce:	4413      	add	r3, r2
 80066d0:	881b      	ldrh	r3, [r3, #0]
 80066d2:	b29b      	uxth	r3, r3
 80066d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066dc:	833b      	strh	r3, [r7, #24]
 80066de:	687a      	ldr	r2, [r7, #4]
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	781b      	ldrb	r3, [r3, #0]
 80066e4:	009b      	lsls	r3, r3, #2
 80066e6:	441a      	add	r2, r3
 80066e8:	8b3b      	ldrh	r3, [r7, #24]
 80066ea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80066ee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80066f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80066f6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80066fa:	b29b      	uxth	r3, r3
 80066fc:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80066fe:	687a      	ldr	r2, [r7, #4]
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	781b      	ldrb	r3, [r3, #0]
 8006704:	009b      	lsls	r3, r3, #2
 8006706:	4413      	add	r3, r2
 8006708:	881b      	ldrh	r3, [r3, #0]
 800670a:	b29b      	uxth	r3, r3
 800670c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006710:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006714:	82fb      	strh	r3, [r7, #22]
 8006716:	687a      	ldr	r2, [r7, #4]
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	781b      	ldrb	r3, [r3, #0]
 800671c:	009b      	lsls	r3, r3, #2
 800671e:	441a      	add	r2, r3
 8006720:	8afb      	ldrh	r3, [r7, #22]
 8006722:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006726:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800672a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800672e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006732:	b29b      	uxth	r3, r3
 8006734:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	781b      	ldrb	r3, [r3, #0]
 800673c:	009b      	lsls	r3, r3, #2
 800673e:	4413      	add	r3, r2
 8006740:	881b      	ldrh	r3, [r3, #0]
 8006742:	b29b      	uxth	r3, r3
 8006744:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006748:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800674c:	82bb      	strh	r3, [r7, #20]
 800674e:	687a      	ldr	r2, [r7, #4]
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	781b      	ldrb	r3, [r3, #0]
 8006754:	009b      	lsls	r3, r3, #2
 8006756:	441a      	add	r2, r3
 8006758:	8abb      	ldrh	r3, [r7, #20]
 800675a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800675e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006762:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006766:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800676a:	b29b      	uxth	r3, r3
 800676c:	8013      	strh	r3, [r2, #0]
 800676e:	e0a3      	b.n	80068b8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006770:	687a      	ldr	r2, [r7, #4]
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	781b      	ldrb	r3, [r3, #0]
 8006776:	009b      	lsls	r3, r3, #2
 8006778:	4413      	add	r3, r2
 800677a:	881b      	ldrh	r3, [r3, #0]
 800677c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800677e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006780:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006784:	2b00      	cmp	r3, #0
 8006786:	d01b      	beq.n	80067c0 <USB_DeactivateEndpoint+0x2d4>
 8006788:	687a      	ldr	r2, [r7, #4]
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	781b      	ldrb	r3, [r3, #0]
 800678e:	009b      	lsls	r3, r3, #2
 8006790:	4413      	add	r3, r2
 8006792:	881b      	ldrh	r3, [r3, #0]
 8006794:	b29b      	uxth	r3, r3
 8006796:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800679a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800679e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80067a0:	687a      	ldr	r2, [r7, #4]
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	781b      	ldrb	r3, [r3, #0]
 80067a6:	009b      	lsls	r3, r3, #2
 80067a8:	441a      	add	r2, r3
 80067aa:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80067ac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80067b0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80067b4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80067b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067bc:	b29b      	uxth	r3, r3
 80067be:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80067c0:	687a      	ldr	r2, [r7, #4]
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	781b      	ldrb	r3, [r3, #0]
 80067c6:	009b      	lsls	r3, r3, #2
 80067c8:	4413      	add	r3, r2
 80067ca:	881b      	ldrh	r3, [r3, #0]
 80067cc:	857b      	strh	r3, [r7, #42]	; 0x2a
 80067ce:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80067d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d01b      	beq.n	8006810 <USB_DeactivateEndpoint+0x324>
 80067d8:	687a      	ldr	r2, [r7, #4]
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	781b      	ldrb	r3, [r3, #0]
 80067de:	009b      	lsls	r3, r3, #2
 80067e0:	4413      	add	r3, r2
 80067e2:	881b      	ldrh	r3, [r3, #0]
 80067e4:	b29b      	uxth	r3, r3
 80067e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80067ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067ee:	853b      	strh	r3, [r7, #40]	; 0x28
 80067f0:	687a      	ldr	r2, [r7, #4]
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	781b      	ldrb	r3, [r3, #0]
 80067f6:	009b      	lsls	r3, r3, #2
 80067f8:	441a      	add	r2, r3
 80067fa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80067fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006800:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006804:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006808:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800680c:	b29b      	uxth	r3, r3
 800680e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006810:	687a      	ldr	r2, [r7, #4]
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	781b      	ldrb	r3, [r3, #0]
 8006816:	009b      	lsls	r3, r3, #2
 8006818:	4413      	add	r3, r2
 800681a:	881b      	ldrh	r3, [r3, #0]
 800681c:	b29b      	uxth	r3, r3
 800681e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006822:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006826:	84fb      	strh	r3, [r7, #38]	; 0x26
 8006828:	687a      	ldr	r2, [r7, #4]
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	781b      	ldrb	r3, [r3, #0]
 800682e:	009b      	lsls	r3, r3, #2
 8006830:	441a      	add	r2, r3
 8006832:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006834:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006838:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800683c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006840:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006844:	b29b      	uxth	r3, r3
 8006846:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006848:	687a      	ldr	r2, [r7, #4]
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	781b      	ldrb	r3, [r3, #0]
 800684e:	009b      	lsls	r3, r3, #2
 8006850:	4413      	add	r3, r2
 8006852:	881b      	ldrh	r3, [r3, #0]
 8006854:	b29b      	uxth	r3, r3
 8006856:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800685a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800685e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006860:	687a      	ldr	r2, [r7, #4]
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	781b      	ldrb	r3, [r3, #0]
 8006866:	009b      	lsls	r3, r3, #2
 8006868:	441a      	add	r2, r3
 800686a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800686c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006870:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006874:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006878:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800687c:	b29b      	uxth	r3, r3
 800687e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006880:	687a      	ldr	r2, [r7, #4]
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	781b      	ldrb	r3, [r3, #0]
 8006886:	009b      	lsls	r3, r3, #2
 8006888:	4413      	add	r3, r2
 800688a:	881b      	ldrh	r3, [r3, #0]
 800688c:	b29b      	uxth	r3, r3
 800688e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006892:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006896:	847b      	strh	r3, [r7, #34]	; 0x22
 8006898:	687a      	ldr	r2, [r7, #4]
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	781b      	ldrb	r3, [r3, #0]
 800689e:	009b      	lsls	r3, r3, #2
 80068a0:	441a      	add	r2, r3
 80068a2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80068a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80068a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80068ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80068b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068b4:	b29b      	uxth	r3, r3
 80068b6:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80068b8:	2300      	movs	r3, #0
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	3734      	adds	r7, #52	; 0x34
 80068be:	46bd      	mov	sp, r7
 80068c0:	bc80      	pop	{r7}
 80068c2:	4770      	bx	lr

080068c4 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b0cc      	sub	sp, #304	; 0x130
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	1d3b      	adds	r3, r7, #4
 80068cc:	6018      	str	r0, [r3, #0]
 80068ce:	463b      	mov	r3, r7
 80068d0:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80068d2:	463b      	mov	r3, r7
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	785b      	ldrb	r3, [r3, #1]
 80068d8:	2b01      	cmp	r3, #1
 80068da:	f040 872e 	bne.w	800773a <USB_EPStartXfer+0xe76>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80068de:	463b      	mov	r3, r7
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	699a      	ldr	r2, [r3, #24]
 80068e4:	463b      	mov	r3, r7
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	691b      	ldr	r3, [r3, #16]
 80068ea:	429a      	cmp	r2, r3
 80068ec:	d905      	bls.n	80068fa <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 80068ee:	463b      	mov	r3, r7
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	691b      	ldr	r3, [r3, #16]
 80068f4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80068f8:	e004      	b.n	8006904 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 80068fa:	463b      	mov	r3, r7
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	699b      	ldr	r3, [r3, #24]
 8006900:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8006904:	463b      	mov	r3, r7
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	7b1b      	ldrb	r3, [r3, #12]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d134      	bne.n	8006978 <USB_EPStartXfer+0xb4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800690e:	463b      	mov	r3, r7
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	6959      	ldr	r1, [r3, #20]
 8006914:	463b      	mov	r3, r7
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	88da      	ldrh	r2, [r3, #6]
 800691a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800691e:	b29b      	uxth	r3, r3
 8006920:	1d38      	adds	r0, r7, #4
 8006922:	6800      	ldr	r0, [r0, #0]
 8006924:	f001 fc03 	bl	800812e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006928:	f107 0310 	add.w	r3, r7, #16
 800692c:	1d3a      	adds	r2, r7, #4
 800692e:	6812      	ldr	r2, [r2, #0]
 8006930:	601a      	str	r2, [r3, #0]
 8006932:	1d3b      	adds	r3, r7, #4
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800693a:	b29b      	uxth	r3, r3
 800693c:	4619      	mov	r1, r3
 800693e:	f107 0310 	add.w	r3, r7, #16
 8006942:	f107 0210 	add.w	r2, r7, #16
 8006946:	6812      	ldr	r2, [r2, #0]
 8006948:	440a      	add	r2, r1
 800694a:	601a      	str	r2, [r3, #0]
 800694c:	463b      	mov	r3, r7
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	781b      	ldrb	r3, [r3, #0]
 8006952:	011a      	lsls	r2, r3, #4
 8006954:	f107 0310 	add.w	r3, r7, #16
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4413      	add	r3, r2
 800695c:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8006960:	f107 030c 	add.w	r3, r7, #12
 8006964:	601a      	str	r2, [r3, #0]
 8006966:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800696a:	b29a      	uxth	r2, r3
 800696c:	f107 030c 	add.w	r3, r7, #12
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	801a      	strh	r2, [r3, #0]
 8006974:	f000 beac 	b.w	80076d0 <USB_EPStartXfer+0xe0c>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8006978:	463b      	mov	r3, r7
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	78db      	ldrb	r3, [r3, #3]
 800697e:	2b02      	cmp	r3, #2
 8006980:	f040 838c 	bne.w	800709c <USB_EPStartXfer+0x7d8>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8006984:	463b      	mov	r3, r7
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	6a1a      	ldr	r2, [r3, #32]
 800698a:	463b      	mov	r3, r7
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	691b      	ldr	r3, [r3, #16]
 8006990:	429a      	cmp	r2, r3
 8006992:	f240 8330 	bls.w	8006ff6 <USB_EPStartXfer+0x732>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8006996:	1d3b      	adds	r3, r7, #4
 8006998:	681a      	ldr	r2, [r3, #0]
 800699a:	463b      	mov	r3, r7
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	781b      	ldrb	r3, [r3, #0]
 80069a0:	009b      	lsls	r3, r3, #2
 80069a2:	4413      	add	r3, r2
 80069a4:	881b      	ldrh	r3, [r3, #0]
 80069a6:	b29b      	uxth	r3, r3
 80069a8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069b0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 80069b4:	1d3b      	adds	r3, r7, #4
 80069b6:	681a      	ldr	r2, [r3, #0]
 80069b8:	463b      	mov	r3, r7
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	781b      	ldrb	r3, [r3, #0]
 80069be:	009b      	lsls	r3, r3, #2
 80069c0:	441a      	add	r2, r3
 80069c2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80069c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80069ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80069ce:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80069d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069d6:	b29b      	uxth	r3, r3
 80069d8:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80069da:	463b      	mov	r3, r7
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	6a1a      	ldr	r2, [r3, #32]
 80069e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80069e4:	1ad2      	subs	r2, r2, r3
 80069e6:	463b      	mov	r3, r7
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80069ec:	1d3b      	adds	r3, r7, #4
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	463b      	mov	r3, r7
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	781b      	ldrb	r3, [r3, #0]
 80069f6:	009b      	lsls	r3, r3, #2
 80069f8:	4413      	add	r3, r2
 80069fa:	881b      	ldrh	r3, [r3, #0]
 80069fc:	b29b      	uxth	r3, r3
 80069fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	f000 819e 	beq.w	8006d44 <USB_EPStartXfer+0x480>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006a08:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006a0c:	1d3a      	adds	r2, r7, #4
 8006a0e:	6812      	ldr	r2, [r2, #0]
 8006a10:	601a      	str	r2, [r3, #0]
 8006a12:	463b      	mov	r3, r7
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	785b      	ldrb	r3, [r3, #1]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d17a      	bne.n	8006b12 <USB_EPStartXfer+0x24e>
 8006a1c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006a20:	1d3a      	adds	r2, r7, #4
 8006a22:	6812      	ldr	r2, [r2, #0]
 8006a24:	601a      	str	r2, [r3, #0]
 8006a26:	1d3b      	adds	r3, r7, #4
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	4619      	mov	r1, r3
 8006a32:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006a36:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006a3a:	6812      	ldr	r2, [r2, #0]
 8006a3c:	440a      	add	r2, r1
 8006a3e:	601a      	str	r2, [r3, #0]
 8006a40:	463b      	mov	r3, r7
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	781b      	ldrb	r3, [r3, #0]
 8006a46:	011a      	lsls	r2, r3, #4
 8006a48:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4413      	add	r3, r2
 8006a50:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8006a54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006a58:	601a      	str	r2, [r3, #0]
 8006a5a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d11a      	bne.n	8006a98 <USB_EPStartXfer+0x1d4>
 8006a62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	881b      	ldrh	r3, [r3, #0]
 8006a6a:	b29b      	uxth	r3, r3
 8006a6c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006a70:	b29a      	uxth	r2, r3
 8006a72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	801a      	strh	r2, [r3, #0]
 8006a7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	881b      	ldrh	r3, [r3, #0]
 8006a82:	b29b      	uxth	r3, r3
 8006a84:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a88:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a8c:	b29a      	uxth	r2, r3
 8006a8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	801a      	strh	r2, [r3, #0]
 8006a96:	e062      	b.n	8006b5e <USB_EPStartXfer+0x29a>
 8006a98:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a9c:	2b3e      	cmp	r3, #62	; 0x3e
 8006a9e:	d819      	bhi.n	8006ad4 <USB_EPStartXfer+0x210>
 8006aa0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006aa4:	085b      	lsrs	r3, r3, #1
 8006aa6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8006aaa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006aae:	f003 0301 	and.w	r3, r3, #1
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d004      	beq.n	8006ac0 <USB_EPStartXfer+0x1fc>
 8006ab6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006aba:	3301      	adds	r3, #1
 8006abc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8006ac0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006ac4:	b29b      	uxth	r3, r3
 8006ac6:	029b      	lsls	r3, r3, #10
 8006ac8:	b29a      	uxth	r2, r3
 8006aca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	801a      	strh	r2, [r3, #0]
 8006ad2:	e044      	b.n	8006b5e <USB_EPStartXfer+0x29a>
 8006ad4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ad8:	095b      	lsrs	r3, r3, #5
 8006ada:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8006ade:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ae2:	f003 031f 	and.w	r3, r3, #31
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d104      	bne.n	8006af4 <USB_EPStartXfer+0x230>
 8006aea:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006aee:	3b01      	subs	r3, #1
 8006af0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8006af4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006af8:	b29b      	uxth	r3, r3
 8006afa:	029b      	lsls	r3, r3, #10
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b06:	b29a      	uxth	r2, r3
 8006b08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	801a      	strh	r2, [r3, #0]
 8006b10:	e025      	b.n	8006b5e <USB_EPStartXfer+0x29a>
 8006b12:	463b      	mov	r3, r7
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	785b      	ldrb	r3, [r3, #1]
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	d120      	bne.n	8006b5e <USB_EPStartXfer+0x29a>
 8006b1c:	1d3b      	adds	r3, r7, #4
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b24:	b29b      	uxth	r3, r3
 8006b26:	4619      	mov	r1, r3
 8006b28:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006b2c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8006b30:	6812      	ldr	r2, [r2, #0]
 8006b32:	440a      	add	r2, r1
 8006b34:	601a      	str	r2, [r3, #0]
 8006b36:	463b      	mov	r3, r7
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	781b      	ldrb	r3, [r3, #0]
 8006b3c:	011a      	lsls	r2, r3, #4
 8006b3e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	4413      	add	r3, r2
 8006b46:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8006b4a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006b4e:	601a      	str	r2, [r3, #0]
 8006b50:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006b54:	b29a      	uxth	r2, r3
 8006b56:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006b5e:	463b      	mov	r3, r7
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	895b      	ldrh	r3, [r3, #10]
 8006b64:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006b68:	463b      	mov	r3, r7
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	6959      	ldr	r1, [r3, #20]
 8006b6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006b78:	1d38      	adds	r0, r7, #4
 8006b7a:	6800      	ldr	r0, [r0, #0]
 8006b7c:	f001 fad7 	bl	800812e <USB_WritePMA>
            ep->xfer_buff += len;
 8006b80:	463b      	mov	r3, r7
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	695a      	ldr	r2, [r3, #20]
 8006b86:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006b8a:	441a      	add	r2, r3
 8006b8c:	463b      	mov	r3, r7
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006b92:	463b      	mov	r3, r7
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	6a1a      	ldr	r2, [r3, #32]
 8006b98:	463b      	mov	r3, r7
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	691b      	ldr	r3, [r3, #16]
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	d909      	bls.n	8006bb6 <USB_EPStartXfer+0x2f2>
            {
              ep->xfer_len_db -= len;
 8006ba2:	463b      	mov	r3, r7
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	6a1a      	ldr	r2, [r3, #32]
 8006ba8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006bac:	1ad2      	subs	r2, r2, r3
 8006bae:	463b      	mov	r3, r7
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	621a      	str	r2, [r3, #32]
 8006bb4:	e008      	b.n	8006bc8 <USB_EPStartXfer+0x304>
            }
            else
            {
              len = ep->xfer_len_db;
 8006bb6:	463b      	mov	r3, r7
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	6a1b      	ldr	r3, [r3, #32]
 8006bbc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 8006bc0:	463b      	mov	r3, r7
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006bc8:	463b      	mov	r3, r7
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	785b      	ldrb	r3, [r3, #1]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d17a      	bne.n	8006cc8 <USB_EPStartXfer+0x404>
 8006bd2:	f107 0318 	add.w	r3, r7, #24
 8006bd6:	1d3a      	adds	r2, r7, #4
 8006bd8:	6812      	ldr	r2, [r2, #0]
 8006bda:	601a      	str	r2, [r3, #0]
 8006bdc:	1d3b      	adds	r3, r7, #4
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006be4:	b29b      	uxth	r3, r3
 8006be6:	4619      	mov	r1, r3
 8006be8:	f107 0318 	add.w	r3, r7, #24
 8006bec:	f107 0218 	add.w	r2, r7, #24
 8006bf0:	6812      	ldr	r2, [r2, #0]
 8006bf2:	440a      	add	r2, r1
 8006bf4:	601a      	str	r2, [r3, #0]
 8006bf6:	463b      	mov	r3, r7
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	781b      	ldrb	r3, [r3, #0]
 8006bfc:	011a      	lsls	r2, r3, #4
 8006bfe:	f107 0318 	add.w	r3, r7, #24
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	4413      	add	r3, r2
 8006c06:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8006c0a:	f107 0314 	add.w	r3, r7, #20
 8006c0e:	601a      	str	r2, [r3, #0]
 8006c10:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d11a      	bne.n	8006c4e <USB_EPStartXfer+0x38a>
 8006c18:	f107 0314 	add.w	r3, r7, #20
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	881b      	ldrh	r3, [r3, #0]
 8006c20:	b29b      	uxth	r3, r3
 8006c22:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006c26:	b29a      	uxth	r2, r3
 8006c28:	f107 0314 	add.w	r3, r7, #20
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	801a      	strh	r2, [r3, #0]
 8006c30:	f107 0314 	add.w	r3, r7, #20
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	881b      	ldrh	r3, [r3, #0]
 8006c38:	b29b      	uxth	r3, r3
 8006c3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c42:	b29a      	uxth	r2, r3
 8006c44:	f107 0314 	add.w	r3, r7, #20
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	801a      	strh	r2, [r3, #0]
 8006c4c:	e067      	b.n	8006d1e <USB_EPStartXfer+0x45a>
 8006c4e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c52:	2b3e      	cmp	r3, #62	; 0x3e
 8006c54:	d819      	bhi.n	8006c8a <USB_EPStartXfer+0x3c6>
 8006c56:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c5a:	085b      	lsrs	r3, r3, #1
 8006c5c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8006c60:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c64:	f003 0301 	and.w	r3, r3, #1
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d004      	beq.n	8006c76 <USB_EPStartXfer+0x3b2>
 8006c6c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006c70:	3301      	adds	r3, #1
 8006c72:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8006c76:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	029b      	lsls	r3, r3, #10
 8006c7e:	b29a      	uxth	r2, r3
 8006c80:	f107 0314 	add.w	r3, r7, #20
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	801a      	strh	r2, [r3, #0]
 8006c88:	e049      	b.n	8006d1e <USB_EPStartXfer+0x45a>
 8006c8a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c8e:	095b      	lsrs	r3, r3, #5
 8006c90:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8006c94:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c98:	f003 031f 	and.w	r3, r3, #31
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d104      	bne.n	8006caa <USB_EPStartXfer+0x3e6>
 8006ca0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006ca4:	3b01      	subs	r3, #1
 8006ca6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8006caa:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006cae:	b29b      	uxth	r3, r3
 8006cb0:	029b      	lsls	r3, r3, #10
 8006cb2:	b29b      	uxth	r3, r3
 8006cb4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006cb8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006cbc:	b29a      	uxth	r2, r3
 8006cbe:	f107 0314 	add.w	r3, r7, #20
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	801a      	strh	r2, [r3, #0]
 8006cc6:	e02a      	b.n	8006d1e <USB_EPStartXfer+0x45a>
 8006cc8:	463b      	mov	r3, r7
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	785b      	ldrb	r3, [r3, #1]
 8006cce:	2b01      	cmp	r3, #1
 8006cd0:	d125      	bne.n	8006d1e <USB_EPStartXfer+0x45a>
 8006cd2:	f107 0320 	add.w	r3, r7, #32
 8006cd6:	1d3a      	adds	r2, r7, #4
 8006cd8:	6812      	ldr	r2, [r2, #0]
 8006cda:	601a      	str	r2, [r3, #0]
 8006cdc:	1d3b      	adds	r3, r7, #4
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ce4:	b29b      	uxth	r3, r3
 8006ce6:	4619      	mov	r1, r3
 8006ce8:	f107 0320 	add.w	r3, r7, #32
 8006cec:	f107 0220 	add.w	r2, r7, #32
 8006cf0:	6812      	ldr	r2, [r2, #0]
 8006cf2:	440a      	add	r2, r1
 8006cf4:	601a      	str	r2, [r3, #0]
 8006cf6:	463b      	mov	r3, r7
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	781b      	ldrb	r3, [r3, #0]
 8006cfc:	011a      	lsls	r2, r3, #4
 8006cfe:	f107 0320 	add.w	r3, r7, #32
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4413      	add	r3, r2
 8006d06:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8006d0a:	f107 031c 	add.w	r3, r7, #28
 8006d0e:	601a      	str	r2, [r3, #0]
 8006d10:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006d14:	b29a      	uxth	r2, r3
 8006d16:	f107 031c 	add.w	r3, r7, #28
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006d1e:	463b      	mov	r3, r7
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	891b      	ldrh	r3, [r3, #8]
 8006d24:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006d28:	463b      	mov	r3, r7
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	6959      	ldr	r1, [r3, #20]
 8006d2e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006d32:	b29b      	uxth	r3, r3
 8006d34:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006d38:	1d38      	adds	r0, r7, #4
 8006d3a:	6800      	ldr	r0, [r0, #0]
 8006d3c:	f001 f9f7 	bl	800812e <USB_WritePMA>
 8006d40:	f000 bcc6 	b.w	80076d0 <USB_EPStartXfer+0xe0c>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006d44:	463b      	mov	r3, r7
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	785b      	ldrb	r3, [r3, #1]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d164      	bne.n	8006e18 <USB_EPStartXfer+0x554>
 8006d4e:	1d3b      	adds	r3, r7, #4
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	64bb      	str	r3, [r7, #72]	; 0x48
 8006d54:	1d3b      	adds	r3, r7, #4
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d5c:	b29b      	uxth	r3, r3
 8006d5e:	461a      	mov	r2, r3
 8006d60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d62:	4413      	add	r3, r2
 8006d64:	64bb      	str	r3, [r7, #72]	; 0x48
 8006d66:	463b      	mov	r3, r7
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	781b      	ldrb	r3, [r3, #0]
 8006d6c:	011a      	lsls	r2, r3, #4
 8006d6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d70:	4413      	add	r3, r2
 8006d72:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006d76:	647b      	str	r3, [r7, #68]	; 0x44
 8006d78:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d112      	bne.n	8006da6 <USB_EPStartXfer+0x4e2>
 8006d80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d82:	881b      	ldrh	r3, [r3, #0]
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006d8a:	b29a      	uxth	r2, r3
 8006d8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d8e:	801a      	strh	r2, [r3, #0]
 8006d90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d92:	881b      	ldrh	r3, [r3, #0]
 8006d94:	b29b      	uxth	r3, r3
 8006d96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d9e:	b29a      	uxth	r2, r3
 8006da0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006da2:	801a      	strh	r2, [r3, #0]
 8006da4:	e057      	b.n	8006e56 <USB_EPStartXfer+0x592>
 8006da6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006daa:	2b3e      	cmp	r3, #62	; 0x3e
 8006dac:	d817      	bhi.n	8006dde <USB_EPStartXfer+0x51a>
 8006dae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006db2:	085b      	lsrs	r3, r3, #1
 8006db4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006db8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006dbc:	f003 0301 	and.w	r3, r3, #1
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d004      	beq.n	8006dce <USB_EPStartXfer+0x50a>
 8006dc4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8006dc8:	3301      	adds	r3, #1
 8006dca:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006dce:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8006dd2:	b29b      	uxth	r3, r3
 8006dd4:	029b      	lsls	r3, r3, #10
 8006dd6:	b29a      	uxth	r2, r3
 8006dd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006dda:	801a      	strh	r2, [r3, #0]
 8006ddc:	e03b      	b.n	8006e56 <USB_EPStartXfer+0x592>
 8006dde:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006de2:	095b      	lsrs	r3, r3, #5
 8006de4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006de8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006dec:	f003 031f 	and.w	r3, r3, #31
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d104      	bne.n	8006dfe <USB_EPStartXfer+0x53a>
 8006df4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8006df8:	3b01      	subs	r3, #1
 8006dfa:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006dfe:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8006e02:	b29b      	uxth	r3, r3
 8006e04:	029b      	lsls	r3, r3, #10
 8006e06:	b29b      	uxth	r3, r3
 8006e08:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e0c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e10:	b29a      	uxth	r2, r3
 8006e12:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e14:	801a      	strh	r2, [r3, #0]
 8006e16:	e01e      	b.n	8006e56 <USB_EPStartXfer+0x592>
 8006e18:	463b      	mov	r3, r7
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	785b      	ldrb	r3, [r3, #1]
 8006e1e:	2b01      	cmp	r3, #1
 8006e20:	d119      	bne.n	8006e56 <USB_EPStartXfer+0x592>
 8006e22:	1d3b      	adds	r3, r7, #4
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	653b      	str	r3, [r7, #80]	; 0x50
 8006e28:	1d3b      	adds	r3, r7, #4
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e30:	b29b      	uxth	r3, r3
 8006e32:	461a      	mov	r2, r3
 8006e34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e36:	4413      	add	r3, r2
 8006e38:	653b      	str	r3, [r7, #80]	; 0x50
 8006e3a:	463b      	mov	r3, r7
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	781b      	ldrb	r3, [r3, #0]
 8006e40:	011a      	lsls	r2, r3, #4
 8006e42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e44:	4413      	add	r3, r2
 8006e46:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006e4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e4c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006e50:	b29a      	uxth	r2, r3
 8006e52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e54:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006e56:	463b      	mov	r3, r7
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	891b      	ldrh	r3, [r3, #8]
 8006e5c:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006e60:	463b      	mov	r3, r7
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	6959      	ldr	r1, [r3, #20]
 8006e66:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006e6a:	b29b      	uxth	r3, r3
 8006e6c:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006e70:	1d38      	adds	r0, r7, #4
 8006e72:	6800      	ldr	r0, [r0, #0]
 8006e74:	f001 f95b 	bl	800812e <USB_WritePMA>
            ep->xfer_buff += len;
 8006e78:	463b      	mov	r3, r7
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	695a      	ldr	r2, [r3, #20]
 8006e7e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006e82:	441a      	add	r2, r3
 8006e84:	463b      	mov	r3, r7
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006e8a:	463b      	mov	r3, r7
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	6a1a      	ldr	r2, [r3, #32]
 8006e90:	463b      	mov	r3, r7
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	691b      	ldr	r3, [r3, #16]
 8006e96:	429a      	cmp	r2, r3
 8006e98:	d909      	bls.n	8006eae <USB_EPStartXfer+0x5ea>
            {
              ep->xfer_len_db -= len;
 8006e9a:	463b      	mov	r3, r7
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	6a1a      	ldr	r2, [r3, #32]
 8006ea0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ea4:	1ad2      	subs	r2, r2, r3
 8006ea6:	463b      	mov	r3, r7
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	621a      	str	r2, [r3, #32]
 8006eac:	e008      	b.n	8006ec0 <USB_EPStartXfer+0x5fc>
            }
            else
            {
              len = ep->xfer_len_db;
 8006eae:	463b      	mov	r3, r7
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	6a1b      	ldr	r3, [r3, #32]
 8006eb4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 8006eb8:	463b      	mov	r3, r7
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006ec0:	1d3b      	adds	r3, r7, #4
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	643b      	str	r3, [r7, #64]	; 0x40
 8006ec6:	463b      	mov	r3, r7
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	785b      	ldrb	r3, [r3, #1]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d164      	bne.n	8006f9a <USB_EPStartXfer+0x6d6>
 8006ed0:	1d3b      	adds	r3, r7, #4
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ed6:	1d3b      	adds	r3, r7, #4
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ede:	b29b      	uxth	r3, r3
 8006ee0:	461a      	mov	r2, r3
 8006ee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ee4:	4413      	add	r3, r2
 8006ee6:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ee8:	463b      	mov	r3, r7
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	781b      	ldrb	r3, [r3, #0]
 8006eee:	011a      	lsls	r2, r3, #4
 8006ef0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ef2:	4413      	add	r3, r2
 8006ef4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006ef8:	637b      	str	r3, [r7, #52]	; 0x34
 8006efa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d112      	bne.n	8006f28 <USB_EPStartXfer+0x664>
 8006f02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f04:	881b      	ldrh	r3, [r3, #0]
 8006f06:	b29b      	uxth	r3, r3
 8006f08:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006f0c:	b29a      	uxth	r2, r3
 8006f0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f10:	801a      	strh	r2, [r3, #0]
 8006f12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f14:	881b      	ldrh	r3, [r3, #0]
 8006f16:	b29b      	uxth	r3, r3
 8006f18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f20:	b29a      	uxth	r2, r3
 8006f22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f24:	801a      	strh	r2, [r3, #0]
 8006f26:	e054      	b.n	8006fd2 <USB_EPStartXfer+0x70e>
 8006f28:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f2c:	2b3e      	cmp	r3, #62	; 0x3e
 8006f2e:	d817      	bhi.n	8006f60 <USB_EPStartXfer+0x69c>
 8006f30:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f34:	085b      	lsrs	r3, r3, #1
 8006f36:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8006f3a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f3e:	f003 0301 	and.w	r3, r3, #1
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d004      	beq.n	8006f50 <USB_EPStartXfer+0x68c>
 8006f46:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006f4a:	3301      	adds	r3, #1
 8006f4c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8006f50:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	029b      	lsls	r3, r3, #10
 8006f58:	b29a      	uxth	r2, r3
 8006f5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f5c:	801a      	strh	r2, [r3, #0]
 8006f5e:	e038      	b.n	8006fd2 <USB_EPStartXfer+0x70e>
 8006f60:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f64:	095b      	lsrs	r3, r3, #5
 8006f66:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8006f6a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f6e:	f003 031f 	and.w	r3, r3, #31
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d104      	bne.n	8006f80 <USB_EPStartXfer+0x6bc>
 8006f76:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006f7a:	3b01      	subs	r3, #1
 8006f7c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8006f80:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006f84:	b29b      	uxth	r3, r3
 8006f86:	029b      	lsls	r3, r3, #10
 8006f88:	b29b      	uxth	r3, r3
 8006f8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f92:	b29a      	uxth	r2, r3
 8006f94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f96:	801a      	strh	r2, [r3, #0]
 8006f98:	e01b      	b.n	8006fd2 <USB_EPStartXfer+0x70e>
 8006f9a:	463b      	mov	r3, r7
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	785b      	ldrb	r3, [r3, #1]
 8006fa0:	2b01      	cmp	r3, #1
 8006fa2:	d116      	bne.n	8006fd2 <USB_EPStartXfer+0x70e>
 8006fa4:	1d3b      	adds	r3, r7, #4
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006fac:	b29b      	uxth	r3, r3
 8006fae:	461a      	mov	r2, r3
 8006fb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fb2:	4413      	add	r3, r2
 8006fb4:	643b      	str	r3, [r7, #64]	; 0x40
 8006fb6:	463b      	mov	r3, r7
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	781b      	ldrb	r3, [r3, #0]
 8006fbc:	011a      	lsls	r2, r3, #4
 8006fbe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fc0:	4413      	add	r3, r2
 8006fc2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006fc6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006fc8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006fcc:	b29a      	uxth	r2, r3
 8006fce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006fd0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006fd2:	463b      	mov	r3, r7
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	895b      	ldrh	r3, [r3, #10]
 8006fd8:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006fdc:	463b      	mov	r3, r7
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	6959      	ldr	r1, [r3, #20]
 8006fe2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006fe6:	b29b      	uxth	r3, r3
 8006fe8:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006fec:	1d38      	adds	r0, r7, #4
 8006fee:	6800      	ldr	r0, [r0, #0]
 8006ff0:	f001 f89d 	bl	800812e <USB_WritePMA>
 8006ff4:	e36c      	b.n	80076d0 <USB_EPStartXfer+0xe0c>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8006ff6:	463b      	mov	r3, r7
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	6a1b      	ldr	r3, [r3, #32]
 8006ffc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8007000:	1d3b      	adds	r3, r7, #4
 8007002:	681a      	ldr	r2, [r3, #0]
 8007004:	463b      	mov	r3, r7
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	781b      	ldrb	r3, [r3, #0]
 800700a:	009b      	lsls	r3, r3, #2
 800700c:	4413      	add	r3, r2
 800700e:	881b      	ldrh	r3, [r3, #0]
 8007010:	b29b      	uxth	r3, r3
 8007012:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8007016:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800701a:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800701e:	1d3b      	adds	r3, r7, #4
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	463b      	mov	r3, r7
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	781b      	ldrb	r3, [r3, #0]
 8007028:	009b      	lsls	r3, r3, #2
 800702a:	441a      	add	r2, r3
 800702c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8007030:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007034:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007038:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800703c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007040:	b29b      	uxth	r3, r3
 8007042:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007044:	1d3b      	adds	r3, r7, #4
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	65fb      	str	r3, [r7, #92]	; 0x5c
 800704a:	1d3b      	adds	r3, r7, #4
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007052:	b29b      	uxth	r3, r3
 8007054:	461a      	mov	r2, r3
 8007056:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007058:	4413      	add	r3, r2
 800705a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800705c:	463b      	mov	r3, r7
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	781b      	ldrb	r3, [r3, #0]
 8007062:	011a      	lsls	r2, r3, #4
 8007064:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007066:	4413      	add	r3, r2
 8007068:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800706c:	65bb      	str	r3, [r7, #88]	; 0x58
 800706e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007072:	b29a      	uxth	r2, r3
 8007074:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007076:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007078:	463b      	mov	r3, r7
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	891b      	ldrh	r3, [r3, #8]
 800707e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007082:	463b      	mov	r3, r7
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	6959      	ldr	r1, [r3, #20]
 8007088:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800708c:	b29b      	uxth	r3, r3
 800708e:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8007092:	1d38      	adds	r0, r7, #4
 8007094:	6800      	ldr	r0, [r0, #0]
 8007096:	f001 f84a 	bl	800812e <USB_WritePMA>
 800709a:	e319      	b.n	80076d0 <USB_EPStartXfer+0xe0c>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* enable double buffer */
        PCD_SET_EP_DBUF(USBx, ep->num);
 800709c:	1d3b      	adds	r3, r7, #4
 800709e:	681a      	ldr	r2, [r3, #0]
 80070a0:	463b      	mov	r3, r7
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	781b      	ldrb	r3, [r3, #0]
 80070a6:	009b      	lsls	r3, r3, #2
 80070a8:	4413      	add	r3, r2
 80070aa:	881b      	ldrh	r3, [r3, #0]
 80070ac:	b29b      	uxth	r3, r3
 80070ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070b6:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 80070ba:	1d3b      	adds	r3, r7, #4
 80070bc:	681a      	ldr	r2, [r3, #0]
 80070be:	463b      	mov	r3, r7
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	781b      	ldrb	r3, [r3, #0]
 80070c4:	009b      	lsls	r3, r3, #2
 80070c6:	441a      	add	r2, r3
 80070c8:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 80070cc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80070d0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80070d4:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80070d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070dc:	b29b      	uxth	r3, r3
 80070de:	8013      	strh	r3, [r2, #0]

        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80070e0:	463b      	mov	r3, r7
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	6a1a      	ldr	r2, [r3, #32]
 80070e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80070ea:	1ad2      	subs	r2, r2, r3
 80070ec:	463b      	mov	r3, r7
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80070f2:	1d3b      	adds	r3, r7, #4
 80070f4:	681a      	ldr	r2, [r3, #0]
 80070f6:	463b      	mov	r3, r7
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	781b      	ldrb	r3, [r3, #0]
 80070fc:	009b      	lsls	r3, r3, #2
 80070fe:	4413      	add	r3, r2
 8007100:	881b      	ldrh	r3, [r3, #0]
 8007102:	b29b      	uxth	r3, r3
 8007104:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007108:	2b00      	cmp	r3, #0
 800710a:	f000 8162 	beq.w	80073d2 <USB_EPStartXfer+0xb0e>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800710e:	1d3b      	adds	r3, r7, #4
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007116:	463b      	mov	r3, r7
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	785b      	ldrb	r3, [r3, #1]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d164      	bne.n	80071ea <USB_EPStartXfer+0x926>
 8007120:	1d3b      	adds	r3, r7, #4
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	67bb      	str	r3, [r7, #120]	; 0x78
 8007126:	1d3b      	adds	r3, r7, #4
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800712e:	b29b      	uxth	r3, r3
 8007130:	461a      	mov	r2, r3
 8007132:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007134:	4413      	add	r3, r2
 8007136:	67bb      	str	r3, [r7, #120]	; 0x78
 8007138:	463b      	mov	r3, r7
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	781b      	ldrb	r3, [r3, #0]
 800713e:	011a      	lsls	r2, r3, #4
 8007140:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007142:	4413      	add	r3, r2
 8007144:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007148:	677b      	str	r3, [r7, #116]	; 0x74
 800714a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800714e:	2b00      	cmp	r3, #0
 8007150:	d112      	bne.n	8007178 <USB_EPStartXfer+0x8b4>
 8007152:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007154:	881b      	ldrh	r3, [r3, #0]
 8007156:	b29b      	uxth	r3, r3
 8007158:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800715c:	b29a      	uxth	r2, r3
 800715e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007160:	801a      	strh	r2, [r3, #0]
 8007162:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007164:	881b      	ldrh	r3, [r3, #0]
 8007166:	b29b      	uxth	r3, r3
 8007168:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800716c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007170:	b29a      	uxth	r2, r3
 8007172:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007174:	801a      	strh	r2, [r3, #0]
 8007176:	e057      	b.n	8007228 <USB_EPStartXfer+0x964>
 8007178:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800717c:	2b3e      	cmp	r3, #62	; 0x3e
 800717e:	d817      	bhi.n	80071b0 <USB_EPStartXfer+0x8ec>
 8007180:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007184:	085b      	lsrs	r3, r3, #1
 8007186:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800718a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800718e:	f003 0301 	and.w	r3, r3, #1
 8007192:	2b00      	cmp	r3, #0
 8007194:	d004      	beq.n	80071a0 <USB_EPStartXfer+0x8dc>
 8007196:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800719a:	3301      	adds	r3, #1
 800719c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80071a0:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80071a4:	b29b      	uxth	r3, r3
 80071a6:	029b      	lsls	r3, r3, #10
 80071a8:	b29a      	uxth	r2, r3
 80071aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80071ac:	801a      	strh	r2, [r3, #0]
 80071ae:	e03b      	b.n	8007228 <USB_EPStartXfer+0x964>
 80071b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80071b4:	095b      	lsrs	r3, r3, #5
 80071b6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80071ba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80071be:	f003 031f 	and.w	r3, r3, #31
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d104      	bne.n	80071d0 <USB_EPStartXfer+0x90c>
 80071c6:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80071ca:	3b01      	subs	r3, #1
 80071cc:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80071d0:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80071d4:	b29b      	uxth	r3, r3
 80071d6:	029b      	lsls	r3, r3, #10
 80071d8:	b29b      	uxth	r3, r3
 80071da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071e2:	b29a      	uxth	r2, r3
 80071e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80071e6:	801a      	strh	r2, [r3, #0]
 80071e8:	e01e      	b.n	8007228 <USB_EPStartXfer+0x964>
 80071ea:	463b      	mov	r3, r7
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	785b      	ldrb	r3, [r3, #1]
 80071f0:	2b01      	cmp	r3, #1
 80071f2:	d119      	bne.n	8007228 <USB_EPStartXfer+0x964>
 80071f4:	1d3b      	adds	r3, r7, #4
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80071fc:	b29b      	uxth	r3, r3
 80071fe:	461a      	mov	r2, r3
 8007200:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007204:	4413      	add	r3, r2
 8007206:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800720a:	463b      	mov	r3, r7
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	781b      	ldrb	r3, [r3, #0]
 8007210:	011a      	lsls	r2, r3, #4
 8007212:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007216:	4413      	add	r3, r2
 8007218:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800721c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800721e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007222:	b29a      	uxth	r2, r3
 8007224:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007226:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8007228:	463b      	mov	r3, r7
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	895b      	ldrh	r3, [r3, #10]
 800722e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007232:	463b      	mov	r3, r7
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	6959      	ldr	r1, [r3, #20]
 8007238:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800723c:	b29b      	uxth	r3, r3
 800723e:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8007242:	1d38      	adds	r0, r7, #4
 8007244:	6800      	ldr	r0, [r0, #0]
 8007246:	f000 ff72 	bl	800812e <USB_WritePMA>
          ep->xfer_buff += len;
 800724a:	463b      	mov	r3, r7
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	695a      	ldr	r2, [r3, #20]
 8007250:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007254:	441a      	add	r2, r3
 8007256:	463b      	mov	r3, r7
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 800725c:	463b      	mov	r3, r7
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	6a1a      	ldr	r2, [r3, #32]
 8007262:	463b      	mov	r3, r7
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	691b      	ldr	r3, [r3, #16]
 8007268:	429a      	cmp	r2, r3
 800726a:	d909      	bls.n	8007280 <USB_EPStartXfer+0x9bc>
          {
            ep->xfer_len_db -= len;
 800726c:	463b      	mov	r3, r7
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	6a1a      	ldr	r2, [r3, #32]
 8007272:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007276:	1ad2      	subs	r2, r2, r3
 8007278:	463b      	mov	r3, r7
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	621a      	str	r2, [r3, #32]
 800727e:	e008      	b.n	8007292 <USB_EPStartXfer+0x9ce>
          }
          else
          {
            len = ep->xfer_len_db;
 8007280:	463b      	mov	r3, r7
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	6a1b      	ldr	r3, [r3, #32]
 8007286:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 800728a:	463b      	mov	r3, r7
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	2200      	movs	r2, #0
 8007290:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 8007292:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007296:	2b00      	cmp	r3, #0
 8007298:	f000 821a 	beq.w	80076d0 <USB_EPStartXfer+0xe0c>
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800729c:	463b      	mov	r3, r7
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	785b      	ldrb	r3, [r3, #1]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d164      	bne.n	8007370 <USB_EPStartXfer+0xaac>
 80072a6:	1d3b      	adds	r3, r7, #4
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	66bb      	str	r3, [r7, #104]	; 0x68
 80072ac:	1d3b      	adds	r3, r7, #4
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80072b4:	b29b      	uxth	r3, r3
 80072b6:	461a      	mov	r2, r3
 80072b8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80072ba:	4413      	add	r3, r2
 80072bc:	66bb      	str	r3, [r7, #104]	; 0x68
 80072be:	463b      	mov	r3, r7
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	781b      	ldrb	r3, [r3, #0]
 80072c4:	011a      	lsls	r2, r3, #4
 80072c6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80072c8:	4413      	add	r3, r2
 80072ca:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80072ce:	667b      	str	r3, [r7, #100]	; 0x64
 80072d0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d112      	bne.n	80072fe <USB_EPStartXfer+0xa3a>
 80072d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80072da:	881b      	ldrh	r3, [r3, #0]
 80072dc:	b29b      	uxth	r3, r3
 80072de:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80072e2:	b29a      	uxth	r2, r3
 80072e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80072e6:	801a      	strh	r2, [r3, #0]
 80072e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80072ea:	881b      	ldrh	r3, [r3, #0]
 80072ec:	b29b      	uxth	r3, r3
 80072ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072f6:	b29a      	uxth	r2, r3
 80072f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80072fa:	801a      	strh	r2, [r3, #0]
 80072fc:	e057      	b.n	80073ae <USB_EPStartXfer+0xaea>
 80072fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007302:	2b3e      	cmp	r3, #62	; 0x3e
 8007304:	d817      	bhi.n	8007336 <USB_EPStartXfer+0xa72>
 8007306:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800730a:	085b      	lsrs	r3, r3, #1
 800730c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8007310:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007314:	f003 0301 	and.w	r3, r3, #1
 8007318:	2b00      	cmp	r3, #0
 800731a:	d004      	beq.n	8007326 <USB_EPStartXfer+0xa62>
 800731c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007320:	3301      	adds	r3, #1
 8007322:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8007326:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800732a:	b29b      	uxth	r3, r3
 800732c:	029b      	lsls	r3, r3, #10
 800732e:	b29a      	uxth	r2, r3
 8007330:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007332:	801a      	strh	r2, [r3, #0]
 8007334:	e03b      	b.n	80073ae <USB_EPStartXfer+0xaea>
 8007336:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800733a:	095b      	lsrs	r3, r3, #5
 800733c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8007340:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007344:	f003 031f 	and.w	r3, r3, #31
 8007348:	2b00      	cmp	r3, #0
 800734a:	d104      	bne.n	8007356 <USB_EPStartXfer+0xa92>
 800734c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007350:	3b01      	subs	r3, #1
 8007352:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8007356:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800735a:	b29b      	uxth	r3, r3
 800735c:	029b      	lsls	r3, r3, #10
 800735e:	b29b      	uxth	r3, r3
 8007360:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007364:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007368:	b29a      	uxth	r2, r3
 800736a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800736c:	801a      	strh	r2, [r3, #0]
 800736e:	e01e      	b.n	80073ae <USB_EPStartXfer+0xaea>
 8007370:	463b      	mov	r3, r7
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	785b      	ldrb	r3, [r3, #1]
 8007376:	2b01      	cmp	r3, #1
 8007378:	d119      	bne.n	80073ae <USB_EPStartXfer+0xaea>
 800737a:	1d3b      	adds	r3, r7, #4
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	673b      	str	r3, [r7, #112]	; 0x70
 8007380:	1d3b      	adds	r3, r7, #4
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007388:	b29b      	uxth	r3, r3
 800738a:	461a      	mov	r2, r3
 800738c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800738e:	4413      	add	r3, r2
 8007390:	673b      	str	r3, [r7, #112]	; 0x70
 8007392:	463b      	mov	r3, r7
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	781b      	ldrb	r3, [r3, #0]
 8007398:	011a      	lsls	r2, r3, #4
 800739a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800739c:	4413      	add	r3, r2
 800739e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80073a2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80073a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80073a8:	b29a      	uxth	r2, r3
 80073aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073ac:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80073ae:	463b      	mov	r3, r7
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	891b      	ldrh	r3, [r3, #8]
 80073b4:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80073b8:	463b      	mov	r3, r7
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	6959      	ldr	r1, [r3, #20]
 80073be:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80073c2:	b29b      	uxth	r3, r3
 80073c4:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80073c8:	1d38      	adds	r0, r7, #4
 80073ca:	6800      	ldr	r0, [r0, #0]
 80073cc:	f000 feaf 	bl	800812e <USB_WritePMA>
 80073d0:	e17e      	b.n	80076d0 <USB_EPStartXfer+0xe0c>
          }
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80073d2:	463b      	mov	r3, r7
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	785b      	ldrb	r3, [r3, #1]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d16f      	bne.n	80074bc <USB_EPStartXfer+0xbf8>
 80073dc:	1d3b      	adds	r3, r7, #4
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80073e4:	1d3b      	adds	r3, r7, #4
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073ec:	b29b      	uxth	r3, r3
 80073ee:	461a      	mov	r2, r3
 80073f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80073f4:	4413      	add	r3, r2
 80073f6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80073fa:	463b      	mov	r3, r7
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	781b      	ldrb	r3, [r3, #0]
 8007400:	011a      	lsls	r2, r3, #4
 8007402:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007406:	4413      	add	r3, r2
 8007408:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800740c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007410:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007414:	2b00      	cmp	r3, #0
 8007416:	d116      	bne.n	8007446 <USB_EPStartXfer+0xb82>
 8007418:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800741c:	881b      	ldrh	r3, [r3, #0]
 800741e:	b29b      	uxth	r3, r3
 8007420:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007424:	b29a      	uxth	r2, r3
 8007426:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800742a:	801a      	strh	r2, [r3, #0]
 800742c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007430:	881b      	ldrh	r3, [r3, #0]
 8007432:	b29b      	uxth	r3, r3
 8007434:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007438:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800743c:	b29a      	uxth	r2, r3
 800743e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007442:	801a      	strh	r2, [r3, #0]
 8007444:	e05f      	b.n	8007506 <USB_EPStartXfer+0xc42>
 8007446:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800744a:	2b3e      	cmp	r3, #62	; 0x3e
 800744c:	d818      	bhi.n	8007480 <USB_EPStartXfer+0xbbc>
 800744e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007452:	085b      	lsrs	r3, r3, #1
 8007454:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8007458:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800745c:	f003 0301 	and.w	r3, r3, #1
 8007460:	2b00      	cmp	r3, #0
 8007462:	d004      	beq.n	800746e <USB_EPStartXfer+0xbaa>
 8007464:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007468:	3301      	adds	r3, #1
 800746a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800746e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007472:	b29b      	uxth	r3, r3
 8007474:	029b      	lsls	r3, r3, #10
 8007476:	b29a      	uxth	r2, r3
 8007478:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800747c:	801a      	strh	r2, [r3, #0]
 800747e:	e042      	b.n	8007506 <USB_EPStartXfer+0xc42>
 8007480:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007484:	095b      	lsrs	r3, r3, #5
 8007486:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800748a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800748e:	f003 031f 	and.w	r3, r3, #31
 8007492:	2b00      	cmp	r3, #0
 8007494:	d104      	bne.n	80074a0 <USB_EPStartXfer+0xbdc>
 8007496:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800749a:	3b01      	subs	r3, #1
 800749c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80074a0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80074a4:	b29b      	uxth	r3, r3
 80074a6:	029b      	lsls	r3, r3, #10
 80074a8:	b29b      	uxth	r3, r3
 80074aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074b2:	b29a      	uxth	r2, r3
 80074b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80074b8:	801a      	strh	r2, [r3, #0]
 80074ba:	e024      	b.n	8007506 <USB_EPStartXfer+0xc42>
 80074bc:	463b      	mov	r3, r7
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	785b      	ldrb	r3, [r3, #1]
 80074c2:	2b01      	cmp	r3, #1
 80074c4:	d11f      	bne.n	8007506 <USB_EPStartXfer+0xc42>
 80074c6:	1d3b      	adds	r3, r7, #4
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80074ce:	1d3b      	adds	r3, r7, #4
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	461a      	mov	r2, r3
 80074da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80074de:	4413      	add	r3, r2
 80074e0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80074e4:	463b      	mov	r3, r7
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	781b      	ldrb	r3, [r3, #0]
 80074ea:	011a      	lsls	r2, r3, #4
 80074ec:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80074f0:	4413      	add	r3, r2
 80074f2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80074f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80074fa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80074fe:	b29a      	uxth	r2, r3
 8007500:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007504:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007506:	463b      	mov	r3, r7
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	891b      	ldrh	r3, [r3, #8]
 800750c:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007510:	463b      	mov	r3, r7
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	6959      	ldr	r1, [r3, #20]
 8007516:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800751a:	b29b      	uxth	r3, r3
 800751c:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8007520:	1d38      	adds	r0, r7, #4
 8007522:	6800      	ldr	r0, [r0, #0]
 8007524:	f000 fe03 	bl	800812e <USB_WritePMA>
          ep->xfer_buff += len;
 8007528:	463b      	mov	r3, r7
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	695a      	ldr	r2, [r3, #20]
 800752e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007532:	441a      	add	r2, r3
 8007534:	463b      	mov	r3, r7
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 800753a:	463b      	mov	r3, r7
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	6a1a      	ldr	r2, [r3, #32]
 8007540:	463b      	mov	r3, r7
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	691b      	ldr	r3, [r3, #16]
 8007546:	429a      	cmp	r2, r3
 8007548:	d909      	bls.n	800755e <USB_EPStartXfer+0xc9a>
          {
            ep->xfer_len_db -= len;
 800754a:	463b      	mov	r3, r7
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	6a1a      	ldr	r2, [r3, #32]
 8007550:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007554:	1ad2      	subs	r2, r2, r3
 8007556:	463b      	mov	r3, r7
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	621a      	str	r2, [r3, #32]
 800755c:	e008      	b.n	8007570 <USB_EPStartXfer+0xcac>
          }
          else
          {
            len = ep->xfer_len_db;
 800755e:	463b      	mov	r3, r7
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	6a1b      	ldr	r3, [r3, #32]
 8007564:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 8007568:	463b      	mov	r3, r7
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	2200      	movs	r2, #0
 800756e:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 8007570:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007574:	2b00      	cmp	r3, #0
 8007576:	f000 80ab 	beq.w	80076d0 <USB_EPStartXfer+0xe0c>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800757a:	1d3b      	adds	r3, r7, #4
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007582:	463b      	mov	r3, r7
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	785b      	ldrb	r3, [r3, #1]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d16f      	bne.n	800766c <USB_EPStartXfer+0xda8>
 800758c:	1d3b      	adds	r3, r7, #4
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007594:	1d3b      	adds	r3, r7, #4
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800759c:	b29b      	uxth	r3, r3
 800759e:	461a      	mov	r2, r3
 80075a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80075a4:	4413      	add	r3, r2
 80075a6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80075aa:	463b      	mov	r3, r7
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	781b      	ldrb	r3, [r3, #0]
 80075b0:	011a      	lsls	r2, r3, #4
 80075b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80075b6:	4413      	add	r3, r2
 80075b8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80075bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80075c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d116      	bne.n	80075f6 <USB_EPStartXfer+0xd32>
 80075c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80075cc:	881b      	ldrh	r3, [r3, #0]
 80075ce:	b29b      	uxth	r3, r3
 80075d0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80075d4:	b29a      	uxth	r2, r3
 80075d6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80075da:	801a      	strh	r2, [r3, #0]
 80075dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80075e0:	881b      	ldrh	r3, [r3, #0]
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80075e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80075ec:	b29a      	uxth	r2, r3
 80075ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80075f2:	801a      	strh	r2, [r3, #0]
 80075f4:	e05b      	b.n	80076ae <USB_EPStartXfer+0xdea>
 80075f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80075fa:	2b3e      	cmp	r3, #62	; 0x3e
 80075fc:	d818      	bhi.n	8007630 <USB_EPStartXfer+0xd6c>
 80075fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007602:	085b      	lsrs	r3, r3, #1
 8007604:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007608:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800760c:	f003 0301 	and.w	r3, r3, #1
 8007610:	2b00      	cmp	r3, #0
 8007612:	d004      	beq.n	800761e <USB_EPStartXfer+0xd5a>
 8007614:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007618:	3301      	adds	r3, #1
 800761a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800761e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007622:	b29b      	uxth	r3, r3
 8007624:	029b      	lsls	r3, r3, #10
 8007626:	b29a      	uxth	r2, r3
 8007628:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800762c:	801a      	strh	r2, [r3, #0]
 800762e:	e03e      	b.n	80076ae <USB_EPStartXfer+0xdea>
 8007630:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007634:	095b      	lsrs	r3, r3, #5
 8007636:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800763a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800763e:	f003 031f 	and.w	r3, r3, #31
 8007642:	2b00      	cmp	r3, #0
 8007644:	d104      	bne.n	8007650 <USB_EPStartXfer+0xd8c>
 8007646:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800764a:	3b01      	subs	r3, #1
 800764c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007650:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007654:	b29b      	uxth	r3, r3
 8007656:	029b      	lsls	r3, r3, #10
 8007658:	b29b      	uxth	r3, r3
 800765a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800765e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007662:	b29a      	uxth	r2, r3
 8007664:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007668:	801a      	strh	r2, [r3, #0]
 800766a:	e020      	b.n	80076ae <USB_EPStartXfer+0xdea>
 800766c:	463b      	mov	r3, r7
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	785b      	ldrb	r3, [r3, #1]
 8007672:	2b01      	cmp	r3, #1
 8007674:	d11b      	bne.n	80076ae <USB_EPStartXfer+0xdea>
 8007676:	1d3b      	adds	r3, r7, #4
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800767e:	b29b      	uxth	r3, r3
 8007680:	461a      	mov	r2, r3
 8007682:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007686:	4413      	add	r3, r2
 8007688:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800768c:	463b      	mov	r3, r7
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	781b      	ldrb	r3, [r3, #0]
 8007692:	011a      	lsls	r2, r3, #4
 8007694:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007698:	4413      	add	r3, r2
 800769a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800769e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80076a2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80076a6:	b29a      	uxth	r2, r3
 80076a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80076ac:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80076ae:	463b      	mov	r3, r7
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	895b      	ldrh	r3, [r3, #10]
 80076b4:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80076b8:	463b      	mov	r3, r7
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	6959      	ldr	r1, [r3, #20]
 80076be:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80076c2:	b29b      	uxth	r3, r3
 80076c4:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80076c8:	1d38      	adds	r0, r7, #4
 80076ca:	6800      	ldr	r0, [r0, #0]
 80076cc:	f000 fd2f 	bl	800812e <USB_WritePMA>
          }
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80076d0:	1d3b      	adds	r3, r7, #4
 80076d2:	681a      	ldr	r2, [r3, #0]
 80076d4:	463b      	mov	r3, r7
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	781b      	ldrb	r3, [r3, #0]
 80076da:	009b      	lsls	r3, r3, #2
 80076dc:	4413      	add	r3, r2
 80076de:	881b      	ldrh	r3, [r3, #0]
 80076e0:	b29b      	uxth	r3, r3
 80076e2:	f107 020a 	add.w	r2, r7, #10
 80076e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80076ee:	8013      	strh	r3, [r2, #0]
 80076f0:	f107 030a 	add.w	r3, r7, #10
 80076f4:	f107 020a 	add.w	r2, r7, #10
 80076f8:	8812      	ldrh	r2, [r2, #0]
 80076fa:	f082 0210 	eor.w	r2, r2, #16
 80076fe:	801a      	strh	r2, [r3, #0]
 8007700:	f107 030a 	add.w	r3, r7, #10
 8007704:	f107 020a 	add.w	r2, r7, #10
 8007708:	8812      	ldrh	r2, [r2, #0]
 800770a:	f082 0220 	eor.w	r2, r2, #32
 800770e:	801a      	strh	r2, [r3, #0]
 8007710:	1d3b      	adds	r3, r7, #4
 8007712:	681a      	ldr	r2, [r3, #0]
 8007714:	463b      	mov	r3, r7
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	781b      	ldrb	r3, [r3, #0]
 800771a:	009b      	lsls	r3, r3, #2
 800771c:	441a      	add	r2, r3
 800771e:	f107 030a 	add.w	r3, r7, #10
 8007722:	881b      	ldrh	r3, [r3, #0]
 8007724:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007728:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800772c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007730:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007734:	b29b      	uxth	r3, r3
 8007736:	8013      	strh	r3, [r2, #0]
 8007738:	e3b5      	b.n	8007ea6 <USB_EPStartXfer+0x15e2>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800773a:	463b      	mov	r3, r7
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	7b1b      	ldrb	r3, [r3, #12]
 8007740:	2b00      	cmp	r3, #0
 8007742:	f040 8090 	bne.w	8007866 <USB_EPStartXfer+0xfa2>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8007746:	463b      	mov	r3, r7
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	699a      	ldr	r2, [r3, #24]
 800774c:	463b      	mov	r3, r7
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	691b      	ldr	r3, [r3, #16]
 8007752:	429a      	cmp	r2, r3
 8007754:	d90e      	bls.n	8007774 <USB_EPStartXfer+0xeb0>
      {
        len = ep->maxpacket;
 8007756:	463b      	mov	r3, r7
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	691b      	ldr	r3, [r3, #16]
 800775c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len -= len;
 8007760:	463b      	mov	r3, r7
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	699a      	ldr	r2, [r3, #24]
 8007766:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800776a:	1ad2      	subs	r2, r2, r3
 800776c:	463b      	mov	r3, r7
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	619a      	str	r2, [r3, #24]
 8007772:	e008      	b.n	8007786 <USB_EPStartXfer+0xec2>
      }
      else
      {
        len = ep->xfer_len;
 8007774:	463b      	mov	r3, r7
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	699b      	ldr	r3, [r3, #24]
 800777a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len = 0U;
 800777e:	463b      	mov	r3, r7
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	2200      	movs	r2, #0
 8007784:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007786:	1d3b      	adds	r3, r7, #4
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800778e:	1d3b      	adds	r3, r7, #4
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007796:	b29b      	uxth	r3, r3
 8007798:	461a      	mov	r2, r3
 800779a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800779e:	4413      	add	r3, r2
 80077a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80077a4:	463b      	mov	r3, r7
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	781b      	ldrb	r3, [r3, #0]
 80077aa:	011a      	lsls	r2, r3, #4
 80077ac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80077b0:	4413      	add	r3, r2
 80077b2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80077b6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80077ba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d116      	bne.n	80077f0 <USB_EPStartXfer+0xf2c>
 80077c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80077c6:	881b      	ldrh	r3, [r3, #0]
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80077ce:	b29a      	uxth	r2, r3
 80077d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80077d4:	801a      	strh	r2, [r3, #0]
 80077d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80077da:	881b      	ldrh	r3, [r3, #0]
 80077dc:	b29b      	uxth	r3, r3
 80077de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077e6:	b29a      	uxth	r2, r3
 80077e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80077ec:	801a      	strh	r2, [r3, #0]
 80077ee:	e32c      	b.n	8007e4a <USB_EPStartXfer+0x1586>
 80077f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80077f4:	2b3e      	cmp	r3, #62	; 0x3e
 80077f6:	d818      	bhi.n	800782a <USB_EPStartXfer+0xf66>
 80077f8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80077fc:	085b      	lsrs	r3, r3, #1
 80077fe:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8007802:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007806:	f003 0301 	and.w	r3, r3, #1
 800780a:	2b00      	cmp	r3, #0
 800780c:	d004      	beq.n	8007818 <USB_EPStartXfer+0xf54>
 800780e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007812:	3301      	adds	r3, #1
 8007814:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8007818:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800781c:	b29b      	uxth	r3, r3
 800781e:	029b      	lsls	r3, r3, #10
 8007820:	b29a      	uxth	r2, r3
 8007822:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007826:	801a      	strh	r2, [r3, #0]
 8007828:	e30f      	b.n	8007e4a <USB_EPStartXfer+0x1586>
 800782a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800782e:	095b      	lsrs	r3, r3, #5
 8007830:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8007834:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007838:	f003 031f 	and.w	r3, r3, #31
 800783c:	2b00      	cmp	r3, #0
 800783e:	d104      	bne.n	800784a <USB_EPStartXfer+0xf86>
 8007840:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007844:	3b01      	subs	r3, #1
 8007846:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800784a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800784e:	b29b      	uxth	r3, r3
 8007850:	029b      	lsls	r3, r3, #10
 8007852:	b29b      	uxth	r3, r3
 8007854:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007858:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800785c:	b29a      	uxth	r2, r3
 800785e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007862:	801a      	strh	r2, [r3, #0]
 8007864:	e2f1      	b.n	8007e4a <USB_EPStartXfer+0x1586>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007866:	463b      	mov	r3, r7
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	78db      	ldrb	r3, [r3, #3]
 800786c:	2b02      	cmp	r3, #2
 800786e:	f040 818f 	bne.w	8007b90 <USB_EPStartXfer+0x12cc>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8007872:	463b      	mov	r3, r7
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	785b      	ldrb	r3, [r3, #1]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d175      	bne.n	8007968 <USB_EPStartXfer+0x10a4>
 800787c:	1d3b      	adds	r3, r7, #4
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007884:	1d3b      	adds	r3, r7, #4
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800788c:	b29b      	uxth	r3, r3
 800788e:	461a      	mov	r2, r3
 8007890:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007894:	4413      	add	r3, r2
 8007896:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800789a:	463b      	mov	r3, r7
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	781b      	ldrb	r3, [r3, #0]
 80078a0:	011a      	lsls	r2, r3, #4
 80078a2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80078a6:	4413      	add	r3, r2
 80078a8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80078ac:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80078b0:	463b      	mov	r3, r7
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	691b      	ldr	r3, [r3, #16]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d116      	bne.n	80078e8 <USB_EPStartXfer+0x1024>
 80078ba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80078be:	881b      	ldrh	r3, [r3, #0]
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80078c6:	b29a      	uxth	r2, r3
 80078c8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80078cc:	801a      	strh	r2, [r3, #0]
 80078ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80078d2:	881b      	ldrh	r3, [r3, #0]
 80078d4:	b29b      	uxth	r3, r3
 80078d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078de:	b29a      	uxth	r2, r3
 80078e0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80078e4:	801a      	strh	r2, [r3, #0]
 80078e6:	e065      	b.n	80079b4 <USB_EPStartXfer+0x10f0>
 80078e8:	463b      	mov	r3, r7
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	691b      	ldr	r3, [r3, #16]
 80078ee:	2b3e      	cmp	r3, #62	; 0x3e
 80078f0:	d81a      	bhi.n	8007928 <USB_EPStartXfer+0x1064>
 80078f2:	463b      	mov	r3, r7
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	691b      	ldr	r3, [r3, #16]
 80078f8:	085b      	lsrs	r3, r3, #1
 80078fa:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80078fe:	463b      	mov	r3, r7
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	691b      	ldr	r3, [r3, #16]
 8007904:	f003 0301 	and.w	r3, r3, #1
 8007908:	2b00      	cmp	r3, #0
 800790a:	d004      	beq.n	8007916 <USB_EPStartXfer+0x1052>
 800790c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007910:	3301      	adds	r3, #1
 8007912:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007916:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800791a:	b29b      	uxth	r3, r3
 800791c:	029b      	lsls	r3, r3, #10
 800791e:	b29a      	uxth	r2, r3
 8007920:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007924:	801a      	strh	r2, [r3, #0]
 8007926:	e045      	b.n	80079b4 <USB_EPStartXfer+0x10f0>
 8007928:	463b      	mov	r3, r7
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	691b      	ldr	r3, [r3, #16]
 800792e:	095b      	lsrs	r3, r3, #5
 8007930:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007934:	463b      	mov	r3, r7
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	691b      	ldr	r3, [r3, #16]
 800793a:	f003 031f 	and.w	r3, r3, #31
 800793e:	2b00      	cmp	r3, #0
 8007940:	d104      	bne.n	800794c <USB_EPStartXfer+0x1088>
 8007942:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007946:	3b01      	subs	r3, #1
 8007948:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800794c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007950:	b29b      	uxth	r3, r3
 8007952:	029b      	lsls	r3, r3, #10
 8007954:	b29b      	uxth	r3, r3
 8007956:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800795a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800795e:	b29a      	uxth	r2, r3
 8007960:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007964:	801a      	strh	r2, [r3, #0]
 8007966:	e025      	b.n	80079b4 <USB_EPStartXfer+0x10f0>
 8007968:	463b      	mov	r3, r7
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	785b      	ldrb	r3, [r3, #1]
 800796e:	2b01      	cmp	r3, #1
 8007970:	d120      	bne.n	80079b4 <USB_EPStartXfer+0x10f0>
 8007972:	1d3b      	adds	r3, r7, #4
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800797a:	1d3b      	adds	r3, r7, #4
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007982:	b29b      	uxth	r3, r3
 8007984:	461a      	mov	r2, r3
 8007986:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800798a:	4413      	add	r3, r2
 800798c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8007990:	463b      	mov	r3, r7
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	781b      	ldrb	r3, [r3, #0]
 8007996:	011a      	lsls	r2, r3, #4
 8007998:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800799c:	4413      	add	r3, r2
 800799e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80079a2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80079a6:	463b      	mov	r3, r7
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	691b      	ldr	r3, [r3, #16]
 80079ac:	b29a      	uxth	r2, r3
 80079ae:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80079b2:	801a      	strh	r2, [r3, #0]
 80079b4:	1d3b      	adds	r3, r7, #4
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80079bc:	463b      	mov	r3, r7
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	785b      	ldrb	r3, [r3, #1]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d175      	bne.n	8007ab2 <USB_EPStartXfer+0x11ee>
 80079c6:	1d3b      	adds	r3, r7, #4
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80079ce:	1d3b      	adds	r3, r7, #4
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80079d6:	b29b      	uxth	r3, r3
 80079d8:	461a      	mov	r2, r3
 80079da:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80079de:	4413      	add	r3, r2
 80079e0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80079e4:	463b      	mov	r3, r7
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	781b      	ldrb	r3, [r3, #0]
 80079ea:	011a      	lsls	r2, r3, #4
 80079ec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80079f0:	4413      	add	r3, r2
 80079f2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80079f6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80079fa:	463b      	mov	r3, r7
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	691b      	ldr	r3, [r3, #16]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d116      	bne.n	8007a32 <USB_EPStartXfer+0x116e>
 8007a04:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007a08:	881b      	ldrh	r3, [r3, #0]
 8007a0a:	b29b      	uxth	r3, r3
 8007a0c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007a10:	b29a      	uxth	r2, r3
 8007a12:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007a16:	801a      	strh	r2, [r3, #0]
 8007a18:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007a1c:	881b      	ldrh	r3, [r3, #0]
 8007a1e:	b29b      	uxth	r3, r3
 8007a20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a28:	b29a      	uxth	r2, r3
 8007a2a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007a2e:	801a      	strh	r2, [r3, #0]
 8007a30:	e061      	b.n	8007af6 <USB_EPStartXfer+0x1232>
 8007a32:	463b      	mov	r3, r7
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	691b      	ldr	r3, [r3, #16]
 8007a38:	2b3e      	cmp	r3, #62	; 0x3e
 8007a3a:	d81a      	bhi.n	8007a72 <USB_EPStartXfer+0x11ae>
 8007a3c:	463b      	mov	r3, r7
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	691b      	ldr	r3, [r3, #16]
 8007a42:	085b      	lsrs	r3, r3, #1
 8007a44:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007a48:	463b      	mov	r3, r7
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	691b      	ldr	r3, [r3, #16]
 8007a4e:	f003 0301 	and.w	r3, r3, #1
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d004      	beq.n	8007a60 <USB_EPStartXfer+0x119c>
 8007a56:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007a5a:	3301      	adds	r3, #1
 8007a5c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007a60:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007a64:	b29b      	uxth	r3, r3
 8007a66:	029b      	lsls	r3, r3, #10
 8007a68:	b29a      	uxth	r2, r3
 8007a6a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007a6e:	801a      	strh	r2, [r3, #0]
 8007a70:	e041      	b.n	8007af6 <USB_EPStartXfer+0x1232>
 8007a72:	463b      	mov	r3, r7
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	691b      	ldr	r3, [r3, #16]
 8007a78:	095b      	lsrs	r3, r3, #5
 8007a7a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007a7e:	463b      	mov	r3, r7
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	691b      	ldr	r3, [r3, #16]
 8007a84:	f003 031f 	and.w	r3, r3, #31
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d104      	bne.n	8007a96 <USB_EPStartXfer+0x11d2>
 8007a8c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007a90:	3b01      	subs	r3, #1
 8007a92:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007a96:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007a9a:	b29b      	uxth	r3, r3
 8007a9c:	029b      	lsls	r3, r3, #10
 8007a9e:	b29b      	uxth	r3, r3
 8007aa0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007aa4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007aa8:	b29a      	uxth	r2, r3
 8007aaa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007aae:	801a      	strh	r2, [r3, #0]
 8007ab0:	e021      	b.n	8007af6 <USB_EPStartXfer+0x1232>
 8007ab2:	463b      	mov	r3, r7
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	785b      	ldrb	r3, [r3, #1]
 8007ab8:	2b01      	cmp	r3, #1
 8007aba:	d11c      	bne.n	8007af6 <USB_EPStartXfer+0x1232>
 8007abc:	1d3b      	adds	r3, r7, #4
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007ac4:	b29b      	uxth	r3, r3
 8007ac6:	461a      	mov	r2, r3
 8007ac8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007acc:	4413      	add	r3, r2
 8007ace:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007ad2:	463b      	mov	r3, r7
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	781b      	ldrb	r3, [r3, #0]
 8007ad8:	011a      	lsls	r2, r3, #4
 8007ada:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007ade:	4413      	add	r3, r2
 8007ae0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007ae4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007ae8:	463b      	mov	r3, r7
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	691b      	ldr	r3, [r3, #16]
 8007aee:	b29a      	uxth	r2, r3
 8007af0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007af4:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007af6:	463b      	mov	r3, r7
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	69db      	ldr	r3, [r3, #28]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	f000 81a4 	beq.w	8007e4a <USB_EPStartXfer+0x1586>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007b02:	1d3b      	adds	r3, r7, #4
 8007b04:	681a      	ldr	r2, [r3, #0]
 8007b06:	463b      	mov	r3, r7
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	781b      	ldrb	r3, [r3, #0]
 8007b0c:	009b      	lsls	r3, r3, #2
 8007b0e:	4413      	add	r3, r2
 8007b10:	881b      	ldrh	r3, [r3, #0]
 8007b12:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007b16:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8007b1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d005      	beq.n	8007b2e <USB_EPStartXfer+0x126a>
 8007b22:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8007b26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d10d      	bne.n	8007b4a <USB_EPStartXfer+0x1286>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007b2e:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8007b32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	f040 8187 	bne.w	8007e4a <USB_EPStartXfer+0x1586>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007b3c:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8007b40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	f040 8180 	bne.w	8007e4a <USB_EPStartXfer+0x1586>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8007b4a:	1d3b      	adds	r3, r7, #4
 8007b4c:	681a      	ldr	r2, [r3, #0]
 8007b4e:	463b      	mov	r3, r7
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	781b      	ldrb	r3, [r3, #0]
 8007b54:	009b      	lsls	r3, r3, #2
 8007b56:	4413      	add	r3, r2
 8007b58:	881b      	ldrh	r3, [r3, #0]
 8007b5a:	b29b      	uxth	r3, r3
 8007b5c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b64:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 8007b68:	1d3b      	adds	r3, r7, #4
 8007b6a:	681a      	ldr	r2, [r3, #0]
 8007b6c:	463b      	mov	r3, r7
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	781b      	ldrb	r3, [r3, #0]
 8007b72:	009b      	lsls	r3, r3, #2
 8007b74:	441a      	add	r2, r3
 8007b76:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8007b7a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007b7e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007b82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007b86:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007b8a:	b29b      	uxth	r3, r3
 8007b8c:	8013      	strh	r3, [r2, #0]
 8007b8e:	e15c      	b.n	8007e4a <USB_EPStartXfer+0x1586>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8007b90:	463b      	mov	r3, r7
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	78db      	ldrb	r3, [r3, #3]
 8007b96:	2b01      	cmp	r3, #1
 8007b98:	f040 8155 	bne.w	8007e46 <USB_EPStartXfer+0x1582>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8007b9c:	463b      	mov	r3, r7
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	699a      	ldr	r2, [r3, #24]
 8007ba2:	463b      	mov	r3, r7
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	691b      	ldr	r3, [r3, #16]
 8007ba8:	429a      	cmp	r2, r3
 8007baa:	d90e      	bls.n	8007bca <USB_EPStartXfer+0x1306>
        {
          len = ep->maxpacket;
 8007bac:	463b      	mov	r3, r7
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	691b      	ldr	r3, [r3, #16]
 8007bb2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len -= len;
 8007bb6:	463b      	mov	r3, r7
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	699a      	ldr	r2, [r3, #24]
 8007bbc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007bc0:	1ad2      	subs	r2, r2, r3
 8007bc2:	463b      	mov	r3, r7
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	619a      	str	r2, [r3, #24]
 8007bc8:	e008      	b.n	8007bdc <USB_EPStartXfer+0x1318>
        }
        else
        {
          len = ep->xfer_len;
 8007bca:	463b      	mov	r3, r7
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	699b      	ldr	r3, [r3, #24]
 8007bd0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len = 0U;
 8007bd4:	463b      	mov	r3, r7
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	2200      	movs	r2, #0
 8007bda:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007bdc:	463b      	mov	r3, r7
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	785b      	ldrb	r3, [r3, #1]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d16f      	bne.n	8007cc6 <USB_EPStartXfer+0x1402>
 8007be6:	1d3b      	adds	r3, r7, #4
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007bee:	1d3b      	adds	r3, r7, #4
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007bf6:	b29b      	uxth	r3, r3
 8007bf8:	461a      	mov	r2, r3
 8007bfa:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007bfe:	4413      	add	r3, r2
 8007c00:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007c04:	463b      	mov	r3, r7
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	781b      	ldrb	r3, [r3, #0]
 8007c0a:	011a      	lsls	r2, r3, #4
 8007c0c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007c10:	4413      	add	r3, r2
 8007c12:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007c16:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007c1a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d116      	bne.n	8007c50 <USB_EPStartXfer+0x138c>
 8007c22:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007c26:	881b      	ldrh	r3, [r3, #0]
 8007c28:	b29b      	uxth	r3, r3
 8007c2a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007c2e:	b29a      	uxth	r2, r3
 8007c30:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007c34:	801a      	strh	r2, [r3, #0]
 8007c36:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007c3a:	881b      	ldrh	r3, [r3, #0]
 8007c3c:	b29b      	uxth	r3, r3
 8007c3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c46:	b29a      	uxth	r2, r3
 8007c48:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007c4c:	801a      	strh	r2, [r3, #0]
 8007c4e:	e05f      	b.n	8007d10 <USB_EPStartXfer+0x144c>
 8007c50:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007c54:	2b3e      	cmp	r3, #62	; 0x3e
 8007c56:	d818      	bhi.n	8007c8a <USB_EPStartXfer+0x13c6>
 8007c58:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007c5c:	085b      	lsrs	r3, r3, #1
 8007c5e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007c62:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007c66:	f003 0301 	and.w	r3, r3, #1
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d004      	beq.n	8007c78 <USB_EPStartXfer+0x13b4>
 8007c6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007c72:	3301      	adds	r3, #1
 8007c74:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007c78:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007c7c:	b29b      	uxth	r3, r3
 8007c7e:	029b      	lsls	r3, r3, #10
 8007c80:	b29a      	uxth	r2, r3
 8007c82:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007c86:	801a      	strh	r2, [r3, #0]
 8007c88:	e042      	b.n	8007d10 <USB_EPStartXfer+0x144c>
 8007c8a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007c8e:	095b      	lsrs	r3, r3, #5
 8007c90:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007c94:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007c98:	f003 031f 	and.w	r3, r3, #31
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d104      	bne.n	8007caa <USB_EPStartXfer+0x13e6>
 8007ca0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007ca4:	3b01      	subs	r3, #1
 8007ca6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007caa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007cae:	b29b      	uxth	r3, r3
 8007cb0:	029b      	lsls	r3, r3, #10
 8007cb2:	b29b      	uxth	r3, r3
 8007cb4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007cb8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007cbc:	b29a      	uxth	r2, r3
 8007cbe:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007cc2:	801a      	strh	r2, [r3, #0]
 8007cc4:	e024      	b.n	8007d10 <USB_EPStartXfer+0x144c>
 8007cc6:	463b      	mov	r3, r7
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	785b      	ldrb	r3, [r3, #1]
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	d11f      	bne.n	8007d10 <USB_EPStartXfer+0x144c>
 8007cd0:	1d3b      	adds	r3, r7, #4
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007cd8:	1d3b      	adds	r3, r7, #4
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007ce0:	b29b      	uxth	r3, r3
 8007ce2:	461a      	mov	r2, r3
 8007ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ce8:	4413      	add	r3, r2
 8007cea:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007cee:	463b      	mov	r3, r7
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	781b      	ldrb	r3, [r3, #0]
 8007cf4:	011a      	lsls	r2, r3, #4
 8007cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cfa:	4413      	add	r3, r2
 8007cfc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007d00:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007d04:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d08:	b29a      	uxth	r2, r3
 8007d0a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007d0e:	801a      	strh	r2, [r3, #0]
 8007d10:	1d3b      	adds	r3, r7, #4
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007d18:	463b      	mov	r3, r7
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	785b      	ldrb	r3, [r3, #1]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d16f      	bne.n	8007e02 <USB_EPStartXfer+0x153e>
 8007d22:	1d3b      	adds	r3, r7, #4
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007d2a:	1d3b      	adds	r3, r7, #4
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007d32:	b29b      	uxth	r3, r3
 8007d34:	461a      	mov	r2, r3
 8007d36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d3a:	4413      	add	r3, r2
 8007d3c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007d40:	463b      	mov	r3, r7
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	781b      	ldrb	r3, [r3, #0]
 8007d46:	011a      	lsls	r2, r3, #4
 8007d48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d4c:	4413      	add	r3, r2
 8007d4e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007d52:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007d56:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d116      	bne.n	8007d8c <USB_EPStartXfer+0x14c8>
 8007d5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d62:	881b      	ldrh	r3, [r3, #0]
 8007d64:	b29b      	uxth	r3, r3
 8007d66:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007d6a:	b29a      	uxth	r2, r3
 8007d6c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d70:	801a      	strh	r2, [r3, #0]
 8007d72:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d76:	881b      	ldrh	r3, [r3, #0]
 8007d78:	b29b      	uxth	r3, r3
 8007d7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d82:	b29a      	uxth	r2, r3
 8007d84:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d88:	801a      	strh	r2, [r3, #0]
 8007d8a:	e05e      	b.n	8007e4a <USB_EPStartXfer+0x1586>
 8007d8c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d90:	2b3e      	cmp	r3, #62	; 0x3e
 8007d92:	d818      	bhi.n	8007dc6 <USB_EPStartXfer+0x1502>
 8007d94:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d98:	085b      	lsrs	r3, r3, #1
 8007d9a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007d9e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007da2:	f003 0301 	and.w	r3, r3, #1
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d004      	beq.n	8007db4 <USB_EPStartXfer+0x14f0>
 8007daa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007dae:	3301      	adds	r3, #1
 8007db0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007db4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007db8:	b29b      	uxth	r3, r3
 8007dba:	029b      	lsls	r3, r3, #10
 8007dbc:	b29a      	uxth	r2, r3
 8007dbe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007dc2:	801a      	strh	r2, [r3, #0]
 8007dc4:	e041      	b.n	8007e4a <USB_EPStartXfer+0x1586>
 8007dc6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007dca:	095b      	lsrs	r3, r3, #5
 8007dcc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007dd0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007dd4:	f003 031f 	and.w	r3, r3, #31
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d104      	bne.n	8007de6 <USB_EPStartXfer+0x1522>
 8007ddc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007de0:	3b01      	subs	r3, #1
 8007de2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007de6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007dea:	b29b      	uxth	r3, r3
 8007dec:	029b      	lsls	r3, r3, #10
 8007dee:	b29b      	uxth	r3, r3
 8007df0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007df4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007df8:	b29a      	uxth	r2, r3
 8007dfa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007dfe:	801a      	strh	r2, [r3, #0]
 8007e00:	e023      	b.n	8007e4a <USB_EPStartXfer+0x1586>
 8007e02:	463b      	mov	r3, r7
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	785b      	ldrb	r3, [r3, #1]
 8007e08:	2b01      	cmp	r3, #1
 8007e0a:	d11e      	bne.n	8007e4a <USB_EPStartXfer+0x1586>
 8007e0c:	1d3b      	adds	r3, r7, #4
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007e14:	b29b      	uxth	r3, r3
 8007e16:	461a      	mov	r2, r3
 8007e18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e1c:	4413      	add	r3, r2
 8007e1e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007e22:	463b      	mov	r3, r7
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	781b      	ldrb	r3, [r3, #0]
 8007e28:	011a      	lsls	r2, r3, #4
 8007e2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e2e:	4413      	add	r3, r2
 8007e30:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007e34:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007e38:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007e3c:	b29a      	uxth	r2, r3
 8007e3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e42:	801a      	strh	r2, [r3, #0]
 8007e44:	e001      	b.n	8007e4a <USB_EPStartXfer+0x1586>
      }
      else
      {
        return HAL_ERROR;
 8007e46:	2301      	movs	r3, #1
 8007e48:	e02e      	b.n	8007ea8 <USB_EPStartXfer+0x15e4>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007e4a:	1d3b      	adds	r3, r7, #4
 8007e4c:	681a      	ldr	r2, [r3, #0]
 8007e4e:	463b      	mov	r3, r7
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	781b      	ldrb	r3, [r3, #0]
 8007e54:	009b      	lsls	r3, r3, #2
 8007e56:	4413      	add	r3, r2
 8007e58:	881b      	ldrh	r3, [r3, #0]
 8007e5a:	b29b      	uxth	r3, r3
 8007e5c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007e60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e64:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8007e68:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8007e6c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007e70:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8007e74:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8007e78:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007e7c:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8007e80:	1d3b      	adds	r3, r7, #4
 8007e82:	681a      	ldr	r2, [r3, #0]
 8007e84:	463b      	mov	r3, r7
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	781b      	ldrb	r3, [r3, #0]
 8007e8a:	009b      	lsls	r3, r3, #2
 8007e8c:	441a      	add	r2, r3
 8007e8e:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8007e92:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007e96:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007e9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007e9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ea2:	b29b      	uxth	r3, r3
 8007ea4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007ea6:	2300      	movs	r3, #0
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bd80      	pop	{r7, pc}

08007eb2 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007eb2:	b480      	push	{r7}
 8007eb4:	b085      	sub	sp, #20
 8007eb6:	af00      	add	r7, sp, #0
 8007eb8:	6078      	str	r0, [r7, #4]
 8007eba:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	785b      	ldrb	r3, [r3, #1]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d020      	beq.n	8007f06 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007ec4:	687a      	ldr	r2, [r7, #4]
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	781b      	ldrb	r3, [r3, #0]
 8007eca:	009b      	lsls	r3, r3, #2
 8007ecc:	4413      	add	r3, r2
 8007ece:	881b      	ldrh	r3, [r3, #0]
 8007ed0:	b29b      	uxth	r3, r3
 8007ed2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ed6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007eda:	81bb      	strh	r3, [r7, #12]
 8007edc:	89bb      	ldrh	r3, [r7, #12]
 8007ede:	f083 0310 	eor.w	r3, r3, #16
 8007ee2:	81bb      	strh	r3, [r7, #12]
 8007ee4:	687a      	ldr	r2, [r7, #4]
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	781b      	ldrb	r3, [r3, #0]
 8007eea:	009b      	lsls	r3, r3, #2
 8007eec:	441a      	add	r2, r3
 8007eee:	89bb      	ldrh	r3, [r7, #12]
 8007ef0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007ef4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ef8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007efc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f00:	b29b      	uxth	r3, r3
 8007f02:	8013      	strh	r3, [r2, #0]
 8007f04:	e01f      	b.n	8007f46 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007f06:	687a      	ldr	r2, [r7, #4]
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	781b      	ldrb	r3, [r3, #0]
 8007f0c:	009b      	lsls	r3, r3, #2
 8007f0e:	4413      	add	r3, r2
 8007f10:	881b      	ldrh	r3, [r3, #0]
 8007f12:	b29b      	uxth	r3, r3
 8007f14:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007f18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f1c:	81fb      	strh	r3, [r7, #14]
 8007f1e:	89fb      	ldrh	r3, [r7, #14]
 8007f20:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007f24:	81fb      	strh	r3, [r7, #14]
 8007f26:	687a      	ldr	r2, [r7, #4]
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	781b      	ldrb	r3, [r3, #0]
 8007f2c:	009b      	lsls	r3, r3, #2
 8007f2e:	441a      	add	r2, r3
 8007f30:	89fb      	ldrh	r3, [r7, #14]
 8007f32:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007f36:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007f3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007f3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f42:	b29b      	uxth	r3, r3
 8007f44:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007f46:	2300      	movs	r3, #0
}
 8007f48:	4618      	mov	r0, r3
 8007f4a:	3714      	adds	r7, #20
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bc80      	pop	{r7}
 8007f50:	4770      	bx	lr

08007f52 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007f52:	b480      	push	{r7}
 8007f54:	b087      	sub	sp, #28
 8007f56:	af00      	add	r7, sp, #0
 8007f58:	6078      	str	r0, [r7, #4]
 8007f5a:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	7b1b      	ldrb	r3, [r3, #12]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	f040 809d 	bne.w	80080a0 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	785b      	ldrb	r3, [r3, #1]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d04c      	beq.n	8008008 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007f6e:	687a      	ldr	r2, [r7, #4]
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	781b      	ldrb	r3, [r3, #0]
 8007f74:	009b      	lsls	r3, r3, #2
 8007f76:	4413      	add	r3, r2
 8007f78:	881b      	ldrh	r3, [r3, #0]
 8007f7a:	823b      	strh	r3, [r7, #16]
 8007f7c:	8a3b      	ldrh	r3, [r7, #16]
 8007f7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d01b      	beq.n	8007fbe <USB_EPClearStall+0x6c>
 8007f86:	687a      	ldr	r2, [r7, #4]
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	781b      	ldrb	r3, [r3, #0]
 8007f8c:	009b      	lsls	r3, r3, #2
 8007f8e:	4413      	add	r3, r2
 8007f90:	881b      	ldrh	r3, [r3, #0]
 8007f92:	b29b      	uxth	r3, r3
 8007f94:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f9c:	81fb      	strh	r3, [r7, #14]
 8007f9e:	687a      	ldr	r2, [r7, #4]
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	781b      	ldrb	r3, [r3, #0]
 8007fa4:	009b      	lsls	r3, r3, #2
 8007fa6:	441a      	add	r2, r3
 8007fa8:	89fb      	ldrh	r3, [r7, #14]
 8007faa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007fae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007fb2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007fb6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007fba:	b29b      	uxth	r3, r3
 8007fbc:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	78db      	ldrb	r3, [r3, #3]
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	d06c      	beq.n	80080a0 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007fc6:	687a      	ldr	r2, [r7, #4]
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	781b      	ldrb	r3, [r3, #0]
 8007fcc:	009b      	lsls	r3, r3, #2
 8007fce:	4413      	add	r3, r2
 8007fd0:	881b      	ldrh	r3, [r3, #0]
 8007fd2:	b29b      	uxth	r3, r3
 8007fd4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007fd8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007fdc:	81bb      	strh	r3, [r7, #12]
 8007fde:	89bb      	ldrh	r3, [r7, #12]
 8007fe0:	f083 0320 	eor.w	r3, r3, #32
 8007fe4:	81bb      	strh	r3, [r7, #12]
 8007fe6:	687a      	ldr	r2, [r7, #4]
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	781b      	ldrb	r3, [r3, #0]
 8007fec:	009b      	lsls	r3, r3, #2
 8007fee:	441a      	add	r2, r3
 8007ff0:	89bb      	ldrh	r3, [r7, #12]
 8007ff2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007ff6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ffa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007ffe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008002:	b29b      	uxth	r3, r3
 8008004:	8013      	strh	r3, [r2, #0]
 8008006:	e04b      	b.n	80080a0 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008008:	687a      	ldr	r2, [r7, #4]
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	781b      	ldrb	r3, [r3, #0]
 800800e:	009b      	lsls	r3, r3, #2
 8008010:	4413      	add	r3, r2
 8008012:	881b      	ldrh	r3, [r3, #0]
 8008014:	82fb      	strh	r3, [r7, #22]
 8008016:	8afb      	ldrh	r3, [r7, #22]
 8008018:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800801c:	2b00      	cmp	r3, #0
 800801e:	d01b      	beq.n	8008058 <USB_EPClearStall+0x106>
 8008020:	687a      	ldr	r2, [r7, #4]
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	781b      	ldrb	r3, [r3, #0]
 8008026:	009b      	lsls	r3, r3, #2
 8008028:	4413      	add	r3, r2
 800802a:	881b      	ldrh	r3, [r3, #0]
 800802c:	b29b      	uxth	r3, r3
 800802e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008032:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008036:	82bb      	strh	r3, [r7, #20]
 8008038:	687a      	ldr	r2, [r7, #4]
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	781b      	ldrb	r3, [r3, #0]
 800803e:	009b      	lsls	r3, r3, #2
 8008040:	441a      	add	r2, r3
 8008042:	8abb      	ldrh	r3, [r7, #20]
 8008044:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008048:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800804c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008050:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008054:	b29b      	uxth	r3, r3
 8008056:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008058:	687a      	ldr	r2, [r7, #4]
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	781b      	ldrb	r3, [r3, #0]
 800805e:	009b      	lsls	r3, r3, #2
 8008060:	4413      	add	r3, r2
 8008062:	881b      	ldrh	r3, [r3, #0]
 8008064:	b29b      	uxth	r3, r3
 8008066:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800806a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800806e:	827b      	strh	r3, [r7, #18]
 8008070:	8a7b      	ldrh	r3, [r7, #18]
 8008072:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008076:	827b      	strh	r3, [r7, #18]
 8008078:	8a7b      	ldrh	r3, [r7, #18]
 800807a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800807e:	827b      	strh	r3, [r7, #18]
 8008080:	687a      	ldr	r2, [r7, #4]
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	781b      	ldrb	r3, [r3, #0]
 8008086:	009b      	lsls	r3, r3, #2
 8008088:	441a      	add	r2, r3
 800808a:	8a7b      	ldrh	r3, [r7, #18]
 800808c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008090:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008094:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008098:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800809c:	b29b      	uxth	r3, r3
 800809e:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80080a0:	2300      	movs	r3, #0
}
 80080a2:	4618      	mov	r0, r3
 80080a4:	371c      	adds	r7, #28
 80080a6:	46bd      	mov	sp, r7
 80080a8:	bc80      	pop	{r7}
 80080aa:	4770      	bx	lr

080080ac <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80080ac:	b480      	push	{r7}
 80080ae:	b083      	sub	sp, #12
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
 80080b4:	460b      	mov	r3, r1
 80080b6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80080b8:	78fb      	ldrb	r3, [r7, #3]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d103      	bne.n	80080c6 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2280      	movs	r2, #128	; 0x80
 80080c2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80080c6:	2300      	movs	r3, #0
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	370c      	adds	r7, #12
 80080cc:	46bd      	mov	sp, r7
 80080ce:	bc80      	pop	{r7}
 80080d0:	4770      	bx	lr

080080d2 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80080d2:	b480      	push	{r7}
 80080d4:	b083      	sub	sp, #12
 80080d6:	af00      	add	r7, sp, #0
 80080d8:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80080da:	2300      	movs	r3, #0
}
 80080dc:	4618      	mov	r0, r3
 80080de:	370c      	adds	r7, #12
 80080e0:	46bd      	mov	sp, r7
 80080e2:	bc80      	pop	{r7}
 80080e4:	4770      	bx	lr

080080e6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80080e6:	b480      	push	{r7}
 80080e8:	b083      	sub	sp, #12
 80080ea:	af00      	add	r7, sp, #0
 80080ec:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80080ee:	2300      	movs	r3, #0
}
 80080f0:	4618      	mov	r0, r3
 80080f2:	370c      	adds	r7, #12
 80080f4:	46bd      	mov	sp, r7
 80080f6:	bc80      	pop	{r7}
 80080f8:	4770      	bx	lr

080080fa <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 80080fa:	b480      	push	{r7}
 80080fc:	b085      	sub	sp, #20
 80080fe:	af00      	add	r7, sp, #0
 8008100:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008108:	b29b      	uxth	r3, r3
 800810a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800810c:	68fb      	ldr	r3, [r7, #12]
}
 800810e:	4618      	mov	r0, r3
 8008110:	3714      	adds	r7, #20
 8008112:	46bd      	mov	sp, r7
 8008114:	bc80      	pop	{r7}
 8008116:	4770      	bx	lr

08008118 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8008118:	b480      	push	{r7}
 800811a:	b083      	sub	sp, #12
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
 8008120:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8008122:	2300      	movs	r3, #0
}
 8008124:	4618      	mov	r0, r3
 8008126:	370c      	adds	r7, #12
 8008128:	46bd      	mov	sp, r7
 800812a:	bc80      	pop	{r7}
 800812c:	4770      	bx	lr

0800812e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800812e:	b480      	push	{r7}
 8008130:	b08d      	sub	sp, #52	; 0x34
 8008132:	af00      	add	r7, sp, #0
 8008134:	60f8      	str	r0, [r7, #12]
 8008136:	60b9      	str	r1, [r7, #8]
 8008138:	4611      	mov	r1, r2
 800813a:	461a      	mov	r2, r3
 800813c:	460b      	mov	r3, r1
 800813e:	80fb      	strh	r3, [r7, #6]
 8008140:	4613      	mov	r3, r2
 8008142:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008144:	88bb      	ldrh	r3, [r7, #4]
 8008146:	3301      	adds	r3, #1
 8008148:	085b      	lsrs	r3, r3, #1
 800814a:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008150:	68bb      	ldr	r3, [r7, #8]
 8008152:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008154:	88fb      	ldrh	r3, [r7, #6]
 8008156:	005a      	lsls	r2, r3, #1
 8008158:	69fb      	ldr	r3, [r7, #28]
 800815a:	4413      	add	r3, r2
 800815c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008160:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8008162:	6a3b      	ldr	r3, [r7, #32]
 8008164:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008166:	e01e      	b.n	80081a6 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8008168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800816a:	781b      	ldrb	r3, [r3, #0]
 800816c:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800816e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008170:	3301      	adds	r3, #1
 8008172:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8008174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008176:	781b      	ldrb	r3, [r3, #0]
 8008178:	b29b      	uxth	r3, r3
 800817a:	021b      	lsls	r3, r3, #8
 800817c:	b29b      	uxth	r3, r3
 800817e:	461a      	mov	r2, r3
 8008180:	69bb      	ldr	r3, [r7, #24]
 8008182:	4313      	orrs	r3, r2
 8008184:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8008186:	697b      	ldr	r3, [r7, #20]
 8008188:	b29a      	uxth	r2, r3
 800818a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800818c:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800818e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008190:	3302      	adds	r3, #2
 8008192:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8008194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008196:	3302      	adds	r3, #2
 8008198:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 800819a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800819c:	3301      	adds	r3, #1
 800819e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 80081a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081a2:	3b01      	subs	r3, #1
 80081a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80081a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d1dd      	bne.n	8008168 <USB_WritePMA+0x3a>
  }
}
 80081ac:	bf00      	nop
 80081ae:	bf00      	nop
 80081b0:	3734      	adds	r7, #52	; 0x34
 80081b2:	46bd      	mov	sp, r7
 80081b4:	bc80      	pop	{r7}
 80081b6:	4770      	bx	lr

080081b8 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80081b8:	b480      	push	{r7}
 80081ba:	b08b      	sub	sp, #44	; 0x2c
 80081bc:	af00      	add	r7, sp, #0
 80081be:	60f8      	str	r0, [r7, #12]
 80081c0:	60b9      	str	r1, [r7, #8]
 80081c2:	4611      	mov	r1, r2
 80081c4:	461a      	mov	r2, r3
 80081c6:	460b      	mov	r3, r1
 80081c8:	80fb      	strh	r3, [r7, #6]
 80081ca:	4613      	mov	r3, r2
 80081cc:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80081ce:	88bb      	ldrh	r3, [r7, #4]
 80081d0:	085b      	lsrs	r3, r3, #1
 80081d2:	b29b      	uxth	r3, r3
 80081d4:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80081da:	68bb      	ldr	r3, [r7, #8]
 80081dc:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80081de:	88fb      	ldrh	r3, [r7, #6]
 80081e0:	005a      	lsls	r2, r3, #1
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	4413      	add	r3, r2
 80081e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80081ea:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 80081ec:	69bb      	ldr	r3, [r7, #24]
 80081ee:	627b      	str	r3, [r7, #36]	; 0x24
 80081f0:	e01b      	b.n	800822a <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 80081f2:	6a3b      	ldr	r3, [r7, #32]
 80081f4:	881b      	ldrh	r3, [r3, #0]
 80081f6:	b29b      	uxth	r3, r3
 80081f8:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80081fa:	6a3b      	ldr	r3, [r7, #32]
 80081fc:	3302      	adds	r3, #2
 80081fe:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8008200:	693b      	ldr	r3, [r7, #16]
 8008202:	b2da      	uxtb	r2, r3
 8008204:	69fb      	ldr	r3, [r7, #28]
 8008206:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008208:	69fb      	ldr	r3, [r7, #28]
 800820a:	3301      	adds	r3, #1
 800820c:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800820e:	693b      	ldr	r3, [r7, #16]
 8008210:	0a1b      	lsrs	r3, r3, #8
 8008212:	b2da      	uxtb	r2, r3
 8008214:	69fb      	ldr	r3, [r7, #28]
 8008216:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008218:	69fb      	ldr	r3, [r7, #28]
 800821a:	3301      	adds	r3, #1
 800821c:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800821e:	6a3b      	ldr	r3, [r7, #32]
 8008220:	3302      	adds	r3, #2
 8008222:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8008224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008226:	3b01      	subs	r3, #1
 8008228:	627b      	str	r3, [r7, #36]	; 0x24
 800822a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800822c:	2b00      	cmp	r3, #0
 800822e:	d1e0      	bne.n	80081f2 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8008230:	88bb      	ldrh	r3, [r7, #4]
 8008232:	f003 0301 	and.w	r3, r3, #1
 8008236:	b29b      	uxth	r3, r3
 8008238:	2b00      	cmp	r3, #0
 800823a:	d007      	beq.n	800824c <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 800823c:	6a3b      	ldr	r3, [r7, #32]
 800823e:	881b      	ldrh	r3, [r3, #0]
 8008240:	b29b      	uxth	r3, r3
 8008242:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8008244:	693b      	ldr	r3, [r7, #16]
 8008246:	b2da      	uxtb	r2, r3
 8008248:	69fb      	ldr	r3, [r7, #28]
 800824a:	701a      	strb	r2, [r3, #0]
  }
}
 800824c:	bf00      	nop
 800824e:	372c      	adds	r7, #44	; 0x2c
 8008250:	46bd      	mov	sp, r7
 8008252:	bc80      	pop	{r7}
 8008254:	4770      	bx	lr

08008256 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008256:	b580      	push	{r7, lr}
 8008258:	b084      	sub	sp, #16
 800825a:	af00      	add	r7, sp, #0
 800825c:	6078      	str	r0, [r7, #4]
 800825e:	460b      	mov	r3, r1
 8008260:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008262:	2300      	movs	r3, #0
 8008264:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	7c1b      	ldrb	r3, [r3, #16]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d115      	bne.n	800829a <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800826e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008272:	2202      	movs	r2, #2
 8008274:	2181      	movs	r1, #129	; 0x81
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	f001 fe87 	bl	8009f8a <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2201      	movs	r2, #1
 8008280:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008282:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008286:	2202      	movs	r2, #2
 8008288:	2101      	movs	r1, #1
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f001 fe7d 	bl	8009f8a <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2201      	movs	r2, #1
 8008294:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8008298:	e012      	b.n	80082c0 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800829a:	2340      	movs	r3, #64	; 0x40
 800829c:	2202      	movs	r2, #2
 800829e:	2181      	movs	r1, #129	; 0x81
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f001 fe72 	bl	8009f8a <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2201      	movs	r2, #1
 80082aa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80082ac:	2340      	movs	r3, #64	; 0x40
 80082ae:	2202      	movs	r2, #2
 80082b0:	2101      	movs	r1, #1
 80082b2:	6878      	ldr	r0, [r7, #4]
 80082b4:	f001 fe69 	bl	8009f8a <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2201      	movs	r2, #1
 80082bc:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80082c0:	2308      	movs	r3, #8
 80082c2:	2203      	movs	r2, #3
 80082c4:	2182      	movs	r1, #130	; 0x82
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f001 fe5f 	bl	8009f8a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2201      	movs	r2, #1
 80082d0:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80082d2:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80082d6:	f001 ff7f 	bl	800a1d8 <USBD_static_malloc>
 80082da:	4602      	mov	r2, r0
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d102      	bne.n	80082f2 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 80082ec:	2301      	movs	r3, #1
 80082ee:	73fb      	strb	r3, [r7, #15]
 80082f0:	e026      	b.n	8008340 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082f8:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	2200      	movs	r2, #0
 8008308:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	2200      	movs	r2, #0
 8008310:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	7c1b      	ldrb	r3, [r3, #16]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d109      	bne.n	8008330 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008322:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008326:	2101      	movs	r1, #1
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	f001 ff1f 	bl	800a16c <USBD_LL_PrepareReceive>
 800832e:	e007      	b.n	8008340 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008336:	2340      	movs	r3, #64	; 0x40
 8008338:	2101      	movs	r1, #1
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	f001 ff16 	bl	800a16c <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8008340:	7bfb      	ldrb	r3, [r7, #15]
}
 8008342:	4618      	mov	r0, r3
 8008344:	3710      	adds	r7, #16
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}

0800834a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800834a:	b580      	push	{r7, lr}
 800834c:	b084      	sub	sp, #16
 800834e:	af00      	add	r7, sp, #0
 8008350:	6078      	str	r0, [r7, #4]
 8008352:	460b      	mov	r3, r1
 8008354:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008356:	2300      	movs	r3, #0
 8008358:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800835a:	2181      	movs	r1, #129	; 0x81
 800835c:	6878      	ldr	r0, [r7, #4]
 800835e:	f001 fe3a 	bl	8009fd6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2200      	movs	r2, #0
 8008366:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008368:	2101      	movs	r1, #1
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f001 fe33 	bl	8009fd6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2200      	movs	r2, #0
 8008374:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008378:	2182      	movs	r1, #130	; 0x82
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f001 fe2b 	bl	8009fd6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2200      	movs	r2, #0
 8008384:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800838c:	2b00      	cmp	r3, #0
 800838e:	d00e      	beq.n	80083ae <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008396:	685b      	ldr	r3, [r3, #4]
 8008398:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083a0:	4618      	mov	r0, r3
 80083a2:	f001 ff25 	bl	800a1f0 <USBD_static_free>
    pdev->pClassData = NULL;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2200      	movs	r2, #0
 80083aa:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 80083ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3710      	adds	r7, #16
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}

080083b8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b086      	sub	sp, #24
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
 80083c0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083c8:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80083ca:	2300      	movs	r3, #0
 80083cc:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80083ce:	2300      	movs	r3, #0
 80083d0:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80083d2:	2300      	movs	r3, #0
 80083d4:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	781b      	ldrb	r3, [r3, #0]
 80083da:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d039      	beq.n	8008456 <USBD_CDC_Setup+0x9e>
 80083e2:	2b20      	cmp	r3, #32
 80083e4:	d17f      	bne.n	80084e6 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	88db      	ldrh	r3, [r3, #6]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d029      	beq.n	8008442 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	781b      	ldrb	r3, [r3, #0]
 80083f2:	b25b      	sxtb	r3, r3
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	da11      	bge.n	800841c <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80083fe:	689b      	ldr	r3, [r3, #8]
 8008400:	683a      	ldr	r2, [r7, #0]
 8008402:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8008404:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008406:	683a      	ldr	r2, [r7, #0]
 8008408:	88d2      	ldrh	r2, [r2, #6]
 800840a:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800840c:	6939      	ldr	r1, [r7, #16]
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	88db      	ldrh	r3, [r3, #6]
 8008412:	461a      	mov	r2, r3
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f001 fa0a 	bl	800982e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800841a:	e06b      	b.n	80084f4 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	785a      	ldrb	r2, [r3, #1]
 8008420:	693b      	ldr	r3, [r7, #16]
 8008422:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	88db      	ldrh	r3, [r3, #6]
 800842a:	b2da      	uxtb	r2, r3
 800842c:	693b      	ldr	r3, [r7, #16]
 800842e:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008432:	6939      	ldr	r1, [r7, #16]
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	88db      	ldrh	r3, [r3, #6]
 8008438:	461a      	mov	r2, r3
 800843a:	6878      	ldr	r0, [r7, #4]
 800843c:	f001 fa25 	bl	800988a <USBD_CtlPrepareRx>
      break;
 8008440:	e058      	b.n	80084f4 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008448:	689b      	ldr	r3, [r3, #8]
 800844a:	683a      	ldr	r2, [r7, #0]
 800844c:	7850      	ldrb	r0, [r2, #1]
 800844e:	2200      	movs	r2, #0
 8008450:	6839      	ldr	r1, [r7, #0]
 8008452:	4798      	blx	r3
      break;
 8008454:	e04e      	b.n	80084f4 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	785b      	ldrb	r3, [r3, #1]
 800845a:	2b0b      	cmp	r3, #11
 800845c:	d02e      	beq.n	80084bc <USBD_CDC_Setup+0x104>
 800845e:	2b0b      	cmp	r3, #11
 8008460:	dc38      	bgt.n	80084d4 <USBD_CDC_Setup+0x11c>
 8008462:	2b00      	cmp	r3, #0
 8008464:	d002      	beq.n	800846c <USBD_CDC_Setup+0xb4>
 8008466:	2b0a      	cmp	r3, #10
 8008468:	d014      	beq.n	8008494 <USBD_CDC_Setup+0xdc>
 800846a:	e033      	b.n	80084d4 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008472:	2b03      	cmp	r3, #3
 8008474:	d107      	bne.n	8008486 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8008476:	f107 030c 	add.w	r3, r7, #12
 800847a:	2202      	movs	r2, #2
 800847c:	4619      	mov	r1, r3
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f001 f9d5 	bl	800982e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008484:	e02e      	b.n	80084e4 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008486:	6839      	ldr	r1, [r7, #0]
 8008488:	6878      	ldr	r0, [r7, #4]
 800848a:	f001 f966 	bl	800975a <USBD_CtlError>
            ret = USBD_FAIL;
 800848e:	2302      	movs	r3, #2
 8008490:	75fb      	strb	r3, [r7, #23]
          break;
 8008492:	e027      	b.n	80084e4 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800849a:	2b03      	cmp	r3, #3
 800849c:	d107      	bne.n	80084ae <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800849e:	f107 030f 	add.w	r3, r7, #15
 80084a2:	2201      	movs	r2, #1
 80084a4:	4619      	mov	r1, r3
 80084a6:	6878      	ldr	r0, [r7, #4]
 80084a8:	f001 f9c1 	bl	800982e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80084ac:	e01a      	b.n	80084e4 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80084ae:	6839      	ldr	r1, [r7, #0]
 80084b0:	6878      	ldr	r0, [r7, #4]
 80084b2:	f001 f952 	bl	800975a <USBD_CtlError>
            ret = USBD_FAIL;
 80084b6:	2302      	movs	r3, #2
 80084b8:	75fb      	strb	r3, [r7, #23]
          break;
 80084ba:	e013      	b.n	80084e4 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80084c2:	2b03      	cmp	r3, #3
 80084c4:	d00d      	beq.n	80084e2 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 80084c6:	6839      	ldr	r1, [r7, #0]
 80084c8:	6878      	ldr	r0, [r7, #4]
 80084ca:	f001 f946 	bl	800975a <USBD_CtlError>
            ret = USBD_FAIL;
 80084ce:	2302      	movs	r3, #2
 80084d0:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80084d2:	e006      	b.n	80084e2 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 80084d4:	6839      	ldr	r1, [r7, #0]
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f001 f93f 	bl	800975a <USBD_CtlError>
          ret = USBD_FAIL;
 80084dc:	2302      	movs	r3, #2
 80084de:	75fb      	strb	r3, [r7, #23]
          break;
 80084e0:	e000      	b.n	80084e4 <USBD_CDC_Setup+0x12c>
          break;
 80084e2:	bf00      	nop
      }
      break;
 80084e4:	e006      	b.n	80084f4 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80084e6:	6839      	ldr	r1, [r7, #0]
 80084e8:	6878      	ldr	r0, [r7, #4]
 80084ea:	f001 f936 	bl	800975a <USBD_CtlError>
      ret = USBD_FAIL;
 80084ee:	2302      	movs	r3, #2
 80084f0:	75fb      	strb	r3, [r7, #23]
      break;
 80084f2:	bf00      	nop
  }

  return ret;
 80084f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80084f6:	4618      	mov	r0, r3
 80084f8:	3718      	adds	r7, #24
 80084fa:	46bd      	mov	sp, r7
 80084fc:	bd80      	pop	{r7, pc}

080084fe <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80084fe:	b580      	push	{r7, lr}
 8008500:	b084      	sub	sp, #16
 8008502:	af00      	add	r7, sp, #0
 8008504:	6078      	str	r0, [r7, #4]
 8008506:	460b      	mov	r3, r1
 8008508:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008510:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008518:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008520:	2b00      	cmp	r3, #0
 8008522:	d03a      	beq.n	800859a <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008524:	78fa      	ldrb	r2, [r7, #3]
 8008526:	6879      	ldr	r1, [r7, #4]
 8008528:	4613      	mov	r3, r2
 800852a:	009b      	lsls	r3, r3, #2
 800852c:	4413      	add	r3, r2
 800852e:	009b      	lsls	r3, r3, #2
 8008530:	440b      	add	r3, r1
 8008532:	331c      	adds	r3, #28
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d029      	beq.n	800858e <USBD_CDC_DataIn+0x90>
 800853a:	78fa      	ldrb	r2, [r7, #3]
 800853c:	6879      	ldr	r1, [r7, #4]
 800853e:	4613      	mov	r3, r2
 8008540:	009b      	lsls	r3, r3, #2
 8008542:	4413      	add	r3, r2
 8008544:	009b      	lsls	r3, r3, #2
 8008546:	440b      	add	r3, r1
 8008548:	331c      	adds	r3, #28
 800854a:	681a      	ldr	r2, [r3, #0]
 800854c:	78f9      	ldrb	r1, [r7, #3]
 800854e:	68b8      	ldr	r0, [r7, #8]
 8008550:	460b      	mov	r3, r1
 8008552:	009b      	lsls	r3, r3, #2
 8008554:	440b      	add	r3, r1
 8008556:	00db      	lsls	r3, r3, #3
 8008558:	4403      	add	r3, r0
 800855a:	3338      	adds	r3, #56	; 0x38
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	fbb2 f1f3 	udiv	r1, r2, r3
 8008562:	fb03 f301 	mul.w	r3, r3, r1
 8008566:	1ad3      	subs	r3, r2, r3
 8008568:	2b00      	cmp	r3, #0
 800856a:	d110      	bne.n	800858e <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800856c:	78fa      	ldrb	r2, [r7, #3]
 800856e:	6879      	ldr	r1, [r7, #4]
 8008570:	4613      	mov	r3, r2
 8008572:	009b      	lsls	r3, r3, #2
 8008574:	4413      	add	r3, r2
 8008576:	009b      	lsls	r3, r3, #2
 8008578:	440b      	add	r3, r1
 800857a:	331c      	adds	r3, #28
 800857c:	2200      	movs	r2, #0
 800857e:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008580:	78f9      	ldrb	r1, [r7, #3]
 8008582:	2300      	movs	r3, #0
 8008584:	2200      	movs	r2, #0
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f001 fdcd 	bl	800a126 <USBD_LL_Transmit>
 800858c:	e003      	b.n	8008596 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	2200      	movs	r2, #0
 8008592:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8008596:	2300      	movs	r3, #0
 8008598:	e000      	b.n	800859c <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800859a:	2302      	movs	r3, #2
  }
}
 800859c:	4618      	mov	r0, r3
 800859e:	3710      	adds	r7, #16
 80085a0:	46bd      	mov	sp, r7
 80085a2:	bd80      	pop	{r7, pc}

080085a4 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b084      	sub	sp, #16
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
 80085ac:	460b      	mov	r3, r1
 80085ae:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085b6:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80085b8:	78fb      	ldrb	r3, [r7, #3]
 80085ba:	4619      	mov	r1, r3
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	f001 fdf8 	bl	800a1b2 <USBD_LL_GetRxDataSize>
 80085c2:	4602      	mov	r2, r0
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d00d      	beq.n	80085f0 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80085da:	68db      	ldr	r3, [r3, #12]
 80085dc:	68fa      	ldr	r2, [r7, #12]
 80085de:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80085e2:	68fa      	ldr	r2, [r7, #12]
 80085e4:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80085e8:	4611      	mov	r1, r2
 80085ea:	4798      	blx	r3

    return USBD_OK;
 80085ec:	2300      	movs	r3, #0
 80085ee:	e000      	b.n	80085f2 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80085f0:	2302      	movs	r3, #2
  }
}
 80085f2:	4618      	mov	r0, r3
 80085f4:	3710      	adds	r7, #16
 80085f6:	46bd      	mov	sp, r7
 80085f8:	bd80      	pop	{r7, pc}

080085fa <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80085fa:	b580      	push	{r7, lr}
 80085fc:	b084      	sub	sp, #16
 80085fe:	af00      	add	r7, sp, #0
 8008600:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008608:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008610:	2b00      	cmp	r3, #0
 8008612:	d015      	beq.n	8008640 <USBD_CDC_EP0_RxReady+0x46>
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800861a:	2bff      	cmp	r3, #255	; 0xff
 800861c:	d010      	beq.n	8008640 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008624:	689b      	ldr	r3, [r3, #8]
 8008626:	68fa      	ldr	r2, [r7, #12]
 8008628:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800862c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800862e:	68fa      	ldr	r2, [r7, #12]
 8008630:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008634:	b292      	uxth	r2, r2
 8008636:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	22ff      	movs	r2, #255	; 0xff
 800863c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8008640:	2300      	movs	r3, #0
}
 8008642:	4618      	mov	r0, r3
 8008644:	3710      	adds	r7, #16
 8008646:	46bd      	mov	sp, r7
 8008648:	bd80      	pop	{r7, pc}
	...

0800864c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800864c:	b480      	push	{r7}
 800864e:	b083      	sub	sp, #12
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2243      	movs	r2, #67	; 0x43
 8008658:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800865a:	4b03      	ldr	r3, [pc, #12]	; (8008668 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800865c:	4618      	mov	r0, r3
 800865e:	370c      	adds	r7, #12
 8008660:	46bd      	mov	sp, r7
 8008662:	bc80      	pop	{r7}
 8008664:	4770      	bx	lr
 8008666:	bf00      	nop
 8008668:	200000b4 	.word	0x200000b4

0800866c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800866c:	b480      	push	{r7}
 800866e:	b083      	sub	sp, #12
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2243      	movs	r2, #67	; 0x43
 8008678:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800867a:	4b03      	ldr	r3, [pc, #12]	; (8008688 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800867c:	4618      	mov	r0, r3
 800867e:	370c      	adds	r7, #12
 8008680:	46bd      	mov	sp, r7
 8008682:	bc80      	pop	{r7}
 8008684:	4770      	bx	lr
 8008686:	bf00      	nop
 8008688:	20000070 	.word	0x20000070

0800868c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800868c:	b480      	push	{r7}
 800868e:	b083      	sub	sp, #12
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2243      	movs	r2, #67	; 0x43
 8008698:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800869a:	4b03      	ldr	r3, [pc, #12]	; (80086a8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800869c:	4618      	mov	r0, r3
 800869e:	370c      	adds	r7, #12
 80086a0:	46bd      	mov	sp, r7
 80086a2:	bc80      	pop	{r7}
 80086a4:	4770      	bx	lr
 80086a6:	bf00      	nop
 80086a8:	200000f8 	.word	0x200000f8

080086ac <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80086ac:	b480      	push	{r7}
 80086ae:	b083      	sub	sp, #12
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	220a      	movs	r2, #10
 80086b8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80086ba:	4b03      	ldr	r3, [pc, #12]	; (80086c8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80086bc:	4618      	mov	r0, r3
 80086be:	370c      	adds	r7, #12
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bc80      	pop	{r7}
 80086c4:	4770      	bx	lr
 80086c6:	bf00      	nop
 80086c8:	2000002c 	.word	0x2000002c

080086cc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80086cc:	b480      	push	{r7}
 80086ce:	b085      	sub	sp, #20
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	6078      	str	r0, [r7, #4]
 80086d4:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80086d6:	2302      	movs	r3, #2
 80086d8:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80086da:	683b      	ldr	r3, [r7, #0]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d005      	beq.n	80086ec <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	683a      	ldr	r2, [r7, #0]
 80086e4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 80086e8:	2300      	movs	r3, #0
 80086ea:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80086ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80086ee:	4618      	mov	r0, r3
 80086f0:	3714      	adds	r7, #20
 80086f2:	46bd      	mov	sp, r7
 80086f4:	bc80      	pop	{r7}
 80086f6:	4770      	bx	lr

080086f8 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80086f8:	b480      	push	{r7}
 80086fa:	b087      	sub	sp, #28
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	60f8      	str	r0, [r7, #12]
 8008700:	60b9      	str	r1, [r7, #8]
 8008702:	4613      	mov	r3, r2
 8008704:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800870c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800870e:	697b      	ldr	r3, [r7, #20]
 8008710:	68ba      	ldr	r2, [r7, #8]
 8008712:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008716:	88fa      	ldrh	r2, [r7, #6]
 8008718:	697b      	ldr	r3, [r7, #20]
 800871a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800871e:	2300      	movs	r3, #0
}
 8008720:	4618      	mov	r0, r3
 8008722:	371c      	adds	r7, #28
 8008724:	46bd      	mov	sp, r7
 8008726:	bc80      	pop	{r7}
 8008728:	4770      	bx	lr

0800872a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800872a:	b480      	push	{r7}
 800872c:	b085      	sub	sp, #20
 800872e:	af00      	add	r7, sp, #0
 8008730:	6078      	str	r0, [r7, #4]
 8008732:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800873a:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	683a      	ldr	r2, [r7, #0]
 8008740:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8008744:	2300      	movs	r3, #0
}
 8008746:	4618      	mov	r0, r3
 8008748:	3714      	adds	r7, #20
 800874a:	46bd      	mov	sp, r7
 800874c:	bc80      	pop	{r7}
 800874e:	4770      	bx	lr

08008750 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b084      	sub	sp, #16
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800875e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008766:	2b00      	cmp	r3, #0
 8008768:	d01c      	beq.n	80087a4 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008770:	2b00      	cmp	r3, #0
 8008772:	d115      	bne.n	80087a0 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	2201      	movs	r2, #1
 8008778:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008792:	b29b      	uxth	r3, r3
 8008794:	2181      	movs	r1, #129	; 0x81
 8008796:	6878      	ldr	r0, [r7, #4]
 8008798:	f001 fcc5 	bl	800a126 <USBD_LL_Transmit>

      return USBD_OK;
 800879c:	2300      	movs	r3, #0
 800879e:	e002      	b.n	80087a6 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 80087a0:	2301      	movs	r3, #1
 80087a2:	e000      	b.n	80087a6 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 80087a4:	2302      	movs	r3, #2
  }
}
 80087a6:	4618      	mov	r0, r3
 80087a8:	3710      	adds	r7, #16
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}

080087ae <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80087ae:	b580      	push	{r7, lr}
 80087b0:	b084      	sub	sp, #16
 80087b2:	af00      	add	r7, sp, #0
 80087b4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087bc:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d017      	beq.n	80087f8 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	7c1b      	ldrb	r3, [r3, #16]
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d109      	bne.n	80087e4 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80087d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80087da:	2101      	movs	r1, #1
 80087dc:	6878      	ldr	r0, [r7, #4]
 80087de:	f001 fcc5 	bl	800a16c <USBD_LL_PrepareReceive>
 80087e2:	e007      	b.n	80087f4 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80087ea:	2340      	movs	r3, #64	; 0x40
 80087ec:	2101      	movs	r1, #1
 80087ee:	6878      	ldr	r0, [r7, #4]
 80087f0:	f001 fcbc 	bl	800a16c <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80087f4:	2300      	movs	r3, #0
 80087f6:	e000      	b.n	80087fa <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 80087f8:	2302      	movs	r3, #2
  }
}
 80087fa:	4618      	mov	r0, r3
 80087fc:	3710      	adds	r7, #16
 80087fe:	46bd      	mov	sp, r7
 8008800:	bd80      	pop	{r7, pc}

08008802 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008802:	b580      	push	{r7, lr}
 8008804:	b084      	sub	sp, #16
 8008806:	af00      	add	r7, sp, #0
 8008808:	60f8      	str	r0, [r7, #12]
 800880a:	60b9      	str	r1, [r7, #8]
 800880c:	4613      	mov	r3, r2
 800880e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d101      	bne.n	800881a <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008816:	2302      	movs	r3, #2
 8008818:	e01a      	b.n	8008850 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008820:	2b00      	cmp	r3, #0
 8008822:	d003      	beq.n	800882c <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	2200      	movs	r2, #0
 8008828:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d003      	beq.n	800883a <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	68ba      	ldr	r2, [r7, #8]
 8008836:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	2201      	movs	r2, #1
 800883e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	79fa      	ldrb	r2, [r7, #7]
 8008846:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8008848:	68f8      	ldr	r0, [r7, #12]
 800884a:	f001 fb29 	bl	8009ea0 <USBD_LL_Init>

  return USBD_OK;
 800884e:	2300      	movs	r3, #0
}
 8008850:	4618      	mov	r0, r3
 8008852:	3710      	adds	r7, #16
 8008854:	46bd      	mov	sp, r7
 8008856:	bd80      	pop	{r7, pc}

08008858 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008858:	b480      	push	{r7}
 800885a:	b085      	sub	sp, #20
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
 8008860:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8008862:	2300      	movs	r3, #0
 8008864:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d006      	beq.n	800887a <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	683a      	ldr	r2, [r7, #0]
 8008870:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8008874:	2300      	movs	r3, #0
 8008876:	73fb      	strb	r3, [r7, #15]
 8008878:	e001      	b.n	800887e <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800887a:	2302      	movs	r3, #2
 800887c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800887e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008880:	4618      	mov	r0, r3
 8008882:	3714      	adds	r7, #20
 8008884:	46bd      	mov	sp, r7
 8008886:	bc80      	pop	{r7}
 8008888:	4770      	bx	lr

0800888a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800888a:	b580      	push	{r7, lr}
 800888c:	b082      	sub	sp, #8
 800888e:	af00      	add	r7, sp, #0
 8008890:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	f001 fb5e 	bl	8009f54 <USBD_LL_Start>

  return USBD_OK;
 8008898:	2300      	movs	r3, #0
}
 800889a:	4618      	mov	r0, r3
 800889c:	3708      	adds	r7, #8
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}

080088a2 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80088a2:	b480      	push	{r7}
 80088a4:	b083      	sub	sp, #12
 80088a6:	af00      	add	r7, sp, #0
 80088a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80088aa:	2300      	movs	r3, #0
}
 80088ac:	4618      	mov	r0, r3
 80088ae:	370c      	adds	r7, #12
 80088b0:	46bd      	mov	sp, r7
 80088b2:	bc80      	pop	{r7}
 80088b4:	4770      	bx	lr

080088b6 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80088b6:	b580      	push	{r7, lr}
 80088b8:	b084      	sub	sp, #16
 80088ba:	af00      	add	r7, sp, #0
 80088bc:	6078      	str	r0, [r7, #4]
 80088be:	460b      	mov	r3, r1
 80088c0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80088c2:	2302      	movs	r3, #2
 80088c4:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d00c      	beq.n	80088ea <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	78fa      	ldrb	r2, [r7, #3]
 80088da:	4611      	mov	r1, r2
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	4798      	blx	r3
 80088e0:	4603      	mov	r3, r0
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d101      	bne.n	80088ea <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80088e6:	2300      	movs	r3, #0
 80088e8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80088ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80088ec:	4618      	mov	r0, r3
 80088ee:	3710      	adds	r7, #16
 80088f0:	46bd      	mov	sp, r7
 80088f2:	bd80      	pop	{r7, pc}

080088f4 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	b082      	sub	sp, #8
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
 80088fc:	460b      	mov	r3, r1
 80088fe:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008906:	685b      	ldr	r3, [r3, #4]
 8008908:	78fa      	ldrb	r2, [r7, #3]
 800890a:	4611      	mov	r1, r2
 800890c:	6878      	ldr	r0, [r7, #4]
 800890e:	4798      	blx	r3

  return USBD_OK;
 8008910:	2300      	movs	r3, #0
}
 8008912:	4618      	mov	r0, r3
 8008914:	3708      	adds	r7, #8
 8008916:	46bd      	mov	sp, r7
 8008918:	bd80      	pop	{r7, pc}

0800891a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800891a:	b580      	push	{r7, lr}
 800891c:	b082      	sub	sp, #8
 800891e:	af00      	add	r7, sp, #0
 8008920:	6078      	str	r0, [r7, #4]
 8008922:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800892a:	6839      	ldr	r1, [r7, #0]
 800892c:	4618      	mov	r0, r3
 800892e:	f000 fed8 	bl	80096e2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2201      	movs	r2, #1
 8008936:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008940:	461a      	mov	r2, r3
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800894e:	f003 031f 	and.w	r3, r3, #31
 8008952:	2b02      	cmp	r3, #2
 8008954:	d016      	beq.n	8008984 <USBD_LL_SetupStage+0x6a>
 8008956:	2b02      	cmp	r3, #2
 8008958:	d81c      	bhi.n	8008994 <USBD_LL_SetupStage+0x7a>
 800895a:	2b00      	cmp	r3, #0
 800895c:	d002      	beq.n	8008964 <USBD_LL_SetupStage+0x4a>
 800895e:	2b01      	cmp	r3, #1
 8008960:	d008      	beq.n	8008974 <USBD_LL_SetupStage+0x5a>
 8008962:	e017      	b.n	8008994 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800896a:	4619      	mov	r1, r3
 800896c:	6878      	ldr	r0, [r7, #4]
 800896e:	f000 f9cb 	bl	8008d08 <USBD_StdDevReq>
      break;
 8008972:	e01a      	b.n	80089aa <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800897a:	4619      	mov	r1, r3
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f000 fa2d 	bl	8008ddc <USBD_StdItfReq>
      break;
 8008982:	e012      	b.n	80089aa <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800898a:	4619      	mov	r1, r3
 800898c:	6878      	ldr	r0, [r7, #4]
 800898e:	f000 fa6d 	bl	8008e6c <USBD_StdEPReq>
      break;
 8008992:	e00a      	b.n	80089aa <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800899a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800899e:	b2db      	uxtb	r3, r3
 80089a0:	4619      	mov	r1, r3
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f001 fb36 	bl	800a014 <USBD_LL_StallEP>
      break;
 80089a8:	bf00      	nop
  }

  return USBD_OK;
 80089aa:	2300      	movs	r3, #0
}
 80089ac:	4618      	mov	r0, r3
 80089ae:	3708      	adds	r7, #8
 80089b0:	46bd      	mov	sp, r7
 80089b2:	bd80      	pop	{r7, pc}

080089b4 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b086      	sub	sp, #24
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	60f8      	str	r0, [r7, #12]
 80089bc:	460b      	mov	r3, r1
 80089be:	607a      	str	r2, [r7, #4]
 80089c0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80089c2:	7afb      	ldrb	r3, [r7, #11]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d14b      	bne.n	8008a60 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80089ce:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80089d6:	2b03      	cmp	r3, #3
 80089d8:	d134      	bne.n	8008a44 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 80089da:	697b      	ldr	r3, [r7, #20]
 80089dc:	68da      	ldr	r2, [r3, #12]
 80089de:	697b      	ldr	r3, [r7, #20]
 80089e0:	691b      	ldr	r3, [r3, #16]
 80089e2:	429a      	cmp	r2, r3
 80089e4:	d919      	bls.n	8008a1a <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80089e6:	697b      	ldr	r3, [r7, #20]
 80089e8:	68da      	ldr	r2, [r3, #12]
 80089ea:	697b      	ldr	r3, [r7, #20]
 80089ec:	691b      	ldr	r3, [r3, #16]
 80089ee:	1ad2      	subs	r2, r2, r3
 80089f0:	697b      	ldr	r3, [r7, #20]
 80089f2:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80089f4:	697b      	ldr	r3, [r7, #20]
 80089f6:	68da      	ldr	r2, [r3, #12]
 80089f8:	697b      	ldr	r3, [r7, #20]
 80089fa:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80089fc:	429a      	cmp	r2, r3
 80089fe:	d203      	bcs.n	8008a08 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008a00:	697b      	ldr	r3, [r7, #20]
 8008a02:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8008a04:	b29b      	uxth	r3, r3
 8008a06:	e002      	b.n	8008a0e <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008a08:	697b      	ldr	r3, [r7, #20]
 8008a0a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008a0c:	b29b      	uxth	r3, r3
 8008a0e:	461a      	mov	r2, r3
 8008a10:	6879      	ldr	r1, [r7, #4]
 8008a12:	68f8      	ldr	r0, [r7, #12]
 8008a14:	f000 ff57 	bl	80098c6 <USBD_CtlContinueRx>
 8008a18:	e038      	b.n	8008a8c <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008a20:	691b      	ldr	r3, [r3, #16]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d00a      	beq.n	8008a3c <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008a2c:	2b03      	cmp	r3, #3
 8008a2e:	d105      	bne.n	8008a3c <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008a36:	691b      	ldr	r3, [r3, #16]
 8008a38:	68f8      	ldr	r0, [r7, #12]
 8008a3a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008a3c:	68f8      	ldr	r0, [r7, #12]
 8008a3e:	f000 ff54 	bl	80098ea <USBD_CtlSendStatus>
 8008a42:	e023      	b.n	8008a8c <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008a4a:	2b05      	cmp	r3, #5
 8008a4c:	d11e      	bne.n	8008a8c <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	2200      	movs	r2, #0
 8008a52:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8008a56:	2100      	movs	r1, #0
 8008a58:	68f8      	ldr	r0, [r7, #12]
 8008a5a:	f001 fadb 	bl	800a014 <USBD_LL_StallEP>
 8008a5e:	e015      	b.n	8008a8c <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008a66:	699b      	ldr	r3, [r3, #24]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d00d      	beq.n	8008a88 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8008a72:	2b03      	cmp	r3, #3
 8008a74:	d108      	bne.n	8008a88 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008a7c:	699b      	ldr	r3, [r3, #24]
 8008a7e:	7afa      	ldrb	r2, [r7, #11]
 8008a80:	4611      	mov	r1, r2
 8008a82:	68f8      	ldr	r0, [r7, #12]
 8008a84:	4798      	blx	r3
 8008a86:	e001      	b.n	8008a8c <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008a88:	2302      	movs	r3, #2
 8008a8a:	e000      	b.n	8008a8e <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8008a8c:	2300      	movs	r3, #0
}
 8008a8e:	4618      	mov	r0, r3
 8008a90:	3718      	adds	r7, #24
 8008a92:	46bd      	mov	sp, r7
 8008a94:	bd80      	pop	{r7, pc}

08008a96 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008a96:	b580      	push	{r7, lr}
 8008a98:	b086      	sub	sp, #24
 8008a9a:	af00      	add	r7, sp, #0
 8008a9c:	60f8      	str	r0, [r7, #12]
 8008a9e:	460b      	mov	r3, r1
 8008aa0:	607a      	str	r2, [r7, #4]
 8008aa2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008aa4:	7afb      	ldrb	r3, [r7, #11]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d17f      	bne.n	8008baa <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	3314      	adds	r3, #20
 8008aae:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008ab6:	2b02      	cmp	r3, #2
 8008ab8:	d15c      	bne.n	8008b74 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8008aba:	697b      	ldr	r3, [r7, #20]
 8008abc:	68da      	ldr	r2, [r3, #12]
 8008abe:	697b      	ldr	r3, [r7, #20]
 8008ac0:	691b      	ldr	r3, [r3, #16]
 8008ac2:	429a      	cmp	r2, r3
 8008ac4:	d915      	bls.n	8008af2 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008ac6:	697b      	ldr	r3, [r7, #20]
 8008ac8:	68da      	ldr	r2, [r3, #12]
 8008aca:	697b      	ldr	r3, [r7, #20]
 8008acc:	691b      	ldr	r3, [r3, #16]
 8008ace:	1ad2      	subs	r2, r2, r3
 8008ad0:	697b      	ldr	r3, [r7, #20]
 8008ad2:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008ad4:	697b      	ldr	r3, [r7, #20]
 8008ad6:	68db      	ldr	r3, [r3, #12]
 8008ad8:	b29b      	uxth	r3, r3
 8008ada:	461a      	mov	r2, r3
 8008adc:	6879      	ldr	r1, [r7, #4]
 8008ade:	68f8      	ldr	r0, [r7, #12]
 8008ae0:	f000 fec1 	bl	8009866 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	2100      	movs	r1, #0
 8008aea:	68f8      	ldr	r0, [r7, #12]
 8008aec:	f001 fb3e 	bl	800a16c <USBD_LL_PrepareReceive>
 8008af0:	e04e      	b.n	8008b90 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008af2:	697b      	ldr	r3, [r7, #20]
 8008af4:	689b      	ldr	r3, [r3, #8]
 8008af6:	697a      	ldr	r2, [r7, #20]
 8008af8:	6912      	ldr	r2, [r2, #16]
 8008afa:	fbb3 f1f2 	udiv	r1, r3, r2
 8008afe:	fb02 f201 	mul.w	r2, r2, r1
 8008b02:	1a9b      	subs	r3, r3, r2
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d11c      	bne.n	8008b42 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8008b08:	697b      	ldr	r3, [r7, #20]
 8008b0a:	689a      	ldr	r2, [r3, #8]
 8008b0c:	697b      	ldr	r3, [r7, #20]
 8008b0e:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008b10:	429a      	cmp	r2, r3
 8008b12:	d316      	bcc.n	8008b42 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8008b14:	697b      	ldr	r3, [r7, #20]
 8008b16:	689a      	ldr	r2, [r3, #8]
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008b1e:	429a      	cmp	r2, r3
 8008b20:	d20f      	bcs.n	8008b42 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008b22:	2200      	movs	r2, #0
 8008b24:	2100      	movs	r1, #0
 8008b26:	68f8      	ldr	r0, [r7, #12]
 8008b28:	f000 fe9d 	bl	8009866 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008b34:	2300      	movs	r3, #0
 8008b36:	2200      	movs	r2, #0
 8008b38:	2100      	movs	r1, #0
 8008b3a:	68f8      	ldr	r0, [r7, #12]
 8008b3c:	f001 fb16 	bl	800a16c <USBD_LL_PrepareReceive>
 8008b40:	e026      	b.n	8008b90 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008b48:	68db      	ldr	r3, [r3, #12]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d00a      	beq.n	8008b64 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008b54:	2b03      	cmp	r3, #3
 8008b56:	d105      	bne.n	8008b64 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008b5e:	68db      	ldr	r3, [r3, #12]
 8008b60:	68f8      	ldr	r0, [r7, #12]
 8008b62:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8008b64:	2180      	movs	r1, #128	; 0x80
 8008b66:	68f8      	ldr	r0, [r7, #12]
 8008b68:	f001 fa54 	bl	800a014 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8008b6c:	68f8      	ldr	r0, [r7, #12]
 8008b6e:	f000 fecf 	bl	8009910 <USBD_CtlReceiveStatus>
 8008b72:	e00d      	b.n	8008b90 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008b7a:	2b04      	cmp	r3, #4
 8008b7c:	d004      	beq.n	8008b88 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d103      	bne.n	8008b90 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8008b88:	2180      	movs	r1, #128	; 0x80
 8008b8a:	68f8      	ldr	r0, [r7, #12]
 8008b8c:	f001 fa42 	bl	800a014 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008b96:	2b01      	cmp	r3, #1
 8008b98:	d11d      	bne.n	8008bd6 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8008b9a:	68f8      	ldr	r0, [r7, #12]
 8008b9c:	f7ff fe81 	bl	80088a2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008ba8:	e015      	b.n	8008bd6 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008bb0:	695b      	ldr	r3, [r3, #20]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d00d      	beq.n	8008bd2 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8008bbc:	2b03      	cmp	r3, #3
 8008bbe:	d108      	bne.n	8008bd2 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008bc6:	695b      	ldr	r3, [r3, #20]
 8008bc8:	7afa      	ldrb	r2, [r7, #11]
 8008bca:	4611      	mov	r1, r2
 8008bcc:	68f8      	ldr	r0, [r7, #12]
 8008bce:	4798      	blx	r3
 8008bd0:	e001      	b.n	8008bd6 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008bd2:	2302      	movs	r3, #2
 8008bd4:	e000      	b.n	8008bd8 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008bd6:	2300      	movs	r3, #0
}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	3718      	adds	r7, #24
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bd80      	pop	{r7, pc}

08008be0 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b082      	sub	sp, #8
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008be8:	2340      	movs	r3, #64	; 0x40
 8008bea:	2200      	movs	r2, #0
 8008bec:	2100      	movs	r1, #0
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	f001 f9cb 	bl	8009f8a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2240      	movs	r2, #64	; 0x40
 8008c00:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008c04:	2340      	movs	r3, #64	; 0x40
 8008c06:	2200      	movs	r2, #0
 8008c08:	2180      	movs	r1, #128	; 0x80
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f001 f9bd 	bl	8009f8a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2201      	movs	r2, #1
 8008c14:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2240      	movs	r2, #64	; 0x40
 8008c1a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2201      	movs	r2, #1
 8008c20:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2200      	movs	r2, #0
 8008c28:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2200      	movs	r2, #0
 8008c36:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d009      	beq.n	8008c58 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008c4a:	685b      	ldr	r3, [r3, #4]
 8008c4c:	687a      	ldr	r2, [r7, #4]
 8008c4e:	6852      	ldr	r2, [r2, #4]
 8008c50:	b2d2      	uxtb	r2, r2
 8008c52:	4611      	mov	r1, r2
 8008c54:	6878      	ldr	r0, [r7, #4]
 8008c56:	4798      	blx	r3
  }

  return USBD_OK;
 8008c58:	2300      	movs	r3, #0
}
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	3708      	adds	r7, #8
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	bd80      	pop	{r7, pc}

08008c62 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008c62:	b480      	push	{r7}
 8008c64:	b083      	sub	sp, #12
 8008c66:	af00      	add	r7, sp, #0
 8008c68:	6078      	str	r0, [r7, #4]
 8008c6a:	460b      	mov	r3, r1
 8008c6c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	78fa      	ldrb	r2, [r7, #3]
 8008c72:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008c74:	2300      	movs	r3, #0
}
 8008c76:	4618      	mov	r0, r3
 8008c78:	370c      	adds	r7, #12
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	bc80      	pop	{r7}
 8008c7e:	4770      	bx	lr

08008c80 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008c80:	b480      	push	{r7}
 8008c82:	b083      	sub	sp, #12
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2204      	movs	r2, #4
 8008c98:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008c9c:	2300      	movs	r3, #0
}
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	370c      	adds	r7, #12
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	bc80      	pop	{r7}
 8008ca6:	4770      	bx	lr

08008ca8 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008ca8:	b480      	push	{r7}
 8008caa:	b083      	sub	sp, #12
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008cb6:	2b04      	cmp	r3, #4
 8008cb8:	d105      	bne.n	8008cc6 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008cc6:	2300      	movs	r3, #0
}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	370c      	adds	r7, #12
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bc80      	pop	{r7}
 8008cd0:	4770      	bx	lr

08008cd2 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008cd2:	b580      	push	{r7, lr}
 8008cd4:	b082      	sub	sp, #8
 8008cd6:	af00      	add	r7, sp, #0
 8008cd8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ce0:	2b03      	cmp	r3, #3
 8008ce2:	d10b      	bne.n	8008cfc <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008cea:	69db      	ldr	r3, [r3, #28]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d005      	beq.n	8008cfc <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008cf6:	69db      	ldr	r3, [r3, #28]
 8008cf8:	6878      	ldr	r0, [r7, #4]
 8008cfa:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008cfc:	2300      	movs	r3, #0
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	3708      	adds	r7, #8
 8008d02:	46bd      	mov	sp, r7
 8008d04:	bd80      	pop	{r7, pc}
	...

08008d08 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b084      	sub	sp, #16
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
 8008d10:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008d12:	2300      	movs	r3, #0
 8008d14:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	781b      	ldrb	r3, [r3, #0]
 8008d1a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008d1e:	2b40      	cmp	r3, #64	; 0x40
 8008d20:	d005      	beq.n	8008d2e <USBD_StdDevReq+0x26>
 8008d22:	2b40      	cmp	r3, #64	; 0x40
 8008d24:	d84f      	bhi.n	8008dc6 <USBD_StdDevReq+0xbe>
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d009      	beq.n	8008d3e <USBD_StdDevReq+0x36>
 8008d2a:	2b20      	cmp	r3, #32
 8008d2c:	d14b      	bne.n	8008dc6 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d34:	689b      	ldr	r3, [r3, #8]
 8008d36:	6839      	ldr	r1, [r7, #0]
 8008d38:	6878      	ldr	r0, [r7, #4]
 8008d3a:	4798      	blx	r3
      break;
 8008d3c:	e048      	b.n	8008dd0 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	785b      	ldrb	r3, [r3, #1]
 8008d42:	2b09      	cmp	r3, #9
 8008d44:	d839      	bhi.n	8008dba <USBD_StdDevReq+0xb2>
 8008d46:	a201      	add	r2, pc, #4	; (adr r2, 8008d4c <USBD_StdDevReq+0x44>)
 8008d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d4c:	08008d9d 	.word	0x08008d9d
 8008d50:	08008db1 	.word	0x08008db1
 8008d54:	08008dbb 	.word	0x08008dbb
 8008d58:	08008da7 	.word	0x08008da7
 8008d5c:	08008dbb 	.word	0x08008dbb
 8008d60:	08008d7f 	.word	0x08008d7f
 8008d64:	08008d75 	.word	0x08008d75
 8008d68:	08008dbb 	.word	0x08008dbb
 8008d6c:	08008d93 	.word	0x08008d93
 8008d70:	08008d89 	.word	0x08008d89
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008d74:	6839      	ldr	r1, [r7, #0]
 8008d76:	6878      	ldr	r0, [r7, #4]
 8008d78:	f000 f9dc 	bl	8009134 <USBD_GetDescriptor>
          break;
 8008d7c:	e022      	b.n	8008dc4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008d7e:	6839      	ldr	r1, [r7, #0]
 8008d80:	6878      	ldr	r0, [r7, #4]
 8008d82:	f000 fb3f 	bl	8009404 <USBD_SetAddress>
          break;
 8008d86:	e01d      	b.n	8008dc4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8008d88:	6839      	ldr	r1, [r7, #0]
 8008d8a:	6878      	ldr	r0, [r7, #4]
 8008d8c:	f000 fb7e 	bl	800948c <USBD_SetConfig>
          break;
 8008d90:	e018      	b.n	8008dc4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008d92:	6839      	ldr	r1, [r7, #0]
 8008d94:	6878      	ldr	r0, [r7, #4]
 8008d96:	f000 fc07 	bl	80095a8 <USBD_GetConfig>
          break;
 8008d9a:	e013      	b.n	8008dc4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008d9c:	6839      	ldr	r1, [r7, #0]
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f000 fc37 	bl	8009612 <USBD_GetStatus>
          break;
 8008da4:	e00e      	b.n	8008dc4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008da6:	6839      	ldr	r1, [r7, #0]
 8008da8:	6878      	ldr	r0, [r7, #4]
 8008daa:	f000 fc65 	bl	8009678 <USBD_SetFeature>
          break;
 8008dae:	e009      	b.n	8008dc4 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008db0:	6839      	ldr	r1, [r7, #0]
 8008db2:	6878      	ldr	r0, [r7, #4]
 8008db4:	f000 fc74 	bl	80096a0 <USBD_ClrFeature>
          break;
 8008db8:	e004      	b.n	8008dc4 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8008dba:	6839      	ldr	r1, [r7, #0]
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f000 fccc 	bl	800975a <USBD_CtlError>
          break;
 8008dc2:	bf00      	nop
      }
      break;
 8008dc4:	e004      	b.n	8008dd0 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8008dc6:	6839      	ldr	r1, [r7, #0]
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f000 fcc6 	bl	800975a <USBD_CtlError>
      break;
 8008dce:	bf00      	nop
  }

  return ret;
 8008dd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	3710      	adds	r7, #16
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	bd80      	pop	{r7, pc}
 8008dda:	bf00      	nop

08008ddc <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b084      	sub	sp, #16
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
 8008de4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008de6:	2300      	movs	r3, #0
 8008de8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	781b      	ldrb	r3, [r3, #0]
 8008dee:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008df2:	2b40      	cmp	r3, #64	; 0x40
 8008df4:	d005      	beq.n	8008e02 <USBD_StdItfReq+0x26>
 8008df6:	2b40      	cmp	r3, #64	; 0x40
 8008df8:	d82e      	bhi.n	8008e58 <USBD_StdItfReq+0x7c>
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d001      	beq.n	8008e02 <USBD_StdItfReq+0x26>
 8008dfe:	2b20      	cmp	r3, #32
 8008e00:	d12a      	bne.n	8008e58 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008e08:	3b01      	subs	r3, #1
 8008e0a:	2b02      	cmp	r3, #2
 8008e0c:	d81d      	bhi.n	8008e4a <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	889b      	ldrh	r3, [r3, #4]
 8008e12:	b2db      	uxtb	r3, r3
 8008e14:	2b01      	cmp	r3, #1
 8008e16:	d813      	bhi.n	8008e40 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e1e:	689b      	ldr	r3, [r3, #8]
 8008e20:	6839      	ldr	r1, [r7, #0]
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	4798      	blx	r3
 8008e26:	4603      	mov	r3, r0
 8008e28:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	88db      	ldrh	r3, [r3, #6]
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d110      	bne.n	8008e54 <USBD_StdItfReq+0x78>
 8008e32:	7bfb      	ldrb	r3, [r7, #15]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d10d      	bne.n	8008e54 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	f000 fd56 	bl	80098ea <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008e3e:	e009      	b.n	8008e54 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8008e40:	6839      	ldr	r1, [r7, #0]
 8008e42:	6878      	ldr	r0, [r7, #4]
 8008e44:	f000 fc89 	bl	800975a <USBD_CtlError>
          break;
 8008e48:	e004      	b.n	8008e54 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8008e4a:	6839      	ldr	r1, [r7, #0]
 8008e4c:	6878      	ldr	r0, [r7, #4]
 8008e4e:	f000 fc84 	bl	800975a <USBD_CtlError>
          break;
 8008e52:	e000      	b.n	8008e56 <USBD_StdItfReq+0x7a>
          break;
 8008e54:	bf00      	nop
      }
      break;
 8008e56:	e004      	b.n	8008e62 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8008e58:	6839      	ldr	r1, [r7, #0]
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	f000 fc7d 	bl	800975a <USBD_CtlError>
      break;
 8008e60:	bf00      	nop
  }

  return USBD_OK;
 8008e62:	2300      	movs	r3, #0
}
 8008e64:	4618      	mov	r0, r3
 8008e66:	3710      	adds	r7, #16
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	bd80      	pop	{r7, pc}

08008e6c <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8008e6c:	b580      	push	{r7, lr}
 8008e6e:	b084      	sub	sp, #16
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
 8008e74:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008e76:	2300      	movs	r3, #0
 8008e78:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	889b      	ldrh	r3, [r3, #4]
 8008e7e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	781b      	ldrb	r3, [r3, #0]
 8008e84:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008e88:	2b40      	cmp	r3, #64	; 0x40
 8008e8a:	d007      	beq.n	8008e9c <USBD_StdEPReq+0x30>
 8008e8c:	2b40      	cmp	r3, #64	; 0x40
 8008e8e:	f200 8146 	bhi.w	800911e <USBD_StdEPReq+0x2b2>
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d00a      	beq.n	8008eac <USBD_StdEPReq+0x40>
 8008e96:	2b20      	cmp	r3, #32
 8008e98:	f040 8141 	bne.w	800911e <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ea2:	689b      	ldr	r3, [r3, #8]
 8008ea4:	6839      	ldr	r1, [r7, #0]
 8008ea6:	6878      	ldr	r0, [r7, #4]
 8008ea8:	4798      	blx	r3
      break;
 8008eaa:	e13d      	b.n	8009128 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	781b      	ldrb	r3, [r3, #0]
 8008eb0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008eb4:	2b20      	cmp	r3, #32
 8008eb6:	d10a      	bne.n	8008ece <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ebe:	689b      	ldr	r3, [r3, #8]
 8008ec0:	6839      	ldr	r1, [r7, #0]
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	4798      	blx	r3
 8008ec6:	4603      	mov	r3, r0
 8008ec8:	73fb      	strb	r3, [r7, #15]

        return ret;
 8008eca:	7bfb      	ldrb	r3, [r7, #15]
 8008ecc:	e12d      	b.n	800912a <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	785b      	ldrb	r3, [r3, #1]
 8008ed2:	2b03      	cmp	r3, #3
 8008ed4:	d007      	beq.n	8008ee6 <USBD_StdEPReq+0x7a>
 8008ed6:	2b03      	cmp	r3, #3
 8008ed8:	f300 811b 	bgt.w	8009112 <USBD_StdEPReq+0x2a6>
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d072      	beq.n	8008fc6 <USBD_StdEPReq+0x15a>
 8008ee0:	2b01      	cmp	r3, #1
 8008ee2:	d03a      	beq.n	8008f5a <USBD_StdEPReq+0xee>
 8008ee4:	e115      	b.n	8009112 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008eec:	2b02      	cmp	r3, #2
 8008eee:	d002      	beq.n	8008ef6 <USBD_StdEPReq+0x8a>
 8008ef0:	2b03      	cmp	r3, #3
 8008ef2:	d015      	beq.n	8008f20 <USBD_StdEPReq+0xb4>
 8008ef4:	e02b      	b.n	8008f4e <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008ef6:	7bbb      	ldrb	r3, [r7, #14]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d00c      	beq.n	8008f16 <USBD_StdEPReq+0xaa>
 8008efc:	7bbb      	ldrb	r3, [r7, #14]
 8008efe:	2b80      	cmp	r3, #128	; 0x80
 8008f00:	d009      	beq.n	8008f16 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008f02:	7bbb      	ldrb	r3, [r7, #14]
 8008f04:	4619      	mov	r1, r3
 8008f06:	6878      	ldr	r0, [r7, #4]
 8008f08:	f001 f884 	bl	800a014 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008f0c:	2180      	movs	r1, #128	; 0x80
 8008f0e:	6878      	ldr	r0, [r7, #4]
 8008f10:	f001 f880 	bl	800a014 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008f14:	e020      	b.n	8008f58 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8008f16:	6839      	ldr	r1, [r7, #0]
 8008f18:	6878      	ldr	r0, [r7, #4]
 8008f1a:	f000 fc1e 	bl	800975a <USBD_CtlError>
              break;
 8008f1e:	e01b      	b.n	8008f58 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	885b      	ldrh	r3, [r3, #2]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d10e      	bne.n	8008f46 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8008f28:	7bbb      	ldrb	r3, [r7, #14]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d00b      	beq.n	8008f46 <USBD_StdEPReq+0xda>
 8008f2e:	7bbb      	ldrb	r3, [r7, #14]
 8008f30:	2b80      	cmp	r3, #128	; 0x80
 8008f32:	d008      	beq.n	8008f46 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	88db      	ldrh	r3, [r3, #6]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d104      	bne.n	8008f46 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8008f3c:	7bbb      	ldrb	r3, [r7, #14]
 8008f3e:	4619      	mov	r1, r3
 8008f40:	6878      	ldr	r0, [r7, #4]
 8008f42:	f001 f867 	bl	800a014 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8008f46:	6878      	ldr	r0, [r7, #4]
 8008f48:	f000 fccf 	bl	80098ea <USBD_CtlSendStatus>

              break;
 8008f4c:	e004      	b.n	8008f58 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8008f4e:	6839      	ldr	r1, [r7, #0]
 8008f50:	6878      	ldr	r0, [r7, #4]
 8008f52:	f000 fc02 	bl	800975a <USBD_CtlError>
              break;
 8008f56:	bf00      	nop
          }
          break;
 8008f58:	e0e0      	b.n	800911c <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f60:	2b02      	cmp	r3, #2
 8008f62:	d002      	beq.n	8008f6a <USBD_StdEPReq+0xfe>
 8008f64:	2b03      	cmp	r3, #3
 8008f66:	d015      	beq.n	8008f94 <USBD_StdEPReq+0x128>
 8008f68:	e026      	b.n	8008fb8 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008f6a:	7bbb      	ldrb	r3, [r7, #14]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d00c      	beq.n	8008f8a <USBD_StdEPReq+0x11e>
 8008f70:	7bbb      	ldrb	r3, [r7, #14]
 8008f72:	2b80      	cmp	r3, #128	; 0x80
 8008f74:	d009      	beq.n	8008f8a <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008f76:	7bbb      	ldrb	r3, [r7, #14]
 8008f78:	4619      	mov	r1, r3
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	f001 f84a 	bl	800a014 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008f80:	2180      	movs	r1, #128	; 0x80
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	f001 f846 	bl	800a014 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008f88:	e01c      	b.n	8008fc4 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8008f8a:	6839      	ldr	r1, [r7, #0]
 8008f8c:	6878      	ldr	r0, [r7, #4]
 8008f8e:	f000 fbe4 	bl	800975a <USBD_CtlError>
              break;
 8008f92:	e017      	b.n	8008fc4 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	885b      	ldrh	r3, [r3, #2]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d112      	bne.n	8008fc2 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008f9c:	7bbb      	ldrb	r3, [r7, #14]
 8008f9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d004      	beq.n	8008fb0 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8008fa6:	7bbb      	ldrb	r3, [r7, #14]
 8008fa8:	4619      	mov	r1, r3
 8008faa:	6878      	ldr	r0, [r7, #4]
 8008fac:	f001 f851 	bl	800a052 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f000 fc9a 	bl	80098ea <USBD_CtlSendStatus>
              }
              break;
 8008fb6:	e004      	b.n	8008fc2 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8008fb8:	6839      	ldr	r1, [r7, #0]
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f000 fbcd 	bl	800975a <USBD_CtlError>
              break;
 8008fc0:	e000      	b.n	8008fc4 <USBD_StdEPReq+0x158>
              break;
 8008fc2:	bf00      	nop
          }
          break;
 8008fc4:	e0aa      	b.n	800911c <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008fcc:	2b02      	cmp	r3, #2
 8008fce:	d002      	beq.n	8008fd6 <USBD_StdEPReq+0x16a>
 8008fd0:	2b03      	cmp	r3, #3
 8008fd2:	d032      	beq.n	800903a <USBD_StdEPReq+0x1ce>
 8008fd4:	e097      	b.n	8009106 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008fd6:	7bbb      	ldrb	r3, [r7, #14]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d007      	beq.n	8008fec <USBD_StdEPReq+0x180>
 8008fdc:	7bbb      	ldrb	r3, [r7, #14]
 8008fde:	2b80      	cmp	r3, #128	; 0x80
 8008fe0:	d004      	beq.n	8008fec <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8008fe2:	6839      	ldr	r1, [r7, #0]
 8008fe4:	6878      	ldr	r0, [r7, #4]
 8008fe6:	f000 fbb8 	bl	800975a <USBD_CtlError>
                break;
 8008fea:	e091      	b.n	8009110 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008fec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	da0b      	bge.n	800900c <USBD_StdEPReq+0x1a0>
 8008ff4:	7bbb      	ldrb	r3, [r7, #14]
 8008ff6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008ffa:	4613      	mov	r3, r2
 8008ffc:	009b      	lsls	r3, r3, #2
 8008ffe:	4413      	add	r3, r2
 8009000:	009b      	lsls	r3, r3, #2
 8009002:	3310      	adds	r3, #16
 8009004:	687a      	ldr	r2, [r7, #4]
 8009006:	4413      	add	r3, r2
 8009008:	3304      	adds	r3, #4
 800900a:	e00b      	b.n	8009024 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800900c:	7bbb      	ldrb	r3, [r7, #14]
 800900e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009012:	4613      	mov	r3, r2
 8009014:	009b      	lsls	r3, r3, #2
 8009016:	4413      	add	r3, r2
 8009018:	009b      	lsls	r3, r3, #2
 800901a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800901e:	687a      	ldr	r2, [r7, #4]
 8009020:	4413      	add	r3, r2
 8009022:	3304      	adds	r3, #4
 8009024:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009026:	68bb      	ldr	r3, [r7, #8]
 8009028:	2200      	movs	r2, #0
 800902a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800902c:	68bb      	ldr	r3, [r7, #8]
 800902e:	2202      	movs	r2, #2
 8009030:	4619      	mov	r1, r3
 8009032:	6878      	ldr	r0, [r7, #4]
 8009034:	f000 fbfb 	bl	800982e <USBD_CtlSendData>
              break;
 8009038:	e06a      	b.n	8009110 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800903a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800903e:	2b00      	cmp	r3, #0
 8009040:	da11      	bge.n	8009066 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009042:	7bbb      	ldrb	r3, [r7, #14]
 8009044:	f003 020f 	and.w	r2, r3, #15
 8009048:	6879      	ldr	r1, [r7, #4]
 800904a:	4613      	mov	r3, r2
 800904c:	009b      	lsls	r3, r3, #2
 800904e:	4413      	add	r3, r2
 8009050:	009b      	lsls	r3, r3, #2
 8009052:	440b      	add	r3, r1
 8009054:	3318      	adds	r3, #24
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d117      	bne.n	800908c <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800905c:	6839      	ldr	r1, [r7, #0]
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	f000 fb7b 	bl	800975a <USBD_CtlError>
                  break;
 8009064:	e054      	b.n	8009110 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009066:	7bbb      	ldrb	r3, [r7, #14]
 8009068:	f003 020f 	and.w	r2, r3, #15
 800906c:	6879      	ldr	r1, [r7, #4]
 800906e:	4613      	mov	r3, r2
 8009070:	009b      	lsls	r3, r3, #2
 8009072:	4413      	add	r3, r2
 8009074:	009b      	lsls	r3, r3, #2
 8009076:	440b      	add	r3, r1
 8009078:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d104      	bne.n	800908c <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8009082:	6839      	ldr	r1, [r7, #0]
 8009084:	6878      	ldr	r0, [r7, #4]
 8009086:	f000 fb68 	bl	800975a <USBD_CtlError>
                  break;
 800908a:	e041      	b.n	8009110 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800908c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009090:	2b00      	cmp	r3, #0
 8009092:	da0b      	bge.n	80090ac <USBD_StdEPReq+0x240>
 8009094:	7bbb      	ldrb	r3, [r7, #14]
 8009096:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800909a:	4613      	mov	r3, r2
 800909c:	009b      	lsls	r3, r3, #2
 800909e:	4413      	add	r3, r2
 80090a0:	009b      	lsls	r3, r3, #2
 80090a2:	3310      	adds	r3, #16
 80090a4:	687a      	ldr	r2, [r7, #4]
 80090a6:	4413      	add	r3, r2
 80090a8:	3304      	adds	r3, #4
 80090aa:	e00b      	b.n	80090c4 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80090ac:	7bbb      	ldrb	r3, [r7, #14]
 80090ae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80090b2:	4613      	mov	r3, r2
 80090b4:	009b      	lsls	r3, r3, #2
 80090b6:	4413      	add	r3, r2
 80090b8:	009b      	lsls	r3, r3, #2
 80090ba:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80090be:	687a      	ldr	r2, [r7, #4]
 80090c0:	4413      	add	r3, r2
 80090c2:	3304      	adds	r3, #4
 80090c4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80090c6:	7bbb      	ldrb	r3, [r7, #14]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d002      	beq.n	80090d2 <USBD_StdEPReq+0x266>
 80090cc:	7bbb      	ldrb	r3, [r7, #14]
 80090ce:	2b80      	cmp	r3, #128	; 0x80
 80090d0:	d103      	bne.n	80090da <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 80090d2:	68bb      	ldr	r3, [r7, #8]
 80090d4:	2200      	movs	r2, #0
 80090d6:	601a      	str	r2, [r3, #0]
 80090d8:	e00e      	b.n	80090f8 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80090da:	7bbb      	ldrb	r3, [r7, #14]
 80090dc:	4619      	mov	r1, r3
 80090de:	6878      	ldr	r0, [r7, #4]
 80090e0:	f000 ffd6 	bl	800a090 <USBD_LL_IsStallEP>
 80090e4:	4603      	mov	r3, r0
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d003      	beq.n	80090f2 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 80090ea:	68bb      	ldr	r3, [r7, #8]
 80090ec:	2201      	movs	r2, #1
 80090ee:	601a      	str	r2, [r3, #0]
 80090f0:	e002      	b.n	80090f8 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 80090f2:	68bb      	ldr	r3, [r7, #8]
 80090f4:	2200      	movs	r2, #0
 80090f6:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80090f8:	68bb      	ldr	r3, [r7, #8]
 80090fa:	2202      	movs	r2, #2
 80090fc:	4619      	mov	r1, r3
 80090fe:	6878      	ldr	r0, [r7, #4]
 8009100:	f000 fb95 	bl	800982e <USBD_CtlSendData>
              break;
 8009104:	e004      	b.n	8009110 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8009106:	6839      	ldr	r1, [r7, #0]
 8009108:	6878      	ldr	r0, [r7, #4]
 800910a:	f000 fb26 	bl	800975a <USBD_CtlError>
              break;
 800910e:	bf00      	nop
          }
          break;
 8009110:	e004      	b.n	800911c <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8009112:	6839      	ldr	r1, [r7, #0]
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f000 fb20 	bl	800975a <USBD_CtlError>
          break;
 800911a:	bf00      	nop
      }
      break;
 800911c:	e004      	b.n	8009128 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800911e:	6839      	ldr	r1, [r7, #0]
 8009120:	6878      	ldr	r0, [r7, #4]
 8009122:	f000 fb1a 	bl	800975a <USBD_CtlError>
      break;
 8009126:	bf00      	nop
  }

  return ret;
 8009128:	7bfb      	ldrb	r3, [r7, #15]
}
 800912a:	4618      	mov	r0, r3
 800912c:	3710      	adds	r7, #16
 800912e:	46bd      	mov	sp, r7
 8009130:	bd80      	pop	{r7, pc}
	...

08009134 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b084      	sub	sp, #16
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
 800913c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800913e:	2300      	movs	r3, #0
 8009140:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009142:	2300      	movs	r3, #0
 8009144:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009146:	2300      	movs	r3, #0
 8009148:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	885b      	ldrh	r3, [r3, #2]
 800914e:	0a1b      	lsrs	r3, r3, #8
 8009150:	b29b      	uxth	r3, r3
 8009152:	3b01      	subs	r3, #1
 8009154:	2b06      	cmp	r3, #6
 8009156:	f200 8128 	bhi.w	80093aa <USBD_GetDescriptor+0x276>
 800915a:	a201      	add	r2, pc, #4	; (adr r2, 8009160 <USBD_GetDescriptor+0x2c>)
 800915c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009160:	0800917d 	.word	0x0800917d
 8009164:	08009195 	.word	0x08009195
 8009168:	080091d5 	.word	0x080091d5
 800916c:	080093ab 	.word	0x080093ab
 8009170:	080093ab 	.word	0x080093ab
 8009174:	0800934b 	.word	0x0800934b
 8009178:	08009377 	.word	0x08009377
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	687a      	ldr	r2, [r7, #4]
 8009186:	7c12      	ldrb	r2, [r2, #16]
 8009188:	f107 0108 	add.w	r1, r7, #8
 800918c:	4610      	mov	r0, r2
 800918e:	4798      	blx	r3
 8009190:	60f8      	str	r0, [r7, #12]
      break;
 8009192:	e112      	b.n	80093ba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	7c1b      	ldrb	r3, [r3, #16]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d10d      	bne.n	80091b8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091a4:	f107 0208 	add.w	r2, r7, #8
 80091a8:	4610      	mov	r0, r2
 80091aa:	4798      	blx	r3
 80091ac:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	3301      	adds	r3, #1
 80091b2:	2202      	movs	r2, #2
 80091b4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80091b6:	e100      	b.n	80093ba <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091c0:	f107 0208 	add.w	r2, r7, #8
 80091c4:	4610      	mov	r0, r2
 80091c6:	4798      	blx	r3
 80091c8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	3301      	adds	r3, #1
 80091ce:	2202      	movs	r2, #2
 80091d0:	701a      	strb	r2, [r3, #0]
      break;
 80091d2:	e0f2      	b.n	80093ba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	885b      	ldrh	r3, [r3, #2]
 80091d8:	b2db      	uxtb	r3, r3
 80091da:	2b05      	cmp	r3, #5
 80091dc:	f200 80ac 	bhi.w	8009338 <USBD_GetDescriptor+0x204>
 80091e0:	a201      	add	r2, pc, #4	; (adr r2, 80091e8 <USBD_GetDescriptor+0xb4>)
 80091e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091e6:	bf00      	nop
 80091e8:	08009201 	.word	0x08009201
 80091ec:	08009235 	.word	0x08009235
 80091f0:	08009269 	.word	0x08009269
 80091f4:	0800929d 	.word	0x0800929d
 80091f8:	080092d1 	.word	0x080092d1
 80091fc:	08009305 	.word	0x08009305
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009206:	685b      	ldr	r3, [r3, #4]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d00b      	beq.n	8009224 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009212:	685b      	ldr	r3, [r3, #4]
 8009214:	687a      	ldr	r2, [r7, #4]
 8009216:	7c12      	ldrb	r2, [r2, #16]
 8009218:	f107 0108 	add.w	r1, r7, #8
 800921c:	4610      	mov	r0, r2
 800921e:	4798      	blx	r3
 8009220:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009222:	e091      	b.n	8009348 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009224:	6839      	ldr	r1, [r7, #0]
 8009226:	6878      	ldr	r0, [r7, #4]
 8009228:	f000 fa97 	bl	800975a <USBD_CtlError>
            err++;
 800922c:	7afb      	ldrb	r3, [r7, #11]
 800922e:	3301      	adds	r3, #1
 8009230:	72fb      	strb	r3, [r7, #11]
          break;
 8009232:	e089      	b.n	8009348 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800923a:	689b      	ldr	r3, [r3, #8]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d00b      	beq.n	8009258 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009246:	689b      	ldr	r3, [r3, #8]
 8009248:	687a      	ldr	r2, [r7, #4]
 800924a:	7c12      	ldrb	r2, [r2, #16]
 800924c:	f107 0108 	add.w	r1, r7, #8
 8009250:	4610      	mov	r0, r2
 8009252:	4798      	blx	r3
 8009254:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009256:	e077      	b.n	8009348 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009258:	6839      	ldr	r1, [r7, #0]
 800925a:	6878      	ldr	r0, [r7, #4]
 800925c:	f000 fa7d 	bl	800975a <USBD_CtlError>
            err++;
 8009260:	7afb      	ldrb	r3, [r7, #11]
 8009262:	3301      	adds	r3, #1
 8009264:	72fb      	strb	r3, [r7, #11]
          break;
 8009266:	e06f      	b.n	8009348 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800926e:	68db      	ldr	r3, [r3, #12]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d00b      	beq.n	800928c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800927a:	68db      	ldr	r3, [r3, #12]
 800927c:	687a      	ldr	r2, [r7, #4]
 800927e:	7c12      	ldrb	r2, [r2, #16]
 8009280:	f107 0108 	add.w	r1, r7, #8
 8009284:	4610      	mov	r0, r2
 8009286:	4798      	blx	r3
 8009288:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800928a:	e05d      	b.n	8009348 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800928c:	6839      	ldr	r1, [r7, #0]
 800928e:	6878      	ldr	r0, [r7, #4]
 8009290:	f000 fa63 	bl	800975a <USBD_CtlError>
            err++;
 8009294:	7afb      	ldrb	r3, [r7, #11]
 8009296:	3301      	adds	r3, #1
 8009298:	72fb      	strb	r3, [r7, #11]
          break;
 800929a:	e055      	b.n	8009348 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80092a2:	691b      	ldr	r3, [r3, #16]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d00b      	beq.n	80092c0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80092ae:	691b      	ldr	r3, [r3, #16]
 80092b0:	687a      	ldr	r2, [r7, #4]
 80092b2:	7c12      	ldrb	r2, [r2, #16]
 80092b4:	f107 0108 	add.w	r1, r7, #8
 80092b8:	4610      	mov	r0, r2
 80092ba:	4798      	blx	r3
 80092bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80092be:	e043      	b.n	8009348 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80092c0:	6839      	ldr	r1, [r7, #0]
 80092c2:	6878      	ldr	r0, [r7, #4]
 80092c4:	f000 fa49 	bl	800975a <USBD_CtlError>
            err++;
 80092c8:	7afb      	ldrb	r3, [r7, #11]
 80092ca:	3301      	adds	r3, #1
 80092cc:	72fb      	strb	r3, [r7, #11]
          break;
 80092ce:	e03b      	b.n	8009348 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80092d6:	695b      	ldr	r3, [r3, #20]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d00b      	beq.n	80092f4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80092e2:	695b      	ldr	r3, [r3, #20]
 80092e4:	687a      	ldr	r2, [r7, #4]
 80092e6:	7c12      	ldrb	r2, [r2, #16]
 80092e8:	f107 0108 	add.w	r1, r7, #8
 80092ec:	4610      	mov	r0, r2
 80092ee:	4798      	blx	r3
 80092f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80092f2:	e029      	b.n	8009348 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80092f4:	6839      	ldr	r1, [r7, #0]
 80092f6:	6878      	ldr	r0, [r7, #4]
 80092f8:	f000 fa2f 	bl	800975a <USBD_CtlError>
            err++;
 80092fc:	7afb      	ldrb	r3, [r7, #11]
 80092fe:	3301      	adds	r3, #1
 8009300:	72fb      	strb	r3, [r7, #11]
          break;
 8009302:	e021      	b.n	8009348 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800930a:	699b      	ldr	r3, [r3, #24]
 800930c:	2b00      	cmp	r3, #0
 800930e:	d00b      	beq.n	8009328 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009316:	699b      	ldr	r3, [r3, #24]
 8009318:	687a      	ldr	r2, [r7, #4]
 800931a:	7c12      	ldrb	r2, [r2, #16]
 800931c:	f107 0108 	add.w	r1, r7, #8
 8009320:	4610      	mov	r0, r2
 8009322:	4798      	blx	r3
 8009324:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009326:	e00f      	b.n	8009348 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009328:	6839      	ldr	r1, [r7, #0]
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	f000 fa15 	bl	800975a <USBD_CtlError>
            err++;
 8009330:	7afb      	ldrb	r3, [r7, #11]
 8009332:	3301      	adds	r3, #1
 8009334:	72fb      	strb	r3, [r7, #11]
          break;
 8009336:	e007      	b.n	8009348 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8009338:	6839      	ldr	r1, [r7, #0]
 800933a:	6878      	ldr	r0, [r7, #4]
 800933c:	f000 fa0d 	bl	800975a <USBD_CtlError>
          err++;
 8009340:	7afb      	ldrb	r3, [r7, #11]
 8009342:	3301      	adds	r3, #1
 8009344:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8009346:	e038      	b.n	80093ba <USBD_GetDescriptor+0x286>
 8009348:	e037      	b.n	80093ba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	7c1b      	ldrb	r3, [r3, #16]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d109      	bne.n	8009366 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009358:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800935a:	f107 0208 	add.w	r2, r7, #8
 800935e:	4610      	mov	r0, r2
 8009360:	4798      	blx	r3
 8009362:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009364:	e029      	b.n	80093ba <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009366:	6839      	ldr	r1, [r7, #0]
 8009368:	6878      	ldr	r0, [r7, #4]
 800936a:	f000 f9f6 	bl	800975a <USBD_CtlError>
        err++;
 800936e:	7afb      	ldrb	r3, [r7, #11]
 8009370:	3301      	adds	r3, #1
 8009372:	72fb      	strb	r3, [r7, #11]
      break;
 8009374:	e021      	b.n	80093ba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	7c1b      	ldrb	r3, [r3, #16]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d10d      	bne.n	800939a <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009386:	f107 0208 	add.w	r2, r7, #8
 800938a:	4610      	mov	r0, r2
 800938c:	4798      	blx	r3
 800938e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	3301      	adds	r3, #1
 8009394:	2207      	movs	r2, #7
 8009396:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009398:	e00f      	b.n	80093ba <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800939a:	6839      	ldr	r1, [r7, #0]
 800939c:	6878      	ldr	r0, [r7, #4]
 800939e:	f000 f9dc 	bl	800975a <USBD_CtlError>
        err++;
 80093a2:	7afb      	ldrb	r3, [r7, #11]
 80093a4:	3301      	adds	r3, #1
 80093a6:	72fb      	strb	r3, [r7, #11]
      break;
 80093a8:	e007      	b.n	80093ba <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80093aa:	6839      	ldr	r1, [r7, #0]
 80093ac:	6878      	ldr	r0, [r7, #4]
 80093ae:	f000 f9d4 	bl	800975a <USBD_CtlError>
      err++;
 80093b2:	7afb      	ldrb	r3, [r7, #11]
 80093b4:	3301      	adds	r3, #1
 80093b6:	72fb      	strb	r3, [r7, #11]
      break;
 80093b8:	bf00      	nop
  }

  if (err != 0U)
 80093ba:	7afb      	ldrb	r3, [r7, #11]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d11c      	bne.n	80093fa <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80093c0:	893b      	ldrh	r3, [r7, #8]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d011      	beq.n	80093ea <USBD_GetDescriptor+0x2b6>
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	88db      	ldrh	r3, [r3, #6]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d00d      	beq.n	80093ea <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80093ce:	683b      	ldr	r3, [r7, #0]
 80093d0:	88da      	ldrh	r2, [r3, #6]
 80093d2:	893b      	ldrh	r3, [r7, #8]
 80093d4:	4293      	cmp	r3, r2
 80093d6:	bf28      	it	cs
 80093d8:	4613      	movcs	r3, r2
 80093da:	b29b      	uxth	r3, r3
 80093dc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80093de:	893b      	ldrh	r3, [r7, #8]
 80093e0:	461a      	mov	r2, r3
 80093e2:	68f9      	ldr	r1, [r7, #12]
 80093e4:	6878      	ldr	r0, [r7, #4]
 80093e6:	f000 fa22 	bl	800982e <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	88db      	ldrh	r3, [r3, #6]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d104      	bne.n	80093fc <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 80093f2:	6878      	ldr	r0, [r7, #4]
 80093f4:	f000 fa79 	bl	80098ea <USBD_CtlSendStatus>
 80093f8:	e000      	b.n	80093fc <USBD_GetDescriptor+0x2c8>
    return;
 80093fa:	bf00      	nop
    }
  }
}
 80093fc:	3710      	adds	r7, #16
 80093fe:	46bd      	mov	sp, r7
 8009400:	bd80      	pop	{r7, pc}
 8009402:	bf00      	nop

08009404 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b084      	sub	sp, #16
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
 800940c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	889b      	ldrh	r3, [r3, #4]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d130      	bne.n	8009478 <USBD_SetAddress+0x74>
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	88db      	ldrh	r3, [r3, #6]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d12c      	bne.n	8009478 <USBD_SetAddress+0x74>
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	885b      	ldrh	r3, [r3, #2]
 8009422:	2b7f      	cmp	r3, #127	; 0x7f
 8009424:	d828      	bhi.n	8009478 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009426:	683b      	ldr	r3, [r7, #0]
 8009428:	885b      	ldrh	r3, [r3, #2]
 800942a:	b2db      	uxtb	r3, r3
 800942c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009430:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009438:	2b03      	cmp	r3, #3
 800943a:	d104      	bne.n	8009446 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800943c:	6839      	ldr	r1, [r7, #0]
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f000 f98b 	bl	800975a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009444:	e01d      	b.n	8009482 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	7bfa      	ldrb	r2, [r7, #15]
 800944a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800944e:	7bfb      	ldrb	r3, [r7, #15]
 8009450:	4619      	mov	r1, r3
 8009452:	6878      	ldr	r0, [r7, #4]
 8009454:	f000 fe48 	bl	800a0e8 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009458:	6878      	ldr	r0, [r7, #4]
 800945a:	f000 fa46 	bl	80098ea <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800945e:	7bfb      	ldrb	r3, [r7, #15]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d004      	beq.n	800946e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2202      	movs	r2, #2
 8009468:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800946c:	e009      	b.n	8009482 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	2201      	movs	r2, #1
 8009472:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009476:	e004      	b.n	8009482 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009478:	6839      	ldr	r1, [r7, #0]
 800947a:	6878      	ldr	r0, [r7, #4]
 800947c:	f000 f96d 	bl	800975a <USBD_CtlError>
  }
}
 8009480:	bf00      	nop
 8009482:	bf00      	nop
 8009484:	3710      	adds	r7, #16
 8009486:	46bd      	mov	sp, r7
 8009488:	bd80      	pop	{r7, pc}
	...

0800948c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b082      	sub	sp, #8
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
 8009494:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	885b      	ldrh	r3, [r3, #2]
 800949a:	b2da      	uxtb	r2, r3
 800949c:	4b41      	ldr	r3, [pc, #260]	; (80095a4 <USBD_SetConfig+0x118>)
 800949e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80094a0:	4b40      	ldr	r3, [pc, #256]	; (80095a4 <USBD_SetConfig+0x118>)
 80094a2:	781b      	ldrb	r3, [r3, #0]
 80094a4:	2b01      	cmp	r3, #1
 80094a6:	d904      	bls.n	80094b2 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 80094a8:	6839      	ldr	r1, [r7, #0]
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	f000 f955 	bl	800975a <USBD_CtlError>
 80094b0:	e075      	b.n	800959e <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094b8:	2b02      	cmp	r3, #2
 80094ba:	d002      	beq.n	80094c2 <USBD_SetConfig+0x36>
 80094bc:	2b03      	cmp	r3, #3
 80094be:	d023      	beq.n	8009508 <USBD_SetConfig+0x7c>
 80094c0:	e062      	b.n	8009588 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80094c2:	4b38      	ldr	r3, [pc, #224]	; (80095a4 <USBD_SetConfig+0x118>)
 80094c4:	781b      	ldrb	r3, [r3, #0]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d01a      	beq.n	8009500 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 80094ca:	4b36      	ldr	r3, [pc, #216]	; (80095a4 <USBD_SetConfig+0x118>)
 80094cc:	781b      	ldrb	r3, [r3, #0]
 80094ce:	461a      	mov	r2, r3
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2203      	movs	r2, #3
 80094d8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80094dc:	4b31      	ldr	r3, [pc, #196]	; (80095a4 <USBD_SetConfig+0x118>)
 80094de:	781b      	ldrb	r3, [r3, #0]
 80094e0:	4619      	mov	r1, r3
 80094e2:	6878      	ldr	r0, [r7, #4]
 80094e4:	f7ff f9e7 	bl	80088b6 <USBD_SetClassConfig>
 80094e8:	4603      	mov	r3, r0
 80094ea:	2b02      	cmp	r3, #2
 80094ec:	d104      	bne.n	80094f8 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 80094ee:	6839      	ldr	r1, [r7, #0]
 80094f0:	6878      	ldr	r0, [r7, #4]
 80094f2:	f000 f932 	bl	800975a <USBD_CtlError>
            return;
 80094f6:	e052      	b.n	800959e <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 80094f8:	6878      	ldr	r0, [r7, #4]
 80094fa:	f000 f9f6 	bl	80098ea <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80094fe:	e04e      	b.n	800959e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009500:	6878      	ldr	r0, [r7, #4]
 8009502:	f000 f9f2 	bl	80098ea <USBD_CtlSendStatus>
        break;
 8009506:	e04a      	b.n	800959e <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009508:	4b26      	ldr	r3, [pc, #152]	; (80095a4 <USBD_SetConfig+0x118>)
 800950a:	781b      	ldrb	r3, [r3, #0]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d112      	bne.n	8009536 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	2202      	movs	r2, #2
 8009514:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8009518:	4b22      	ldr	r3, [pc, #136]	; (80095a4 <USBD_SetConfig+0x118>)
 800951a:	781b      	ldrb	r3, [r3, #0]
 800951c:	461a      	mov	r2, r3
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8009522:	4b20      	ldr	r3, [pc, #128]	; (80095a4 <USBD_SetConfig+0x118>)
 8009524:	781b      	ldrb	r3, [r3, #0]
 8009526:	4619      	mov	r1, r3
 8009528:	6878      	ldr	r0, [r7, #4]
 800952a:	f7ff f9e3 	bl	80088f4 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	f000 f9db 	bl	80098ea <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009534:	e033      	b.n	800959e <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8009536:	4b1b      	ldr	r3, [pc, #108]	; (80095a4 <USBD_SetConfig+0x118>)
 8009538:	781b      	ldrb	r3, [r3, #0]
 800953a:	461a      	mov	r2, r3
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	685b      	ldr	r3, [r3, #4]
 8009540:	429a      	cmp	r2, r3
 8009542:	d01d      	beq.n	8009580 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	685b      	ldr	r3, [r3, #4]
 8009548:	b2db      	uxtb	r3, r3
 800954a:	4619      	mov	r1, r3
 800954c:	6878      	ldr	r0, [r7, #4]
 800954e:	f7ff f9d1 	bl	80088f4 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8009552:	4b14      	ldr	r3, [pc, #80]	; (80095a4 <USBD_SetConfig+0x118>)
 8009554:	781b      	ldrb	r3, [r3, #0]
 8009556:	461a      	mov	r2, r3
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800955c:	4b11      	ldr	r3, [pc, #68]	; (80095a4 <USBD_SetConfig+0x118>)
 800955e:	781b      	ldrb	r3, [r3, #0]
 8009560:	4619      	mov	r1, r3
 8009562:	6878      	ldr	r0, [r7, #4]
 8009564:	f7ff f9a7 	bl	80088b6 <USBD_SetClassConfig>
 8009568:	4603      	mov	r3, r0
 800956a:	2b02      	cmp	r3, #2
 800956c:	d104      	bne.n	8009578 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800956e:	6839      	ldr	r1, [r7, #0]
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	f000 f8f2 	bl	800975a <USBD_CtlError>
            return;
 8009576:	e012      	b.n	800959e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009578:	6878      	ldr	r0, [r7, #4]
 800957a:	f000 f9b6 	bl	80098ea <USBD_CtlSendStatus>
        break;
 800957e:	e00e      	b.n	800959e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	f000 f9b2 	bl	80098ea <USBD_CtlSendStatus>
        break;
 8009586:	e00a      	b.n	800959e <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8009588:	6839      	ldr	r1, [r7, #0]
 800958a:	6878      	ldr	r0, [r7, #4]
 800958c:	f000 f8e5 	bl	800975a <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8009590:	4b04      	ldr	r3, [pc, #16]	; (80095a4 <USBD_SetConfig+0x118>)
 8009592:	781b      	ldrb	r3, [r3, #0]
 8009594:	4619      	mov	r1, r3
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	f7ff f9ac 	bl	80088f4 <USBD_ClrClassConfig>
        break;
 800959c:	bf00      	nop
    }
  }
}
 800959e:	3708      	adds	r7, #8
 80095a0:	46bd      	mov	sp, r7
 80095a2:	bd80      	pop	{r7, pc}
 80095a4:	200001f0 	.word	0x200001f0

080095a8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b082      	sub	sp, #8
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
 80095b0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	88db      	ldrh	r3, [r3, #6]
 80095b6:	2b01      	cmp	r3, #1
 80095b8:	d004      	beq.n	80095c4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80095ba:	6839      	ldr	r1, [r7, #0]
 80095bc:	6878      	ldr	r0, [r7, #4]
 80095be:	f000 f8cc 	bl	800975a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80095c2:	e022      	b.n	800960a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80095ca:	2b02      	cmp	r3, #2
 80095cc:	dc02      	bgt.n	80095d4 <USBD_GetConfig+0x2c>
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	dc03      	bgt.n	80095da <USBD_GetConfig+0x32>
 80095d2:	e015      	b.n	8009600 <USBD_GetConfig+0x58>
 80095d4:	2b03      	cmp	r3, #3
 80095d6:	d00b      	beq.n	80095f0 <USBD_GetConfig+0x48>
 80095d8:	e012      	b.n	8009600 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	2200      	movs	r2, #0
 80095de:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	3308      	adds	r3, #8
 80095e4:	2201      	movs	r2, #1
 80095e6:	4619      	mov	r1, r3
 80095e8:	6878      	ldr	r0, [r7, #4]
 80095ea:	f000 f920 	bl	800982e <USBD_CtlSendData>
        break;
 80095ee:	e00c      	b.n	800960a <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	3304      	adds	r3, #4
 80095f4:	2201      	movs	r2, #1
 80095f6:	4619      	mov	r1, r3
 80095f8:	6878      	ldr	r0, [r7, #4]
 80095fa:	f000 f918 	bl	800982e <USBD_CtlSendData>
        break;
 80095fe:	e004      	b.n	800960a <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8009600:	6839      	ldr	r1, [r7, #0]
 8009602:	6878      	ldr	r0, [r7, #4]
 8009604:	f000 f8a9 	bl	800975a <USBD_CtlError>
        break;
 8009608:	bf00      	nop
}
 800960a:	bf00      	nop
 800960c:	3708      	adds	r7, #8
 800960e:	46bd      	mov	sp, r7
 8009610:	bd80      	pop	{r7, pc}

08009612 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009612:	b580      	push	{r7, lr}
 8009614:	b082      	sub	sp, #8
 8009616:	af00      	add	r7, sp, #0
 8009618:	6078      	str	r0, [r7, #4]
 800961a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009622:	3b01      	subs	r3, #1
 8009624:	2b02      	cmp	r3, #2
 8009626:	d81e      	bhi.n	8009666 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	88db      	ldrh	r3, [r3, #6]
 800962c:	2b02      	cmp	r3, #2
 800962e:	d004      	beq.n	800963a <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8009630:	6839      	ldr	r1, [r7, #0]
 8009632:	6878      	ldr	r0, [r7, #4]
 8009634:	f000 f891 	bl	800975a <USBD_CtlError>
        break;
 8009638:	e01a      	b.n	8009670 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	2201      	movs	r2, #1
 800963e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009646:	2b00      	cmp	r3, #0
 8009648:	d005      	beq.n	8009656 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	68db      	ldr	r3, [r3, #12]
 800964e:	f043 0202 	orr.w	r2, r3, #2
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	330c      	adds	r3, #12
 800965a:	2202      	movs	r2, #2
 800965c:	4619      	mov	r1, r3
 800965e:	6878      	ldr	r0, [r7, #4]
 8009660:	f000 f8e5 	bl	800982e <USBD_CtlSendData>
      break;
 8009664:	e004      	b.n	8009670 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8009666:	6839      	ldr	r1, [r7, #0]
 8009668:	6878      	ldr	r0, [r7, #4]
 800966a:	f000 f876 	bl	800975a <USBD_CtlError>
      break;
 800966e:	bf00      	nop
  }
}
 8009670:	bf00      	nop
 8009672:	3708      	adds	r7, #8
 8009674:	46bd      	mov	sp, r7
 8009676:	bd80      	pop	{r7, pc}

08009678 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b082      	sub	sp, #8
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
 8009680:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	885b      	ldrh	r3, [r3, #2]
 8009686:	2b01      	cmp	r3, #1
 8009688:	d106      	bne.n	8009698 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2201      	movs	r2, #1
 800968e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8009692:	6878      	ldr	r0, [r7, #4]
 8009694:	f000 f929 	bl	80098ea <USBD_CtlSendStatus>
  }
}
 8009698:	bf00      	nop
 800969a:	3708      	adds	r7, #8
 800969c:	46bd      	mov	sp, r7
 800969e:	bd80      	pop	{r7, pc}

080096a0 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b082      	sub	sp, #8
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
 80096a8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80096b0:	3b01      	subs	r3, #1
 80096b2:	2b02      	cmp	r3, #2
 80096b4:	d80b      	bhi.n	80096ce <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	885b      	ldrh	r3, [r3, #2]
 80096ba:	2b01      	cmp	r3, #1
 80096bc:	d10c      	bne.n	80096d8 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	2200      	movs	r2, #0
 80096c2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 80096c6:	6878      	ldr	r0, [r7, #4]
 80096c8:	f000 f90f 	bl	80098ea <USBD_CtlSendStatus>
      }
      break;
 80096cc:	e004      	b.n	80096d8 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80096ce:	6839      	ldr	r1, [r7, #0]
 80096d0:	6878      	ldr	r0, [r7, #4]
 80096d2:	f000 f842 	bl	800975a <USBD_CtlError>
      break;
 80096d6:	e000      	b.n	80096da <USBD_ClrFeature+0x3a>
      break;
 80096d8:	bf00      	nop
  }
}
 80096da:	bf00      	nop
 80096dc:	3708      	adds	r7, #8
 80096de:	46bd      	mov	sp, r7
 80096e0:	bd80      	pop	{r7, pc}

080096e2 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80096e2:	b480      	push	{r7}
 80096e4:	b083      	sub	sp, #12
 80096e6:	af00      	add	r7, sp, #0
 80096e8:	6078      	str	r0, [r7, #4]
 80096ea:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	781a      	ldrb	r2, [r3, #0]
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	785a      	ldrb	r2, [r3, #1]
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80096fc:	683b      	ldr	r3, [r7, #0]
 80096fe:	3302      	adds	r3, #2
 8009700:	781b      	ldrb	r3, [r3, #0]
 8009702:	b29a      	uxth	r2, r3
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	3303      	adds	r3, #3
 8009708:	781b      	ldrb	r3, [r3, #0]
 800970a:	b29b      	uxth	r3, r3
 800970c:	021b      	lsls	r3, r3, #8
 800970e:	b29b      	uxth	r3, r3
 8009710:	4413      	add	r3, r2
 8009712:	b29a      	uxth	r2, r3
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8009718:	683b      	ldr	r3, [r7, #0]
 800971a:	3304      	adds	r3, #4
 800971c:	781b      	ldrb	r3, [r3, #0]
 800971e:	b29a      	uxth	r2, r3
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	3305      	adds	r3, #5
 8009724:	781b      	ldrb	r3, [r3, #0]
 8009726:	b29b      	uxth	r3, r3
 8009728:	021b      	lsls	r3, r3, #8
 800972a:	b29b      	uxth	r3, r3
 800972c:	4413      	add	r3, r2
 800972e:	b29a      	uxth	r2, r3
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	3306      	adds	r3, #6
 8009738:	781b      	ldrb	r3, [r3, #0]
 800973a:	b29a      	uxth	r2, r3
 800973c:	683b      	ldr	r3, [r7, #0]
 800973e:	3307      	adds	r3, #7
 8009740:	781b      	ldrb	r3, [r3, #0]
 8009742:	b29b      	uxth	r3, r3
 8009744:	021b      	lsls	r3, r3, #8
 8009746:	b29b      	uxth	r3, r3
 8009748:	4413      	add	r3, r2
 800974a:	b29a      	uxth	r2, r3
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	80da      	strh	r2, [r3, #6]

}
 8009750:	bf00      	nop
 8009752:	370c      	adds	r7, #12
 8009754:	46bd      	mov	sp, r7
 8009756:	bc80      	pop	{r7}
 8009758:	4770      	bx	lr

0800975a <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800975a:	b580      	push	{r7, lr}
 800975c:	b082      	sub	sp, #8
 800975e:	af00      	add	r7, sp, #0
 8009760:	6078      	str	r0, [r7, #4]
 8009762:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8009764:	2180      	movs	r1, #128	; 0x80
 8009766:	6878      	ldr	r0, [r7, #4]
 8009768:	f000 fc54 	bl	800a014 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800976c:	2100      	movs	r1, #0
 800976e:	6878      	ldr	r0, [r7, #4]
 8009770:	f000 fc50 	bl	800a014 <USBD_LL_StallEP>
}
 8009774:	bf00      	nop
 8009776:	3708      	adds	r7, #8
 8009778:	46bd      	mov	sp, r7
 800977a:	bd80      	pop	{r7, pc}

0800977c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b086      	sub	sp, #24
 8009780:	af00      	add	r7, sp, #0
 8009782:	60f8      	str	r0, [r7, #12]
 8009784:	60b9      	str	r1, [r7, #8]
 8009786:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009788:	2300      	movs	r3, #0
 800978a:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d032      	beq.n	80097f8 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8009792:	68f8      	ldr	r0, [r7, #12]
 8009794:	f000 f834 	bl	8009800 <USBD_GetLen>
 8009798:	4603      	mov	r3, r0
 800979a:	3301      	adds	r3, #1
 800979c:	b29b      	uxth	r3, r3
 800979e:	005b      	lsls	r3, r3, #1
 80097a0:	b29a      	uxth	r2, r3
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80097a6:	7dfb      	ldrb	r3, [r7, #23]
 80097a8:	1c5a      	adds	r2, r3, #1
 80097aa:	75fa      	strb	r2, [r7, #23]
 80097ac:	461a      	mov	r2, r3
 80097ae:	68bb      	ldr	r3, [r7, #8]
 80097b0:	4413      	add	r3, r2
 80097b2:	687a      	ldr	r2, [r7, #4]
 80097b4:	7812      	ldrb	r2, [r2, #0]
 80097b6:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80097b8:	7dfb      	ldrb	r3, [r7, #23]
 80097ba:	1c5a      	adds	r2, r3, #1
 80097bc:	75fa      	strb	r2, [r7, #23]
 80097be:	461a      	mov	r2, r3
 80097c0:	68bb      	ldr	r3, [r7, #8]
 80097c2:	4413      	add	r3, r2
 80097c4:	2203      	movs	r2, #3
 80097c6:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 80097c8:	e012      	b.n	80097f0 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	1c5a      	adds	r2, r3, #1
 80097ce:	60fa      	str	r2, [r7, #12]
 80097d0:	7dfa      	ldrb	r2, [r7, #23]
 80097d2:	1c51      	adds	r1, r2, #1
 80097d4:	75f9      	strb	r1, [r7, #23]
 80097d6:	4611      	mov	r1, r2
 80097d8:	68ba      	ldr	r2, [r7, #8]
 80097da:	440a      	add	r2, r1
 80097dc:	781b      	ldrb	r3, [r3, #0]
 80097de:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 80097e0:	7dfb      	ldrb	r3, [r7, #23]
 80097e2:	1c5a      	adds	r2, r3, #1
 80097e4:	75fa      	strb	r2, [r7, #23]
 80097e6:	461a      	mov	r2, r3
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	4413      	add	r3, r2
 80097ec:	2200      	movs	r2, #0
 80097ee:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	781b      	ldrb	r3, [r3, #0]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d1e8      	bne.n	80097ca <USBD_GetString+0x4e>
    }
  }
}
 80097f8:	bf00      	nop
 80097fa:	3718      	adds	r7, #24
 80097fc:	46bd      	mov	sp, r7
 80097fe:	bd80      	pop	{r7, pc}

08009800 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009800:	b480      	push	{r7}
 8009802:	b085      	sub	sp, #20
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009808:	2300      	movs	r3, #0
 800980a:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800980c:	e005      	b.n	800981a <USBD_GetLen+0x1a>
  {
    len++;
 800980e:	7bfb      	ldrb	r3, [r7, #15]
 8009810:	3301      	adds	r3, #1
 8009812:	73fb      	strb	r3, [r7, #15]
    buf++;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	3301      	adds	r3, #1
 8009818:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	781b      	ldrb	r3, [r3, #0]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d1f5      	bne.n	800980e <USBD_GetLen+0xe>
  }

  return len;
 8009822:	7bfb      	ldrb	r3, [r7, #15]
}
 8009824:	4618      	mov	r0, r3
 8009826:	3714      	adds	r7, #20
 8009828:	46bd      	mov	sp, r7
 800982a:	bc80      	pop	{r7}
 800982c:	4770      	bx	lr

0800982e <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800982e:	b580      	push	{r7, lr}
 8009830:	b084      	sub	sp, #16
 8009832:	af00      	add	r7, sp, #0
 8009834:	60f8      	str	r0, [r7, #12]
 8009836:	60b9      	str	r1, [r7, #8]
 8009838:	4613      	mov	r3, r2
 800983a:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	2202      	movs	r2, #2
 8009840:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009844:	88fa      	ldrh	r2, [r7, #6]
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800984a:	88fa      	ldrh	r2, [r7, #6]
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009850:	88fb      	ldrh	r3, [r7, #6]
 8009852:	68ba      	ldr	r2, [r7, #8]
 8009854:	2100      	movs	r1, #0
 8009856:	68f8      	ldr	r0, [r7, #12]
 8009858:	f000 fc65 	bl	800a126 <USBD_LL_Transmit>

  return USBD_OK;
 800985c:	2300      	movs	r3, #0
}
 800985e:	4618      	mov	r0, r3
 8009860:	3710      	adds	r7, #16
 8009862:	46bd      	mov	sp, r7
 8009864:	bd80      	pop	{r7, pc}

08009866 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8009866:	b580      	push	{r7, lr}
 8009868:	b084      	sub	sp, #16
 800986a:	af00      	add	r7, sp, #0
 800986c:	60f8      	str	r0, [r7, #12]
 800986e:	60b9      	str	r1, [r7, #8]
 8009870:	4613      	mov	r3, r2
 8009872:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009874:	88fb      	ldrh	r3, [r7, #6]
 8009876:	68ba      	ldr	r2, [r7, #8]
 8009878:	2100      	movs	r1, #0
 800987a:	68f8      	ldr	r0, [r7, #12]
 800987c:	f000 fc53 	bl	800a126 <USBD_LL_Transmit>

  return USBD_OK;
 8009880:	2300      	movs	r3, #0
}
 8009882:	4618      	mov	r0, r3
 8009884:	3710      	adds	r7, #16
 8009886:	46bd      	mov	sp, r7
 8009888:	bd80      	pop	{r7, pc}

0800988a <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800988a:	b580      	push	{r7, lr}
 800988c:	b084      	sub	sp, #16
 800988e:	af00      	add	r7, sp, #0
 8009890:	60f8      	str	r0, [r7, #12]
 8009892:	60b9      	str	r1, [r7, #8]
 8009894:	4613      	mov	r3, r2
 8009896:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	2203      	movs	r2, #3
 800989c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80098a0:	88fa      	ldrh	r2, [r7, #6]
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 80098a8:	88fa      	ldrh	r2, [r7, #6]
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80098b0:	88fb      	ldrh	r3, [r7, #6]
 80098b2:	68ba      	ldr	r2, [r7, #8]
 80098b4:	2100      	movs	r1, #0
 80098b6:	68f8      	ldr	r0, [r7, #12]
 80098b8:	f000 fc58 	bl	800a16c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80098bc:	2300      	movs	r3, #0
}
 80098be:	4618      	mov	r0, r3
 80098c0:	3710      	adds	r7, #16
 80098c2:	46bd      	mov	sp, r7
 80098c4:	bd80      	pop	{r7, pc}

080098c6 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80098c6:	b580      	push	{r7, lr}
 80098c8:	b084      	sub	sp, #16
 80098ca:	af00      	add	r7, sp, #0
 80098cc:	60f8      	str	r0, [r7, #12]
 80098ce:	60b9      	str	r1, [r7, #8]
 80098d0:	4613      	mov	r3, r2
 80098d2:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80098d4:	88fb      	ldrh	r3, [r7, #6]
 80098d6:	68ba      	ldr	r2, [r7, #8]
 80098d8:	2100      	movs	r1, #0
 80098da:	68f8      	ldr	r0, [r7, #12]
 80098dc:	f000 fc46 	bl	800a16c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80098e0:	2300      	movs	r3, #0
}
 80098e2:	4618      	mov	r0, r3
 80098e4:	3710      	adds	r7, #16
 80098e6:	46bd      	mov	sp, r7
 80098e8:	bd80      	pop	{r7, pc}

080098ea <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80098ea:	b580      	push	{r7, lr}
 80098ec:	b082      	sub	sp, #8
 80098ee:	af00      	add	r7, sp, #0
 80098f0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2204      	movs	r2, #4
 80098f6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80098fa:	2300      	movs	r3, #0
 80098fc:	2200      	movs	r2, #0
 80098fe:	2100      	movs	r1, #0
 8009900:	6878      	ldr	r0, [r7, #4]
 8009902:	f000 fc10 	bl	800a126 <USBD_LL_Transmit>

  return USBD_OK;
 8009906:	2300      	movs	r3, #0
}
 8009908:	4618      	mov	r0, r3
 800990a:	3708      	adds	r7, #8
 800990c:	46bd      	mov	sp, r7
 800990e:	bd80      	pop	{r7, pc}

08009910 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b082      	sub	sp, #8
 8009914:	af00      	add	r7, sp, #0
 8009916:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	2205      	movs	r2, #5
 800991c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009920:	2300      	movs	r3, #0
 8009922:	2200      	movs	r2, #0
 8009924:	2100      	movs	r1, #0
 8009926:	6878      	ldr	r0, [r7, #4]
 8009928:	f000 fc20 	bl	800a16c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800992c:	2300      	movs	r3, #0
}
 800992e:	4618      	mov	r0, r3
 8009930:	3708      	adds	r7, #8
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}
	...

08009938 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009938:	b580      	push	{r7, lr}
 800993a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800993c:	2200      	movs	r2, #0
 800993e:	4912      	ldr	r1, [pc, #72]	; (8009988 <MX_USB_DEVICE_Init+0x50>)
 8009940:	4812      	ldr	r0, [pc, #72]	; (800998c <MX_USB_DEVICE_Init+0x54>)
 8009942:	f7fe ff5e 	bl	8008802 <USBD_Init>
 8009946:	4603      	mov	r3, r0
 8009948:	2b00      	cmp	r3, #0
 800994a:	d001      	beq.n	8009950 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800994c:	f7f7 fdb2 	bl	80014b4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009950:	490f      	ldr	r1, [pc, #60]	; (8009990 <MX_USB_DEVICE_Init+0x58>)
 8009952:	480e      	ldr	r0, [pc, #56]	; (800998c <MX_USB_DEVICE_Init+0x54>)
 8009954:	f7fe ff80 	bl	8008858 <USBD_RegisterClass>
 8009958:	4603      	mov	r3, r0
 800995a:	2b00      	cmp	r3, #0
 800995c:	d001      	beq.n	8009962 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800995e:	f7f7 fda9 	bl	80014b4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009962:	490c      	ldr	r1, [pc, #48]	; (8009994 <MX_USB_DEVICE_Init+0x5c>)
 8009964:	4809      	ldr	r0, [pc, #36]	; (800998c <MX_USB_DEVICE_Init+0x54>)
 8009966:	f7fe feb1 	bl	80086cc <USBD_CDC_RegisterInterface>
 800996a:	4603      	mov	r3, r0
 800996c:	2b00      	cmp	r3, #0
 800996e:	d001      	beq.n	8009974 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009970:	f7f7 fda0 	bl	80014b4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009974:	4805      	ldr	r0, [pc, #20]	; (800998c <MX_USB_DEVICE_Init+0x54>)
 8009976:	f7fe ff88 	bl	800888a <USBD_Start>
 800997a:	4603      	mov	r3, r0
 800997c:	2b00      	cmp	r3, #0
 800997e:	d001      	beq.n	8009984 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009980:	f7f7 fd98 	bl	80014b4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009984:	bf00      	nop
 8009986:	bd80      	pop	{r7, pc}
 8009988:	2000014c 	.word	0x2000014c
 800998c:	20000564 	.word	0x20000564
 8009990:	20000038 	.word	0x20000038
 8009994:	2000013c 	.word	0x2000013c

08009998 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009998:	b580      	push	{r7, lr}
 800999a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800999c:	2200      	movs	r2, #0
 800999e:	4905      	ldr	r1, [pc, #20]	; (80099b4 <CDC_Init_FS+0x1c>)
 80099a0:	4805      	ldr	r0, [pc, #20]	; (80099b8 <CDC_Init_FS+0x20>)
 80099a2:	f7fe fea9 	bl	80086f8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80099a6:	4905      	ldr	r1, [pc, #20]	; (80099bc <CDC_Init_FS+0x24>)
 80099a8:	4803      	ldr	r0, [pc, #12]	; (80099b8 <CDC_Init_FS+0x20>)
 80099aa:	f7fe febe 	bl	800872a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80099ae:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80099b0:	4618      	mov	r0, r3
 80099b2:	bd80      	pop	{r7, pc}
 80099b4:	20000c10 	.word	0x20000c10
 80099b8:	20000564 	.word	0x20000564
 80099bc:	20000828 	.word	0x20000828

080099c0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80099c0:	b480      	push	{r7}
 80099c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80099c4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80099c6:	4618      	mov	r0, r3
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bc80      	pop	{r7}
 80099cc:	4770      	bx	lr
	...

080099d0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80099d0:	b480      	push	{r7}
 80099d2:	b083      	sub	sp, #12
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	4603      	mov	r3, r0
 80099d8:	6039      	str	r1, [r7, #0]
 80099da:	71fb      	strb	r3, [r7, #7]
 80099dc:	4613      	mov	r3, r2
 80099de:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80099e0:	79fb      	ldrb	r3, [r7, #7]
 80099e2:	2b23      	cmp	r3, #35	; 0x23
 80099e4:	d84a      	bhi.n	8009a7c <CDC_Control_FS+0xac>
 80099e6:	a201      	add	r2, pc, #4	; (adr r2, 80099ec <CDC_Control_FS+0x1c>)
 80099e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099ec:	08009a7d 	.word	0x08009a7d
 80099f0:	08009a7d 	.word	0x08009a7d
 80099f4:	08009a7d 	.word	0x08009a7d
 80099f8:	08009a7d 	.word	0x08009a7d
 80099fc:	08009a7d 	.word	0x08009a7d
 8009a00:	08009a7d 	.word	0x08009a7d
 8009a04:	08009a7d 	.word	0x08009a7d
 8009a08:	08009a7d 	.word	0x08009a7d
 8009a0c:	08009a7d 	.word	0x08009a7d
 8009a10:	08009a7d 	.word	0x08009a7d
 8009a14:	08009a7d 	.word	0x08009a7d
 8009a18:	08009a7d 	.word	0x08009a7d
 8009a1c:	08009a7d 	.word	0x08009a7d
 8009a20:	08009a7d 	.word	0x08009a7d
 8009a24:	08009a7d 	.word	0x08009a7d
 8009a28:	08009a7d 	.word	0x08009a7d
 8009a2c:	08009a7d 	.word	0x08009a7d
 8009a30:	08009a7d 	.word	0x08009a7d
 8009a34:	08009a7d 	.word	0x08009a7d
 8009a38:	08009a7d 	.word	0x08009a7d
 8009a3c:	08009a7d 	.word	0x08009a7d
 8009a40:	08009a7d 	.word	0x08009a7d
 8009a44:	08009a7d 	.word	0x08009a7d
 8009a48:	08009a7d 	.word	0x08009a7d
 8009a4c:	08009a7d 	.word	0x08009a7d
 8009a50:	08009a7d 	.word	0x08009a7d
 8009a54:	08009a7d 	.word	0x08009a7d
 8009a58:	08009a7d 	.word	0x08009a7d
 8009a5c:	08009a7d 	.word	0x08009a7d
 8009a60:	08009a7d 	.word	0x08009a7d
 8009a64:	08009a7d 	.word	0x08009a7d
 8009a68:	08009a7d 	.word	0x08009a7d
 8009a6c:	08009a7d 	.word	0x08009a7d
 8009a70:	08009a7d 	.word	0x08009a7d
 8009a74:	08009a7d 	.word	0x08009a7d
 8009a78:	08009a7d 	.word	0x08009a7d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009a7c:	bf00      	nop
  }

  return (USBD_OK);
 8009a7e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009a80:	4618      	mov	r0, r3
 8009a82:	370c      	adds	r7, #12
 8009a84:	46bd      	mov	sp, r7
 8009a86:	bc80      	pop	{r7}
 8009a88:	4770      	bx	lr
 8009a8a:	bf00      	nop

08009a8c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b082      	sub	sp, #8
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
 8009a94:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009a96:	6879      	ldr	r1, [r7, #4]
 8009a98:	4805      	ldr	r0, [pc, #20]	; (8009ab0 <CDC_Receive_FS+0x24>)
 8009a9a:	f7fe fe46 	bl	800872a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009a9e:	4804      	ldr	r0, [pc, #16]	; (8009ab0 <CDC_Receive_FS+0x24>)
 8009aa0:	f7fe fe85 	bl	80087ae <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009aa4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	3708      	adds	r7, #8
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	bd80      	pop	{r7, pc}
 8009aae:	bf00      	nop
 8009ab0:	20000564 	.word	0x20000564

08009ab4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b084      	sub	sp, #16
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
 8009abc:	460b      	mov	r3, r1
 8009abe:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009ac4:	4b0d      	ldr	r3, [pc, #52]	; (8009afc <CDC_Transmit_FS+0x48>)
 8009ac6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009aca:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009acc:	68bb      	ldr	r3, [r7, #8]
 8009ace:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d001      	beq.n	8009ada <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	e00b      	b.n	8009af2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009ada:	887b      	ldrh	r3, [r7, #2]
 8009adc:	461a      	mov	r2, r3
 8009ade:	6879      	ldr	r1, [r7, #4]
 8009ae0:	4806      	ldr	r0, [pc, #24]	; (8009afc <CDC_Transmit_FS+0x48>)
 8009ae2:	f7fe fe09 	bl	80086f8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009ae6:	4805      	ldr	r0, [pc, #20]	; (8009afc <CDC_Transmit_FS+0x48>)
 8009ae8:	f7fe fe32 	bl	8008750 <USBD_CDC_TransmitPacket>
 8009aec:	4603      	mov	r3, r0
 8009aee:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009af2:	4618      	mov	r0, r3
 8009af4:	3710      	adds	r7, #16
 8009af6:	46bd      	mov	sp, r7
 8009af8:	bd80      	pop	{r7, pc}
 8009afa:	bf00      	nop
 8009afc:	20000564 	.word	0x20000564

08009b00 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b00:	b480      	push	{r7}
 8009b02:	b083      	sub	sp, #12
 8009b04:	af00      	add	r7, sp, #0
 8009b06:	4603      	mov	r3, r0
 8009b08:	6039      	str	r1, [r7, #0]
 8009b0a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009b0c:	683b      	ldr	r3, [r7, #0]
 8009b0e:	2212      	movs	r2, #18
 8009b10:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009b12:	4b03      	ldr	r3, [pc, #12]	; (8009b20 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009b14:	4618      	mov	r0, r3
 8009b16:	370c      	adds	r7, #12
 8009b18:	46bd      	mov	sp, r7
 8009b1a:	bc80      	pop	{r7}
 8009b1c:	4770      	bx	lr
 8009b1e:	bf00      	nop
 8009b20:	20000168 	.word	0x20000168

08009b24 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b24:	b480      	push	{r7}
 8009b26:	b083      	sub	sp, #12
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	6039      	str	r1, [r7, #0]
 8009b2e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	2204      	movs	r2, #4
 8009b34:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009b36:	4b03      	ldr	r3, [pc, #12]	; (8009b44 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009b38:	4618      	mov	r0, r3
 8009b3a:	370c      	adds	r7, #12
 8009b3c:	46bd      	mov	sp, r7
 8009b3e:	bc80      	pop	{r7}
 8009b40:	4770      	bx	lr
 8009b42:	bf00      	nop
 8009b44:	2000017c 	.word	0x2000017c

08009b48 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b082      	sub	sp, #8
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	4603      	mov	r3, r0
 8009b50:	6039      	str	r1, [r7, #0]
 8009b52:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009b54:	79fb      	ldrb	r3, [r7, #7]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d105      	bne.n	8009b66 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009b5a:	683a      	ldr	r2, [r7, #0]
 8009b5c:	4907      	ldr	r1, [pc, #28]	; (8009b7c <USBD_FS_ProductStrDescriptor+0x34>)
 8009b5e:	4808      	ldr	r0, [pc, #32]	; (8009b80 <USBD_FS_ProductStrDescriptor+0x38>)
 8009b60:	f7ff fe0c 	bl	800977c <USBD_GetString>
 8009b64:	e004      	b.n	8009b70 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009b66:	683a      	ldr	r2, [r7, #0]
 8009b68:	4904      	ldr	r1, [pc, #16]	; (8009b7c <USBD_FS_ProductStrDescriptor+0x34>)
 8009b6a:	4805      	ldr	r0, [pc, #20]	; (8009b80 <USBD_FS_ProductStrDescriptor+0x38>)
 8009b6c:	f7ff fe06 	bl	800977c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009b70:	4b02      	ldr	r3, [pc, #8]	; (8009b7c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009b72:	4618      	mov	r0, r3
 8009b74:	3708      	adds	r7, #8
 8009b76:	46bd      	mov	sp, r7
 8009b78:	bd80      	pop	{r7, pc}
 8009b7a:	bf00      	nop
 8009b7c:	20000ff8 	.word	0x20000ff8
 8009b80:	0800a3d8 	.word	0x0800a3d8

08009b84 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	b082      	sub	sp, #8
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	6039      	str	r1, [r7, #0]
 8009b8e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009b90:	683a      	ldr	r2, [r7, #0]
 8009b92:	4904      	ldr	r1, [pc, #16]	; (8009ba4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009b94:	4804      	ldr	r0, [pc, #16]	; (8009ba8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009b96:	f7ff fdf1 	bl	800977c <USBD_GetString>
  return USBD_StrDesc;
 8009b9a:	4b02      	ldr	r3, [pc, #8]	; (8009ba4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	3708      	adds	r7, #8
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	bd80      	pop	{r7, pc}
 8009ba4:	20000ff8 	.word	0x20000ff8
 8009ba8:	0800a3f0 	.word	0x0800a3f0

08009bac <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009bac:	b580      	push	{r7, lr}
 8009bae:	b082      	sub	sp, #8
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	6039      	str	r1, [r7, #0]
 8009bb6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	221a      	movs	r2, #26
 8009bbc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009bbe:	f000 f843 	bl	8009c48 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009bc2:	4b02      	ldr	r3, [pc, #8]	; (8009bcc <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	3708      	adds	r7, #8
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	bd80      	pop	{r7, pc}
 8009bcc:	20000180 	.word	0x20000180

08009bd0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b082      	sub	sp, #8
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	4603      	mov	r3, r0
 8009bd8:	6039      	str	r1, [r7, #0]
 8009bda:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009bdc:	79fb      	ldrb	r3, [r7, #7]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d105      	bne.n	8009bee <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009be2:	683a      	ldr	r2, [r7, #0]
 8009be4:	4907      	ldr	r1, [pc, #28]	; (8009c04 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009be6:	4808      	ldr	r0, [pc, #32]	; (8009c08 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009be8:	f7ff fdc8 	bl	800977c <USBD_GetString>
 8009bec:	e004      	b.n	8009bf8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009bee:	683a      	ldr	r2, [r7, #0]
 8009bf0:	4904      	ldr	r1, [pc, #16]	; (8009c04 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009bf2:	4805      	ldr	r0, [pc, #20]	; (8009c08 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009bf4:	f7ff fdc2 	bl	800977c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009bf8:	4b02      	ldr	r3, [pc, #8]	; (8009c04 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	3708      	adds	r7, #8
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	bd80      	pop	{r7, pc}
 8009c02:	bf00      	nop
 8009c04:	20000ff8 	.word	0x20000ff8
 8009c08:	0800a404 	.word	0x0800a404

08009c0c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b082      	sub	sp, #8
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	4603      	mov	r3, r0
 8009c14:	6039      	str	r1, [r7, #0]
 8009c16:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009c18:	79fb      	ldrb	r3, [r7, #7]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d105      	bne.n	8009c2a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009c1e:	683a      	ldr	r2, [r7, #0]
 8009c20:	4907      	ldr	r1, [pc, #28]	; (8009c40 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009c22:	4808      	ldr	r0, [pc, #32]	; (8009c44 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009c24:	f7ff fdaa 	bl	800977c <USBD_GetString>
 8009c28:	e004      	b.n	8009c34 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009c2a:	683a      	ldr	r2, [r7, #0]
 8009c2c:	4904      	ldr	r1, [pc, #16]	; (8009c40 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009c2e:	4805      	ldr	r0, [pc, #20]	; (8009c44 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009c30:	f7ff fda4 	bl	800977c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009c34:	4b02      	ldr	r3, [pc, #8]	; (8009c40 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009c36:	4618      	mov	r0, r3
 8009c38:	3708      	adds	r7, #8
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	bd80      	pop	{r7, pc}
 8009c3e:	bf00      	nop
 8009c40:	20000ff8 	.word	0x20000ff8
 8009c44:	0800a410 	.word	0x0800a410

08009c48 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b084      	sub	sp, #16
 8009c4c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009c4e:	4b0f      	ldr	r3, [pc, #60]	; (8009c8c <Get_SerialNum+0x44>)
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009c54:	4b0e      	ldr	r3, [pc, #56]	; (8009c90 <Get_SerialNum+0x48>)
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009c5a:	4b0e      	ldr	r3, [pc, #56]	; (8009c94 <Get_SerialNum+0x4c>)
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009c60:	68fa      	ldr	r2, [r7, #12]
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	4413      	add	r3, r2
 8009c66:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d009      	beq.n	8009c82 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009c6e:	2208      	movs	r2, #8
 8009c70:	4909      	ldr	r1, [pc, #36]	; (8009c98 <Get_SerialNum+0x50>)
 8009c72:	68f8      	ldr	r0, [r7, #12]
 8009c74:	f000 f814 	bl	8009ca0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009c78:	2204      	movs	r2, #4
 8009c7a:	4908      	ldr	r1, [pc, #32]	; (8009c9c <Get_SerialNum+0x54>)
 8009c7c:	68b8      	ldr	r0, [r7, #8]
 8009c7e:	f000 f80f 	bl	8009ca0 <IntToUnicode>
  }
}
 8009c82:	bf00      	nop
 8009c84:	3710      	adds	r7, #16
 8009c86:	46bd      	mov	sp, r7
 8009c88:	bd80      	pop	{r7, pc}
 8009c8a:	bf00      	nop
 8009c8c:	1ffff7e8 	.word	0x1ffff7e8
 8009c90:	1ffff7ec 	.word	0x1ffff7ec
 8009c94:	1ffff7f0 	.word	0x1ffff7f0
 8009c98:	20000182 	.word	0x20000182
 8009c9c:	20000192 	.word	0x20000192

08009ca0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009ca0:	b480      	push	{r7}
 8009ca2:	b087      	sub	sp, #28
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	60f8      	str	r0, [r7, #12]
 8009ca8:	60b9      	str	r1, [r7, #8]
 8009caa:	4613      	mov	r3, r2
 8009cac:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009cae:	2300      	movs	r3, #0
 8009cb0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	75fb      	strb	r3, [r7, #23]
 8009cb6:	e027      	b.n	8009d08 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	0f1b      	lsrs	r3, r3, #28
 8009cbc:	2b09      	cmp	r3, #9
 8009cbe:	d80b      	bhi.n	8009cd8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	0f1b      	lsrs	r3, r3, #28
 8009cc4:	b2da      	uxtb	r2, r3
 8009cc6:	7dfb      	ldrb	r3, [r7, #23]
 8009cc8:	005b      	lsls	r3, r3, #1
 8009cca:	4619      	mov	r1, r3
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	440b      	add	r3, r1
 8009cd0:	3230      	adds	r2, #48	; 0x30
 8009cd2:	b2d2      	uxtb	r2, r2
 8009cd4:	701a      	strb	r2, [r3, #0]
 8009cd6:	e00a      	b.n	8009cee <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	0f1b      	lsrs	r3, r3, #28
 8009cdc:	b2da      	uxtb	r2, r3
 8009cde:	7dfb      	ldrb	r3, [r7, #23]
 8009ce0:	005b      	lsls	r3, r3, #1
 8009ce2:	4619      	mov	r1, r3
 8009ce4:	68bb      	ldr	r3, [r7, #8]
 8009ce6:	440b      	add	r3, r1
 8009ce8:	3237      	adds	r2, #55	; 0x37
 8009cea:	b2d2      	uxtb	r2, r2
 8009cec:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	011b      	lsls	r3, r3, #4
 8009cf2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009cf4:	7dfb      	ldrb	r3, [r7, #23]
 8009cf6:	005b      	lsls	r3, r3, #1
 8009cf8:	3301      	adds	r3, #1
 8009cfa:	68ba      	ldr	r2, [r7, #8]
 8009cfc:	4413      	add	r3, r2
 8009cfe:	2200      	movs	r2, #0
 8009d00:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009d02:	7dfb      	ldrb	r3, [r7, #23]
 8009d04:	3301      	adds	r3, #1
 8009d06:	75fb      	strb	r3, [r7, #23]
 8009d08:	7dfa      	ldrb	r2, [r7, #23]
 8009d0a:	79fb      	ldrb	r3, [r7, #7]
 8009d0c:	429a      	cmp	r2, r3
 8009d0e:	d3d3      	bcc.n	8009cb8 <IntToUnicode+0x18>
  }
}
 8009d10:	bf00      	nop
 8009d12:	bf00      	nop
 8009d14:	371c      	adds	r7, #28
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bc80      	pop	{r7}
 8009d1a:	4770      	bx	lr

08009d1c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b084      	sub	sp, #16
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	4a0d      	ldr	r2, [pc, #52]	; (8009d60 <HAL_PCD_MspInit+0x44>)
 8009d2a:	4293      	cmp	r3, r2
 8009d2c:	d113      	bne.n	8009d56 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8009d2e:	4b0d      	ldr	r3, [pc, #52]	; (8009d64 <HAL_PCD_MspInit+0x48>)
 8009d30:	69db      	ldr	r3, [r3, #28]
 8009d32:	4a0c      	ldr	r2, [pc, #48]	; (8009d64 <HAL_PCD_MspInit+0x48>)
 8009d34:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009d38:	61d3      	str	r3, [r2, #28]
 8009d3a:	4b0a      	ldr	r3, [pc, #40]	; (8009d64 <HAL_PCD_MspInit+0x48>)
 8009d3c:	69db      	ldr	r3, [r3, #28]
 8009d3e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009d42:	60fb      	str	r3, [r7, #12]
 8009d44:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8009d46:	2200      	movs	r2, #0
 8009d48:	2100      	movs	r1, #0
 8009d4a:	2014      	movs	r0, #20
 8009d4c:	f7f7 feb3 	bl	8001ab6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8009d50:	2014      	movs	r0, #20
 8009d52:	f7f7 fecc 	bl	8001aee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8009d56:	bf00      	nop
 8009d58:	3710      	adds	r7, #16
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	bd80      	pop	{r7, pc}
 8009d5e:	bf00      	nop
 8009d60:	40005c00 	.word	0x40005c00
 8009d64:	40021000 	.word	0x40021000

08009d68 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b082      	sub	sp, #8
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8009d7c:	4619      	mov	r1, r3
 8009d7e:	4610      	mov	r0, r2
 8009d80:	f7fe fdcb 	bl	800891a <USBD_LL_SetupStage>
}
 8009d84:	bf00      	nop
 8009d86:	3708      	adds	r7, #8
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	bd80      	pop	{r7, pc}

08009d8c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b082      	sub	sp, #8
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	6078      	str	r0, [r7, #4]
 8009d94:	460b      	mov	r3, r1
 8009d96:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8009d9e:	78fa      	ldrb	r2, [r7, #3]
 8009da0:	6879      	ldr	r1, [r7, #4]
 8009da2:	4613      	mov	r3, r2
 8009da4:	009b      	lsls	r3, r3, #2
 8009da6:	4413      	add	r3, r2
 8009da8:	00db      	lsls	r3, r3, #3
 8009daa:	440b      	add	r3, r1
 8009dac:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8009db0:	681a      	ldr	r2, [r3, #0]
 8009db2:	78fb      	ldrb	r3, [r7, #3]
 8009db4:	4619      	mov	r1, r3
 8009db6:	f7fe fdfd 	bl	80089b4 <USBD_LL_DataOutStage>
}
 8009dba:	bf00      	nop
 8009dbc:	3708      	adds	r7, #8
 8009dbe:	46bd      	mov	sp, r7
 8009dc0:	bd80      	pop	{r7, pc}

08009dc2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009dc2:	b580      	push	{r7, lr}
 8009dc4:	b082      	sub	sp, #8
 8009dc6:	af00      	add	r7, sp, #0
 8009dc8:	6078      	str	r0, [r7, #4]
 8009dca:	460b      	mov	r3, r1
 8009dcc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8009dd4:	78fa      	ldrb	r2, [r7, #3]
 8009dd6:	6879      	ldr	r1, [r7, #4]
 8009dd8:	4613      	mov	r3, r2
 8009dda:	009b      	lsls	r3, r3, #2
 8009ddc:	4413      	add	r3, r2
 8009dde:	00db      	lsls	r3, r3, #3
 8009de0:	440b      	add	r3, r1
 8009de2:	333c      	adds	r3, #60	; 0x3c
 8009de4:	681a      	ldr	r2, [r3, #0]
 8009de6:	78fb      	ldrb	r3, [r7, #3]
 8009de8:	4619      	mov	r1, r3
 8009dea:	f7fe fe54 	bl	8008a96 <USBD_LL_DataInStage>
}
 8009dee:	bf00      	nop
 8009df0:	3708      	adds	r7, #8
 8009df2:	46bd      	mov	sp, r7
 8009df4:	bd80      	pop	{r7, pc}

08009df6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009df6:	b580      	push	{r7, lr}
 8009df8:	b082      	sub	sp, #8
 8009dfa:	af00      	add	r7, sp, #0
 8009dfc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009e04:	4618      	mov	r0, r3
 8009e06:	f7fe ff64 	bl	8008cd2 <USBD_LL_SOF>
}
 8009e0a:	bf00      	nop
 8009e0c:	3708      	adds	r7, #8
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	bd80      	pop	{r7, pc}

08009e12 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e12:	b580      	push	{r7, lr}
 8009e14:	b084      	sub	sp, #16
 8009e16:	af00      	add	r7, sp, #0
 8009e18:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009e1a:	2301      	movs	r3, #1
 8009e1c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	689b      	ldr	r3, [r3, #8]
 8009e22:	2b02      	cmp	r3, #2
 8009e24:	d001      	beq.n	8009e2a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009e26:	f7f7 fb45 	bl	80014b4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009e30:	7bfa      	ldrb	r2, [r7, #15]
 8009e32:	4611      	mov	r1, r2
 8009e34:	4618      	mov	r0, r3
 8009e36:	f7fe ff14 	bl	8008c62 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009e40:	4618      	mov	r0, r3
 8009e42:	f7fe fecd 	bl	8008be0 <USBD_LL_Reset>
}
 8009e46:	bf00      	nop
 8009e48:	3710      	adds	r7, #16
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	bd80      	pop	{r7, pc}
	...

08009e50 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b082      	sub	sp, #8
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009e5e:	4618      	mov	r0, r3
 8009e60:	f7fe ff0e 	bl	8008c80 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	699b      	ldr	r3, [r3, #24]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d005      	beq.n	8009e78 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009e6c:	4b04      	ldr	r3, [pc, #16]	; (8009e80 <HAL_PCD_SuspendCallback+0x30>)
 8009e6e:	691b      	ldr	r3, [r3, #16]
 8009e70:	4a03      	ldr	r2, [pc, #12]	; (8009e80 <HAL_PCD_SuspendCallback+0x30>)
 8009e72:	f043 0306 	orr.w	r3, r3, #6
 8009e76:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009e78:	bf00      	nop
 8009e7a:	3708      	adds	r7, #8
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	bd80      	pop	{r7, pc}
 8009e80:	e000ed00 	.word	0xe000ed00

08009e84 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b082      	sub	sp, #8
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009e92:	4618      	mov	r0, r3
 8009e94:	f7fe ff08 	bl	8008ca8 <USBD_LL_Resume>
}
 8009e98:	bf00      	nop
 8009e9a:	3708      	adds	r7, #8
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}

08009ea0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b082      	sub	sp, #8
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8009ea8:	4a28      	ldr	r2, [pc, #160]	; (8009f4c <USBD_LL_Init+0xac>)
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	4a26      	ldr	r2, [pc, #152]	; (8009f4c <USBD_LL_Init+0xac>)
 8009eb4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8009eb8:	4b24      	ldr	r3, [pc, #144]	; (8009f4c <USBD_LL_Init+0xac>)
 8009eba:	4a25      	ldr	r2, [pc, #148]	; (8009f50 <USBD_LL_Init+0xb0>)
 8009ebc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8009ebe:	4b23      	ldr	r3, [pc, #140]	; (8009f4c <USBD_LL_Init+0xac>)
 8009ec0:	2208      	movs	r2, #8
 8009ec2:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8009ec4:	4b21      	ldr	r3, [pc, #132]	; (8009f4c <USBD_LL_Init+0xac>)
 8009ec6:	2202      	movs	r2, #2
 8009ec8:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8009eca:	4b20      	ldr	r3, [pc, #128]	; (8009f4c <USBD_LL_Init+0xac>)
 8009ecc:	2200      	movs	r2, #0
 8009ece:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8009ed0:	4b1e      	ldr	r3, [pc, #120]	; (8009f4c <USBD_LL_Init+0xac>)
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8009ed6:	4b1d      	ldr	r3, [pc, #116]	; (8009f4c <USBD_LL_Init+0xac>)
 8009ed8:	2200      	movs	r2, #0
 8009eda:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8009edc:	481b      	ldr	r0, [pc, #108]	; (8009f4c <USBD_LL_Init+0xac>)
 8009ede:	f7f7 ffed 	bl	8001ebc <HAL_PCD_Init>
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d001      	beq.n	8009eec <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8009ee8:	f7f7 fae4 	bl	80014b4 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009ef2:	2318      	movs	r3, #24
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	2100      	movs	r1, #0
 8009ef8:	f7f9 fc63 	bl	80037c2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009f02:	2358      	movs	r3, #88	; 0x58
 8009f04:	2200      	movs	r2, #0
 8009f06:	2180      	movs	r1, #128	; 0x80
 8009f08:	f7f9 fc5b 	bl	80037c2 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009f12:	23c0      	movs	r3, #192	; 0xc0
 8009f14:	2200      	movs	r2, #0
 8009f16:	2181      	movs	r1, #129	; 0x81
 8009f18:	f7f9 fc53 	bl	80037c2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009f22:	f44f 7388 	mov.w	r3, #272	; 0x110
 8009f26:	2200      	movs	r2, #0
 8009f28:	2101      	movs	r1, #1
 8009f2a:	f7f9 fc4a 	bl	80037c2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009f34:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009f38:	2200      	movs	r2, #0
 8009f3a:	2182      	movs	r1, #130	; 0x82
 8009f3c:	f7f9 fc41 	bl	80037c2 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8009f40:	2300      	movs	r3, #0
}
 8009f42:	4618      	mov	r0, r3
 8009f44:	3708      	adds	r7, #8
 8009f46:	46bd      	mov	sp, r7
 8009f48:	bd80      	pop	{r7, pc}
 8009f4a:	bf00      	nop
 8009f4c:	200011f8 	.word	0x200011f8
 8009f50:	40005c00 	.word	0x40005c00

08009f54 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b084      	sub	sp, #16
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f60:	2300      	movs	r3, #0
 8009f62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	f7f8 f8b1 	bl	80020d2 <HAL_PCD_Start>
 8009f70:	4603      	mov	r3, r0
 8009f72:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f74:	7bfb      	ldrb	r3, [r7, #15]
 8009f76:	4618      	mov	r0, r3
 8009f78:	f000 f94e 	bl	800a218 <USBD_Get_USB_Status>
 8009f7c:	4603      	mov	r3, r0
 8009f7e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009f80:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f82:	4618      	mov	r0, r3
 8009f84:	3710      	adds	r7, #16
 8009f86:	46bd      	mov	sp, r7
 8009f88:	bd80      	pop	{r7, pc}

08009f8a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009f8a:	b580      	push	{r7, lr}
 8009f8c:	b084      	sub	sp, #16
 8009f8e:	af00      	add	r7, sp, #0
 8009f90:	6078      	str	r0, [r7, #4]
 8009f92:	4608      	mov	r0, r1
 8009f94:	4611      	mov	r1, r2
 8009f96:	461a      	mov	r2, r3
 8009f98:	4603      	mov	r3, r0
 8009f9a:	70fb      	strb	r3, [r7, #3]
 8009f9c:	460b      	mov	r3, r1
 8009f9e:	70bb      	strb	r3, [r7, #2]
 8009fa0:	4613      	mov	r3, r2
 8009fa2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009fa8:	2300      	movs	r3, #0
 8009faa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009fb2:	78bb      	ldrb	r3, [r7, #2]
 8009fb4:	883a      	ldrh	r2, [r7, #0]
 8009fb6:	78f9      	ldrb	r1, [r7, #3]
 8009fb8:	f7f8 fa2b 	bl	8002412 <HAL_PCD_EP_Open>
 8009fbc:	4603      	mov	r3, r0
 8009fbe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009fc0:	7bfb      	ldrb	r3, [r7, #15]
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	f000 f928 	bl	800a218 <USBD_Get_USB_Status>
 8009fc8:	4603      	mov	r3, r0
 8009fca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009fcc:	7bbb      	ldrb	r3, [r7, #14]
}
 8009fce:	4618      	mov	r0, r3
 8009fd0:	3710      	adds	r7, #16
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	bd80      	pop	{r7, pc}

08009fd6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009fd6:	b580      	push	{r7, lr}
 8009fd8:	b084      	sub	sp, #16
 8009fda:	af00      	add	r7, sp, #0
 8009fdc:	6078      	str	r0, [r7, #4]
 8009fde:	460b      	mov	r3, r1
 8009fe0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009ff0:	78fa      	ldrb	r2, [r7, #3]
 8009ff2:	4611      	mov	r1, r2
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	f7f8 fa72 	bl	80024de <HAL_PCD_EP_Close>
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ffe:	7bfb      	ldrb	r3, [r7, #15]
 800a000:	4618      	mov	r0, r3
 800a002:	f000 f909 	bl	800a218 <USBD_Get_USB_Status>
 800a006:	4603      	mov	r3, r0
 800a008:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a00a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a00c:	4618      	mov	r0, r3
 800a00e:	3710      	adds	r7, #16
 800a010:	46bd      	mov	sp, r7
 800a012:	bd80      	pop	{r7, pc}

0800a014 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b084      	sub	sp, #16
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
 800a01c:	460b      	mov	r3, r1
 800a01e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a020:	2300      	movs	r3, #0
 800a022:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a024:	2300      	movs	r3, #0
 800a026:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a02e:	78fa      	ldrb	r2, [r7, #3]
 800a030:	4611      	mov	r1, r2
 800a032:	4618      	mov	r0, r3
 800a034:	f7f8 fb32 	bl	800269c <HAL_PCD_EP_SetStall>
 800a038:	4603      	mov	r3, r0
 800a03a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a03c:	7bfb      	ldrb	r3, [r7, #15]
 800a03e:	4618      	mov	r0, r3
 800a040:	f000 f8ea 	bl	800a218 <USBD_Get_USB_Status>
 800a044:	4603      	mov	r3, r0
 800a046:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a048:	7bbb      	ldrb	r3, [r7, #14]
}
 800a04a:	4618      	mov	r0, r3
 800a04c:	3710      	adds	r7, #16
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}

0800a052 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a052:	b580      	push	{r7, lr}
 800a054:	b084      	sub	sp, #16
 800a056:	af00      	add	r7, sp, #0
 800a058:	6078      	str	r0, [r7, #4]
 800a05a:	460b      	mov	r3, r1
 800a05c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a05e:	2300      	movs	r3, #0
 800a060:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a062:	2300      	movs	r3, #0
 800a064:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a06c:	78fa      	ldrb	r2, [r7, #3]
 800a06e:	4611      	mov	r1, r2
 800a070:	4618      	mov	r0, r3
 800a072:	f7f8 fb73 	bl	800275c <HAL_PCD_EP_ClrStall>
 800a076:	4603      	mov	r3, r0
 800a078:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a07a:	7bfb      	ldrb	r3, [r7, #15]
 800a07c:	4618      	mov	r0, r3
 800a07e:	f000 f8cb 	bl	800a218 <USBD_Get_USB_Status>
 800a082:	4603      	mov	r3, r0
 800a084:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a086:	7bbb      	ldrb	r3, [r7, #14]
}
 800a088:	4618      	mov	r0, r3
 800a08a:	3710      	adds	r7, #16
 800a08c:	46bd      	mov	sp, r7
 800a08e:	bd80      	pop	{r7, pc}

0800a090 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a090:	b480      	push	{r7}
 800a092:	b085      	sub	sp, #20
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
 800a098:	460b      	mov	r3, r1
 800a09a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a0a2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a0a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	da0c      	bge.n	800a0c6 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a0ac:	78fb      	ldrb	r3, [r7, #3]
 800a0ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a0b2:	68f9      	ldr	r1, [r7, #12]
 800a0b4:	1c5a      	adds	r2, r3, #1
 800a0b6:	4613      	mov	r3, r2
 800a0b8:	009b      	lsls	r3, r3, #2
 800a0ba:	4413      	add	r3, r2
 800a0bc:	00db      	lsls	r3, r3, #3
 800a0be:	440b      	add	r3, r1
 800a0c0:	3302      	adds	r3, #2
 800a0c2:	781b      	ldrb	r3, [r3, #0]
 800a0c4:	e00b      	b.n	800a0de <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a0c6:	78fb      	ldrb	r3, [r7, #3]
 800a0c8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a0cc:	68f9      	ldr	r1, [r7, #12]
 800a0ce:	4613      	mov	r3, r2
 800a0d0:	009b      	lsls	r3, r3, #2
 800a0d2:	4413      	add	r3, r2
 800a0d4:	00db      	lsls	r3, r3, #3
 800a0d6:	440b      	add	r3, r1
 800a0d8:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800a0dc:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	3714      	adds	r7, #20
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bc80      	pop	{r7}
 800a0e6:	4770      	bx	lr

0800a0e8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b084      	sub	sp, #16
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
 800a0f0:	460b      	mov	r3, r1
 800a0f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a102:	78fa      	ldrb	r2, [r7, #3]
 800a104:	4611      	mov	r1, r2
 800a106:	4618      	mov	r0, r3
 800a108:	f7f8 f95e 	bl	80023c8 <HAL_PCD_SetAddress>
 800a10c:	4603      	mov	r3, r0
 800a10e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a110:	7bfb      	ldrb	r3, [r7, #15]
 800a112:	4618      	mov	r0, r3
 800a114:	f000 f880 	bl	800a218 <USBD_Get_USB_Status>
 800a118:	4603      	mov	r3, r0
 800a11a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a11c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a11e:	4618      	mov	r0, r3
 800a120:	3710      	adds	r7, #16
 800a122:	46bd      	mov	sp, r7
 800a124:	bd80      	pop	{r7, pc}

0800a126 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a126:	b580      	push	{r7, lr}
 800a128:	b086      	sub	sp, #24
 800a12a:	af00      	add	r7, sp, #0
 800a12c:	60f8      	str	r0, [r7, #12]
 800a12e:	607a      	str	r2, [r7, #4]
 800a130:	461a      	mov	r2, r3
 800a132:	460b      	mov	r3, r1
 800a134:	72fb      	strb	r3, [r7, #11]
 800a136:	4613      	mov	r3, r2
 800a138:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a13a:	2300      	movs	r3, #0
 800a13c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a13e:	2300      	movs	r3, #0
 800a140:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a148:	893b      	ldrh	r3, [r7, #8]
 800a14a:	7af9      	ldrb	r1, [r7, #11]
 800a14c:	687a      	ldr	r2, [r7, #4]
 800a14e:	f7f8 fa62 	bl	8002616 <HAL_PCD_EP_Transmit>
 800a152:	4603      	mov	r3, r0
 800a154:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a156:	7dfb      	ldrb	r3, [r7, #23]
 800a158:	4618      	mov	r0, r3
 800a15a:	f000 f85d 	bl	800a218 <USBD_Get_USB_Status>
 800a15e:	4603      	mov	r3, r0
 800a160:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a162:	7dbb      	ldrb	r3, [r7, #22]
}
 800a164:	4618      	mov	r0, r3
 800a166:	3718      	adds	r7, #24
 800a168:	46bd      	mov	sp, r7
 800a16a:	bd80      	pop	{r7, pc}

0800a16c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b086      	sub	sp, #24
 800a170:	af00      	add	r7, sp, #0
 800a172:	60f8      	str	r0, [r7, #12]
 800a174:	607a      	str	r2, [r7, #4]
 800a176:	461a      	mov	r2, r3
 800a178:	460b      	mov	r3, r1
 800a17a:	72fb      	strb	r3, [r7, #11]
 800a17c:	4613      	mov	r3, r2
 800a17e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a180:	2300      	movs	r3, #0
 800a182:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a184:	2300      	movs	r3, #0
 800a186:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a18e:	893b      	ldrh	r3, [r7, #8]
 800a190:	7af9      	ldrb	r1, [r7, #11]
 800a192:	687a      	ldr	r2, [r7, #4]
 800a194:	f7f8 f9eb 	bl	800256e <HAL_PCD_EP_Receive>
 800a198:	4603      	mov	r3, r0
 800a19a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a19c:	7dfb      	ldrb	r3, [r7, #23]
 800a19e:	4618      	mov	r0, r3
 800a1a0:	f000 f83a 	bl	800a218 <USBD_Get_USB_Status>
 800a1a4:	4603      	mov	r3, r0
 800a1a6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a1a8:	7dbb      	ldrb	r3, [r7, #22]
}
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	3718      	adds	r7, #24
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	bd80      	pop	{r7, pc}

0800a1b2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a1b2:	b580      	push	{r7, lr}
 800a1b4:	b082      	sub	sp, #8
 800a1b6:	af00      	add	r7, sp, #0
 800a1b8:	6078      	str	r0, [r7, #4]
 800a1ba:	460b      	mov	r3, r1
 800a1bc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a1c4:	78fa      	ldrb	r2, [r7, #3]
 800a1c6:	4611      	mov	r1, r2
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	f7f8 fa0d 	bl	80025e8 <HAL_PCD_EP_GetRxCount>
 800a1ce:	4603      	mov	r3, r0
}
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	3708      	adds	r7, #8
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	bd80      	pop	{r7, pc}

0800a1d8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a1d8:	b480      	push	{r7}
 800a1da:	b083      	sub	sp, #12
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a1e0:	4b02      	ldr	r3, [pc, #8]	; (800a1ec <USBD_static_malloc+0x14>)
}
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	370c      	adds	r7, #12
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	bc80      	pop	{r7}
 800a1ea:	4770      	bx	lr
 800a1ec:	200001f4 	.word	0x200001f4

0800a1f0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a1f0:	b480      	push	{r7}
 800a1f2:	b083      	sub	sp, #12
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]

}
 800a1f8:	bf00      	nop
 800a1fa:	370c      	adds	r7, #12
 800a1fc:	46bd      	mov	sp, r7
 800a1fe:	bc80      	pop	{r7}
 800a200:	4770      	bx	lr

0800a202 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a202:	b480      	push	{r7}
 800a204:	b083      	sub	sp, #12
 800a206:	af00      	add	r7, sp, #0
 800a208:	6078      	str	r0, [r7, #4]
 800a20a:	460b      	mov	r3, r1
 800a20c:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800a20e:	bf00      	nop
 800a210:	370c      	adds	r7, #12
 800a212:	46bd      	mov	sp, r7
 800a214:	bc80      	pop	{r7}
 800a216:	4770      	bx	lr

0800a218 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a218:	b480      	push	{r7}
 800a21a:	b085      	sub	sp, #20
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	4603      	mov	r3, r0
 800a220:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a222:	2300      	movs	r3, #0
 800a224:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a226:	79fb      	ldrb	r3, [r7, #7]
 800a228:	2b03      	cmp	r3, #3
 800a22a:	d817      	bhi.n	800a25c <USBD_Get_USB_Status+0x44>
 800a22c:	a201      	add	r2, pc, #4	; (adr r2, 800a234 <USBD_Get_USB_Status+0x1c>)
 800a22e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a232:	bf00      	nop
 800a234:	0800a245 	.word	0x0800a245
 800a238:	0800a24b 	.word	0x0800a24b
 800a23c:	0800a251 	.word	0x0800a251
 800a240:	0800a257 	.word	0x0800a257
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a244:	2300      	movs	r3, #0
 800a246:	73fb      	strb	r3, [r7, #15]
    break;
 800a248:	e00b      	b.n	800a262 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a24a:	2302      	movs	r3, #2
 800a24c:	73fb      	strb	r3, [r7, #15]
    break;
 800a24e:	e008      	b.n	800a262 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a250:	2301      	movs	r3, #1
 800a252:	73fb      	strb	r3, [r7, #15]
    break;
 800a254:	e005      	b.n	800a262 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a256:	2302      	movs	r3, #2
 800a258:	73fb      	strb	r3, [r7, #15]
    break;
 800a25a:	e002      	b.n	800a262 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a25c:	2302      	movs	r3, #2
 800a25e:	73fb      	strb	r3, [r7, #15]
    break;
 800a260:	bf00      	nop
  }
  return usb_status;
 800a262:	7bfb      	ldrb	r3, [r7, #15]
}
 800a264:	4618      	mov	r0, r3
 800a266:	3714      	adds	r7, #20
 800a268:	46bd      	mov	sp, r7
 800a26a:	bc80      	pop	{r7}
 800a26c:	4770      	bx	lr
 800a26e:	bf00      	nop

0800a270 <__libc_init_array>:
 800a270:	b570      	push	{r4, r5, r6, lr}
 800a272:	2600      	movs	r6, #0
 800a274:	4d0c      	ldr	r5, [pc, #48]	; (800a2a8 <__libc_init_array+0x38>)
 800a276:	4c0d      	ldr	r4, [pc, #52]	; (800a2ac <__libc_init_array+0x3c>)
 800a278:	1b64      	subs	r4, r4, r5
 800a27a:	10a4      	asrs	r4, r4, #2
 800a27c:	42a6      	cmp	r6, r4
 800a27e:	d109      	bne.n	800a294 <__libc_init_array+0x24>
 800a280:	f000 f822 	bl	800a2c8 <_init>
 800a284:	2600      	movs	r6, #0
 800a286:	4d0a      	ldr	r5, [pc, #40]	; (800a2b0 <__libc_init_array+0x40>)
 800a288:	4c0a      	ldr	r4, [pc, #40]	; (800a2b4 <__libc_init_array+0x44>)
 800a28a:	1b64      	subs	r4, r4, r5
 800a28c:	10a4      	asrs	r4, r4, #2
 800a28e:	42a6      	cmp	r6, r4
 800a290:	d105      	bne.n	800a29e <__libc_init_array+0x2e>
 800a292:	bd70      	pop	{r4, r5, r6, pc}
 800a294:	f855 3b04 	ldr.w	r3, [r5], #4
 800a298:	4798      	blx	r3
 800a29a:	3601      	adds	r6, #1
 800a29c:	e7ee      	b.n	800a27c <__libc_init_array+0xc>
 800a29e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2a2:	4798      	blx	r3
 800a2a4:	3601      	adds	r6, #1
 800a2a6:	e7f2      	b.n	800a28e <__libc_init_array+0x1e>
 800a2a8:	0800a444 	.word	0x0800a444
 800a2ac:	0800a444 	.word	0x0800a444
 800a2b0:	0800a444 	.word	0x0800a444
 800a2b4:	0800a448 	.word	0x0800a448

0800a2b8 <memset>:
 800a2b8:	4603      	mov	r3, r0
 800a2ba:	4402      	add	r2, r0
 800a2bc:	4293      	cmp	r3, r2
 800a2be:	d100      	bne.n	800a2c2 <memset+0xa>
 800a2c0:	4770      	bx	lr
 800a2c2:	f803 1b01 	strb.w	r1, [r3], #1
 800a2c6:	e7f9      	b.n	800a2bc <memset+0x4>

0800a2c8 <_init>:
 800a2c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2ca:	bf00      	nop
 800a2cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2ce:	bc08      	pop	{r3}
 800a2d0:	469e      	mov	lr, r3
 800a2d2:	4770      	bx	lr

0800a2d4 <_fini>:
 800a2d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2d6:	bf00      	nop
 800a2d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2da:	bc08      	pop	{r3}
 800a2dc:	469e      	mov	lr, r3
 800a2de:	4770      	bx	lr
