/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [6:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_14z;
  reg [2:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_1z;
  reg [10:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  reg [7:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [16:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire [23:0] celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  reg [7:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = ~celloutsig_0_6z[3];
  assign celloutsig_0_7z = ~((celloutsig_0_3z[2] | celloutsig_0_1z[2]) & celloutsig_0_6z[0]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[3] | celloutsig_1_0z[0]) & celloutsig_1_0z[0]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z[3] | in_data[171]) & celloutsig_1_0z[5]);
  assign celloutsig_1_12z = ~((celloutsig_1_10z[3] | in_data[162]) & celloutsig_1_3z);
  assign celloutsig_0_0z = in_data[64:57] & in_data[26:19];
  assign celloutsig_0_3z = in_data[29:25] & celloutsig_0_2z[5:1];
  assign celloutsig_0_1z = in_data[70:63] & in_data[14:7];
  assign celloutsig_1_13z = { celloutsig_1_7z[12:0], celloutsig_1_1z } === { celloutsig_1_8z[12:3], celloutsig_1_4z };
  assign celloutsig_1_14z = celloutsig_1_7z[21:14] || celloutsig_1_8z[12:5];
  assign celloutsig_1_18z = { celloutsig_1_10z[6:3], celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_13z } % { 1'h1, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[116:111] % { 1'h1, in_data[140:136] };
  assign celloutsig_1_19z = in_data[157:149] % { 1'h1, celloutsig_1_9z };
  assign celloutsig_1_8z = { celloutsig_1_5z[10:2], celloutsig_1_4z } % { 1'h1, celloutsig_1_5z[12:1] };
  assign celloutsig_0_6z = celloutsig_0_2z[5:0] * celloutsig_0_2z[9:4];
  assign celloutsig_0_14z = in_data[50] ? celloutsig_0_11z : celloutsig_0_0z[7:1];
  assign celloutsig_1_4z = celloutsig_1_3z ? { 1'h1, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } : celloutsig_1_0z[4:1];
  assign celloutsig_1_5z = celloutsig_1_0z[5] ? { celloutsig_1_0z[4:0], 1'h1, celloutsig_1_0z[4:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z } : in_data[118:105];
  assign celloutsig_0_9z = & celloutsig_0_1z[5:1];
  assign celloutsig_1_3z = & in_data[115:113];
  assign celloutsig_1_7z = { in_data[157:151], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z } << in_data[119:96];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_8z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_8z = celloutsig_0_1z[5:0];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_11z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_15z = 3'h0;
    else if (clkin_data[32]) celloutsig_0_15z = celloutsig_0_8z[3:1];
  always_latch
    if (clkin_data[96]) celloutsig_0_2z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_2z = { celloutsig_0_0z[6:4], celloutsig_0_0z };
  always_latch
    if (clkin_data[128]) celloutsig_1_9z = 8'h00;
    else if (clkin_data[64]) celloutsig_1_9z = in_data[161:154];
  always_latch
    if (!clkin_data[128]) celloutsig_1_10z = 8'h00;
    else if (!clkin_data[64]) celloutsig_1_10z = celloutsig_1_5z[11:4];
  assign celloutsig_0_5z = ~((celloutsig_0_3z[0] & celloutsig_0_1z[5]) | (celloutsig_0_0z[6] & celloutsig_0_2z[9]));
  assign { out_data[144:128], out_data[104:96], out_data[38:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
