Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Reading design: guarda.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "guarda.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "guarda"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : guarda
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\manja\Documents\Digitales\Laboratorio\Detectores_anti-rebote\Detector_up\FlipFlop_D.vhd" into library work
Parsing entity <flipflopD>.
Parsing architecture <tipo_D> of entity <flipflopd>.
Parsing VHDL file "C:\Users\manja\Documents\Digitales\Proyecto\Codigos\cir_guardar\registro_desplazamiento.vhd" into library work
Parsing entity <registro_desplazamiento>.
Parsing architecture <Behavioral> of entity <registro_desplazamiento>.
Parsing VHDL file "C:\Users\manja\Documents\Digitales\Proyecto\Codigos\cir_guardar\Detect_up_.vhd" into library work
Parsing entity <Flanco_sub>.
Parsing architecture <Behavioral> of entity <flanco_sub>.
Parsing VHDL file "C:\Users\manja\Documents\Digitales\Proyecto\Codigos\cir_guardar\guarda.vhd" into library work
Parsing entity <guarda>.
Parsing architecture <Behavioral> of entity <guarda>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <guarda> (architecture <Behavioral>) from library <work>.

Elaborating entity <registro_desplazamiento> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Flanco_sub> (architecture <Behavioral>) from library <work>.

Elaborating entity <flipflopD> (architecture <tipo_D>) from library <work>.

Elaborating entity <registro_desplazamiento> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <guarda>.
    Related source file is "C:\Users\manja\Documents\Digitales\Proyecto\Codigos\cir_guardar\guarda.vhd".
    Found 32-bit adder for signal <n0140> created at line 106.
    Found 32-bit adder for signal <DT> created at line 106.
    Found 32x8-bit multiplier for signal <n0080> created at line 106.
    Found 32x5-bit multiplier for signal <n0081> created at line 106.
    Found 32-bit comparator lessequal for signal <n0014> created at line 110
    Found 32-bit comparator greater for signal <GND_5_o_DT[31]_LessThan_16_o> created at line 110
    Found 32-bit comparator greater for signal <GND_5_o_DT[31]_LessThan_18_o> created at line 111
    Found 32-bit comparator greater for signal <GND_5_o_DT[31]_LessThan_20_o> created at line 112
    Found 32-bit comparator greater for signal <GND_5_o_DT[31]_LessThan_22_o> created at line 113
    Found 32-bit comparator greater for signal <GND_5_o_DT[31]_LessThan_24_o> created at line 114
    Found 32-bit comparator greater for signal <GND_5_o_DT[31]_LessThan_26_o> created at line 115
    Found 32-bit comparator greater for signal <GND_5_o_DT[31]_LessThan_28_o> created at line 116
    Found 32-bit comparator greater for signal <GND_5_o_DT[31]_LessThan_30_o> created at line 117
    Found 32-bit comparator greater for signal <GND_5_o_DT[31]_LessThan_32_o> created at line 118
    Found 32-bit comparator greater for signal <GND_5_o_DT[31]_LessThan_34_o> created at line 119
    Found 32-bit comparator greater for signal <GND_5_o_DT[31]_LessThan_36_o> created at line 120
    Found 32-bit comparator greater for signal <GND_5_o_DT[31]_LessThan_38_o> created at line 121
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  13 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <guarda> synthesized.

Synthesizing Unit <registro_desplazamiento_1>.
    Related source file is "C:\Users\manja\Documents\Digitales\Proyecto\Codigos\cir_guardar\registro_desplazamiento.vhd".
        n = 5
    Found 5-bit register for signal <reg>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <registro_desplazamiento_1> synthesized.

Synthesizing Unit <Flanco_sub>.
    Related source file is "C:\Users\manja\Documents\Digitales\Proyecto\Codigos\cir_guardar\Detect_up_.vhd".
    Summary:
	no macro.
Unit <Flanco_sub> synthesized.

Synthesizing Unit <flipflopD>.
    Related source file is "C:\Users\manja\Documents\Digitales\Laboratorio\Detectores_anti-rebote\Detector_up\FlipFlop_D.vhd".
    Found 1-bit register for signal <q_int>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <flipflopD> synthesized.

Synthesizing Unit <registro_desplazamiento_2>.
    Related source file is "C:\Users\manja\Documents\Digitales\Proyecto\Codigos\cir_guardar\registro_desplazamiento.vhd".
        n = 13
    Found 13-bit register for signal <reg>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <registro_desplazamiento_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x5-bit multiplier                                   : 1
 32x8-bit multiplier                                   : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 5
 1-bit register                                        : 1
 13-bit register                                       : 1
 5-bit register                                        : 3
# Comparators                                          : 13
 32-bit comparator greater                             : 12
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 2
 5-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <guarda>.
	Multiplier <Mmult_n0080> in block <guarda> and adder/subtractor <Madd_n0140> in block <guarda> are combined into a MAC<Maddsub_n0080>.
Unit <guarda> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 6x8-to-32-bit MAC                                     : 1
# Multipliers                                          : 1
 6x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 29
 Flip-Flops                                            : 29
# Comparators                                          : 13
 32-bit comparator greater                             : 12
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 2
 5-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <registro_desplazamiento_2> ...

Optimizing unit <guarda> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block guarda, actual ratio is 0.
FlipFlop registro1/reg_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop registro1/reg_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop registro1/reg_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop registro1/reg_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop registro1/reg_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : guarda.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 257
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 25
#      LUT3                        : 3
#      LUT4                        : 13
#      LUT5                        : 128
#      LUT6                        : 2
#      MUXCY                       : 81
#      VCC                         : 1
# FlipFlops/Latches                : 34
#      FD                          : 1
#      FDE                         : 13
#      FDRE                        : 20
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 6
#      OBUF                        : 29
# DSPs                             : 3
#      DSP48E1                     : 3

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              29  out of  126800     0%  
 Number of Slice LUTs:                  174  out of  63400     0%  
    Number used as Logic:               174  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    186
   Number with an unused Flip Flop:     157  out of    186    84%  
   Number with an unused LUT:            12  out of    186     6%  
   Number of fully used LUT-FF pairs:    17  out of    186     9%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of    210    17%  
    IOB Flip Flops/Latches:               5

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      3  out of    240     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLOCK                              | BUFGP                  | 37    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 10.056ns (Maximum Frequency: 99.448MHz)
   Minimum input arrival time before clock: 2.159ns
   Maximum output required time after clock: 0.883ns
   Maximum combinational path delay: 1.616ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK'
  Clock period: 10.056ns (frequency: 99.448MHz)
  Total number of paths / destination ports: 3348347 / 41
-------------------------------------------------------------------------
Delay:               10.056ns (Levels of Logic = 11)
  Source:            Mmult_n0081 (DSP)
  Destination:       registro4/reg_9 (FF)
  Source Clock:      CLOCK rising
  Destination Clock: CLOCK rising

  Data Path: Mmult_n0081 to registro4/reg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48E1:CLK->PCOUT47    1   4.008   0.000  Mmult_n0081 (Mmult_n0081_PCOUT_to_Maddsub_n0080_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.713   0.000  Maddsub_n0080 (Maddsub_n0080_PCOUT_to_Madd_DT1_PCIN_47)
     DSP48E1:PCIN47->P3   20   1.518   1.044  Madd_DT1 (DT<3>)
     LUT5:I0->O            1   0.124   0.000  Mcompar_GND_5_o_DT[31]_LessThan_34_o_lut<0> (Mcompar_GND_5_o_DT[31]_LessThan_34_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  Mcompar_GND_5_o_DT[31]_LessThan_34_o_cy<0> (Mcompar_GND_5_o_DT[31]_LessThan_34_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  Mcompar_GND_5_o_DT[31]_LessThan_34_o_cy<1> (Mcompar_GND_5_o_DT[31]_LessThan_34_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Mcompar_GND_5_o_DT[31]_LessThan_34_o_cy<2> (Mcompar_GND_5_o_DT[31]_LessThan_34_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Mcompar_GND_5_o_DT[31]_LessThan_34_o_cy<3> (Mcompar_GND_5_o_DT[31]_LessThan_34_o_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Mcompar_GND_5_o_DT[31]_LessThan_34_o_cy<4> (Mcompar_GND_5_o_DT[31]_LessThan_34_o_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Mcompar_GND_5_o_DT[31]_LessThan_34_o_cy<5> (Mcompar_GND_5_o_DT[31]_LessThan_34_o_cy<5>)
     MUXCY:CI->O           2   0.334   0.542  Mcompar_GND_5_o_DT[31]_LessThan_34_o_cy<6> (Mcompar_GND_5_o_DT[31]_LessThan_34_o_cy<6>)
     LUT2:I0->O            1   0.124   0.000  control<9>1 (control<9>)
     FDE:D                     0.030          registro4/reg_9
    ----------------------------------------
    Total                     10.056ns (8.470ns logic, 1.586ns route)
                                       (84.2% logic, 15.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK'
  Total number of paths / destination ports: 395 / 82
-------------------------------------------------------------------------
Offset:              2.159ns (Levels of Logic = 2)
  Source:            Sen<0> (PAD)
  Destination:       Mmult_n0081 (DSP)
  Destination Clock: CLOCK rising

  Data Path: Sen<0> to Mmult_n0081
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.946  Sen_0_IBUF (Sen_0_IBUF)
     LUT5:I0->O           24   0.124   0.545  borrar<4>1 (borrar_OBUF)
     DSP48E1:RSTB              0.543          Maddsub_n0080
    ----------------------------------------
    Total                      2.159ns (0.668ns logic, 1.491ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              0.883ns (Levels of Logic = 1)
  Source:            registro2/reg_4 (FF)
  Destination:       Num2<4> (PAD)
  Source Clock:      CLOCK rising

  Data Path: registro2/reg_4 to Num2<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.478   0.405  registro2/reg_4 (registro2/reg_4)
     OBUF:I->O                 0.000          Num2_4_OBUF (Num2<4>)
    ----------------------------------------
    Total                      0.883ns (0.478ns logic, 0.405ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Delay:               1.616ns (Levels of Logic = 3)
  Source:            Sen<0> (PAD)
  Destination:       borrar (PAD)

  Data Path: Sen<0> to borrar
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.946  Sen_0_IBUF (Sen_0_IBUF)
     LUT5:I0->O           24   0.124   0.545  borrar<4>1 (borrar_OBUF)
     OBUF:I->O                 0.000          borrar_OBUF (borrar)
    ----------------------------------------
    Total                      1.616ns (0.125ns logic, 1.491ns route)
                                       (7.7% logic, 92.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   10.056|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 21.39 secs
 
--> 

Total memory usage is 417928 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

