<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>triton::arch::arm::arm32::Arm32Cpu Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libTriton
   &#160;<span id="projectnumber">version 0.9 build 1503</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacetriton.html">triton</a></li><li class="navelem"><a class="el" href="namespacetriton_1_1arch.html">arch</a></li><li class="navelem"><a class="el" href="namespacetriton_1_1arch_1_1arm.html">arm</a></li><li class="navelem"><a class="el" href="namespacetriton_1_1arch_1_1arm_1_1arm32.html">arm32</a></li><li class="navelem"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html">Arm32Cpu</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">triton::arch::arm::arm32::Arm32Cpu Class Reference<div class="ingroups"><a class="el" href="group__triton.html">Triton</a> &raquo; <a class="el" href="group__arch.html">Arch</a> &raquo; <a class="el" href="group__arm.html">Arm</a> &raquo; <a class="el" href="group__arm32.html">Arm32</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>This class is used to describe the ARM (32-bits) spec.  
 <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for triton::arch::arm::arm32::Arm32Cpu:</div>
<div class="dyncontent">
<div class="center"><!-- SVG 0 -->
</div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:aa7590cf90dc5173c63c2ff4adc0c02f5"><td class="memItemLeft" align="right" valign="top"><a id="aa7590cf90dc5173c63c2ff4adc0c02f5"></a>
TRITON_EXPORT&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#aa7590cf90dc5173c63c2ff4adc0c02f5">Arm32Cpu</a> (<a class="el" href="classtriton_1_1callbacks_1_1Callbacks.html">triton::callbacks::Callbacks</a> *callbacks=nullptr)</td></tr>
<tr class="memdesc:aa7590cf90dc5173c63c2ff4adc0c02f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor. <br /></td></tr>
<tr class="separator:aa7590cf90dc5173c63c2ff4adc0c02f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab72f5fa4475368e6e261e073537a48a8"><td class="memItemLeft" align="right" valign="top"><a id="ab72f5fa4475368e6e261e073537a48a8"></a>
TRITON_EXPORT&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ab72f5fa4475368e6e261e073537a48a8">Arm32Cpu</a> (const <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html">Arm32Cpu</a> &amp;other)</td></tr>
<tr class="memdesc:ab72f5fa4475368e6e261e073537a48a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor. <br /></td></tr>
<tr class="separator:ab72f5fa4475368e6e261e073537a48a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a898482f30fe404127b5ef4c585ca301c"><td class="memItemLeft" align="right" valign="top"><a id="a898482f30fe404127b5ef4c585ca301c"></a>
virtual TRITON_EXPORT&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a898482f30fe404127b5ef4c585ca301c">~Arm32Cpu</a> ()</td></tr>
<tr class="memdesc:a898482f30fe404127b5ef4c585ca301c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destructor. <br /></td></tr>
<tr class="separator:a898482f30fe404127b5ef4c585ca301c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b37aac22c66524eb500dbf9e2b39dc"><td class="memItemLeft" align="right" valign="top"><a id="ad9b37aac22c66524eb500dbf9e2b39dc"></a>
TRITON_EXPORT <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html">Arm32Cpu</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ad9b37aac22c66524eb500dbf9e2b39dc">operator=</a> (const <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html">Arm32Cpu</a> &amp;other)</td></tr>
<tr class="memdesc:ad9b37aac22c66524eb500dbf9e2b39dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copies a <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html" title="This class is used to describe the ARM (32-bits) spec. ">Arm32Cpu</a> class. <br /></td></tr>
<tr class="separator:ad9b37aac22c66524eb500dbf9e2b39dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c94514a435c4f8e73e87763fccbd7f0"><td class="memItemLeft" align="right" valign="top"><a id="a2c94514a435c4f8e73e87763fccbd7f0"></a>
TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a2c94514a435c4f8e73e87763fccbd7f0">isGPR</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const</td></tr>
<tr class="memdesc:a2c94514a435c4f8e73e87763fccbd7f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if regId is a GRP. <br /></td></tr>
<tr class="separator:a2c94514a435c4f8e73e87763fccbd7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a552ac042ffac06469f5049d65d25395e"><td class="memItemLeft" align="right" valign="top"><a id="a552ac042ffac06469f5049d65d25395e"></a>
TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a552ac042ffac06469f5049d65d25395e">isFlag</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const</td></tr>
<tr class="memdesc:a552ac042ffac06469f5049d65d25395e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the register ID is a flag. <br /></td></tr>
<tr class="separator:a552ac042ffac06469f5049d65d25395e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac78fee0a82a35459f6d669b936448f11"><td class="memItemLeft" align="right" valign="top"><a id="ac78fee0a82a35459f6d669b936448f11"></a>
TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ac78fee0a82a35459f6d669b936448f11">isRegister</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const</td></tr>
<tr class="memdesc:ac78fee0a82a35459f6d669b936448f11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the register ID is a register. <br /></td></tr>
<tr class="separator:ac78fee0a82a35459f6d669b936448f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d230c275210bfb41cb0d4d943f1c7d8"><td class="memItemLeft" align="right" valign="top"><a id="a6d230c275210bfb41cb0d4d943f1c7d8"></a>
TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a6d230c275210bfb41cb0d4d943f1c7d8">isRegisterValid</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const</td></tr>
<tr class="memdesc:a6d230c275210bfb41cb0d4d943f1c7d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the register ID is valid. <br /></td></tr>
<tr class="separator:a6d230c275210bfb41cb0d4d943f1c7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a2162af28bcbc730f0ed9555cca1e1"><td class="memItemLeft" align="right" valign="top"><a id="a70a2162af28bcbc730f0ed9555cca1e1"></a>
TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a70a2162af28bcbc730f0ed9555cca1e1">isThumb</a> (void) const</td></tr>
<tr class="memdesc:a70a2162af28bcbc730f0ed9555cca1e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the execution mode is Thumb. Only useful for Arm32. <br /></td></tr>
<tr class="separator:a70a2162af28bcbc730f0ed9555cca1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add372e367434bb113d431779395131f2"><td class="memItemLeft" align="right" valign="top"><a id="add372e367434bb113d431779395131f2"></a>
TRITON_EXPORT const std::unordered_map&lt; <a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>, const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#add372e367434bb113d431779395131f2">getAllRegisters</a> (void) const</td></tr>
<tr class="memdesc:add372e367434bb113d431779395131f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns all registers. <br /></td></tr>
<tr class="separator:add372e367434bb113d431779395131f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addffc0fedec16f0f5e1b5c3f13f91ee4"><td class="memItemLeft" align="right" valign="top"><a id="addffc0fedec16f0f5e1b5c3f13f91ee4"></a>
TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#addffc0fedec16f0f5e1b5c3f13f91ee4">getParentRegister</a> (const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;reg) const</td></tr>
<tr class="memdesc:addffc0fedec16f0f5e1b5c3f13f91ee4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns parent register from a given one. <br /></td></tr>
<tr class="separator:addffc0fedec16f0f5e1b5c3f13f91ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adefbf4919beca5d953283b647d3680ae"><td class="memItemLeft" align="right" valign="top"><a id="adefbf4919beca5d953283b647d3680ae"></a>
TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#adefbf4919beca5d953283b647d3680ae">getParentRegister</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> id) const</td></tr>
<tr class="memdesc:adefbf4919beca5d953283b647d3680ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns parent register from a given one. <br /></td></tr>
<tr class="separator:adefbf4919beca5d953283b647d3680ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8719837eedbb82e78b57ce397e1f31fa"><td class="memItemLeft" align="right" valign="top"><a id="a8719837eedbb82e78b57ce397e1f31fa"></a>
TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a8719837eedbb82e78b57ce397e1f31fa">getProgramCounter</a> (void) const</td></tr>
<tr class="memdesc:a8719837eedbb82e78b57ce397e1f31fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the program counter register. <br /></td></tr>
<tr class="separator:a8719837eedbb82e78b57ce397e1f31fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787ed36727a5a7ae48367539127ef701"><td class="memItemLeft" align="right" valign="top"><a id="a787ed36727a5a7ae48367539127ef701"></a>
TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a787ed36727a5a7ae48367539127ef701">getRegister</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> id) const</td></tr>
<tr class="memdesc:a787ed36727a5a7ae48367539127ef701"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns register from id. <br /></td></tr>
<tr class="separator:a787ed36727a5a7ae48367539127ef701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5172d6a64fc051e31d89f45f20609c3b"><td class="memItemLeft" align="right" valign="top"><a id="a5172d6a64fc051e31d89f45f20609c3b"></a>
TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a5172d6a64fc051e31d89f45f20609c3b">getRegister</a> (const std::string &amp;name) const</td></tr>
<tr class="memdesc:a5172d6a64fc051e31d89f45f20609c3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns register from name. <br /></td></tr>
<tr class="separator:a5172d6a64fc051e31d89f45f20609c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b1f0941263fbe0f99c758e542cf8f8"><td class="memItemLeft" align="right" valign="top"><a id="a27b1f0941263fbe0f99c758e542cf8f8"></a>
TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a27b1f0941263fbe0f99c758e542cf8f8">getStackPointer</a> (void) const</td></tr>
<tr class="memdesc:a27b1f0941263fbe0f99c758e542cf8f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the stack pointer register. <br /></td></tr>
<tr class="separator:a27b1f0941263fbe0f99c758e542cf8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f241d863a6844b69969c91dcb92757b"><td class="memItemLeft" align="right" valign="top"><a id="a0f241d863a6844b69969c91dcb92757b"></a>
TRITON_EXPORT std::set&lt; const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a0f241d863a6844b69969c91dcb92757b">getParentRegisters</a> (void) const</td></tr>
<tr class="memdesc:a0f241d863a6844b69969c91dcb92757b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns all parent registers. <br /></td></tr>
<tr class="separator:a0f241d863a6844b69969c91dcb92757b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e4b1d24b312a5e0af3ade96b4d197f"><td class="memItemLeft" align="right" valign="top"><a id="ab6e4b1d24b312a5e0af3ade96b4d197f"></a>
TRITON_EXPORT std::vector&lt; <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ab6e4b1d24b312a5e0af3ade96b4d197f">getConcreteMemoryAreaValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size, bool execCallbacks=true) const</td></tr>
<tr class="memdesc:ab6e4b1d24b312a5e0af3ade96b4d197f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the concrete value of a memory area. <br /></td></tr>
<tr class="separator:ab6e4b1d24b312a5e0af3ade96b4d197f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be39563121373c58c023105655861a2"><td class="memItemLeft" align="right" valign="top"><a id="a3be39563121373c58c023105655861a2"></a>
TRITON_EXPORT <a class="el" href="group__arch.html#gadee281336a9e33970bba8e2c0784f329">triton::arch::endianness_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a3be39563121373c58c023105655861a2">getEndianness</a> (void) const</td></tr>
<tr class="memdesc:a3be39563121373c58c023105655861a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the kind of endianness as <a class="el" href="group__arch.html#gadee281336a9e33970bba8e2c0784f329">triton::arch::endianness_e</a>. <br /></td></tr>
<tr class="separator:a3be39563121373c58c023105655861a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0ac6466640899bfafc6589cf466984b"><td class="memItemLeft" align="right" valign="top"><a id="aa0ac6466640899bfafc6589cf466984b"></a>
TRITON_EXPORT <a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#aa0ac6466640899bfafc6589cf466984b">gprBitSize</a> (void) const</td></tr>
<tr class="memdesc:aa0ac6466640899bfafc6589cf466984b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the bit in bit of the General Purpose Registers. <br /></td></tr>
<tr class="separator:aa0ac6466640899bfafc6589cf466984b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a192e1f011faa42888639a93237e7cf00"><td class="memItemLeft" align="right" valign="top"><a id="a192e1f011faa42888639a93237e7cf00"></a>
TRITON_EXPORT <a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a192e1f011faa42888639a93237e7cf00">gprSize</a> (void) const</td></tr>
<tr class="memdesc:a192e1f011faa42888639a93237e7cf00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the bit in byte of the General Purpose Registers. <br /></td></tr>
<tr class="separator:a192e1f011faa42888639a93237e7cf00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c22022cf3ae5b92118eedb16278a99"><td class="memItemLeft" align="right" valign="top"><a id="ad5c22022cf3ae5b92118eedb16278a99"></a>
TRITON_EXPORT <a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ad5c22022cf3ae5b92118eedb16278a99">numberOfRegisters</a> (void) const</td></tr>
<tr class="memdesc:ad5c22022cf3ae5b92118eedb16278a99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of registers according to the CPU architecture. <br /></td></tr>
<tr class="separator:ad5c22022cf3ae5b92118eedb16278a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac238dba6789d092dc249e0f034dde774"><td class="memItemLeft" align="right" valign="top"><a id="ac238dba6789d092dc249e0f034dde774"></a>
TRITON_EXPORT <a class="el" href="group__triton.html#ga934595e3b389ea950980e6dc8f68ec92">triton::uint512</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ac238dba6789d092dc249e0f034dde774">getConcreteMemoryValue</a> (const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;mem, bool execCallbacks=true) const</td></tr>
<tr class="memdesc:ac238dba6789d092dc249e0f034dde774"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the concrete value of memory cells. <br /></td></tr>
<tr class="separator:ac238dba6789d092dc249e0f034dde774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a514cb0bc9a5629ee1e50aac8d472ff38"><td class="memItemLeft" align="right" valign="top"><a id="a514cb0bc9a5629ee1e50aac8d472ff38"></a>
TRITON_EXPORT <a class="el" href="group__triton.html#ga934595e3b389ea950980e6dc8f68ec92">triton::uint512</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a514cb0bc9a5629ee1e50aac8d472ff38">getConcreteRegisterValue</a> (const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;reg, bool execCallbacks=true) const</td></tr>
<tr class="memdesc:a514cb0bc9a5629ee1e50aac8d472ff38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the concrete value of a register. <br /></td></tr>
<tr class="separator:a514cb0bc9a5629ee1e50aac8d472ff38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f7dc264f74a0456dda9a7f8bae73028"><td class="memItemLeft" align="right" valign="top"><a id="a6f7dc264f74a0456dda9a7f8bae73028"></a>
TRITON_EXPORT <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a6f7dc264f74a0456dda9a7f8bae73028">getConcreteMemoryValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> addr, bool execCallbacks=true) const</td></tr>
<tr class="memdesc:a6f7dc264f74a0456dda9a7f8bae73028"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the concrete value of a memory cell. <br /></td></tr>
<tr class="separator:a6f7dc264f74a0456dda9a7f8bae73028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f022eb38f76e96c4c812b59fa54fa48"><td class="memItemLeft" align="right" valign="top"><a id="a8f022eb38f76e96c4c812b59fa54fa48"></a>
TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a8f022eb38f76e96c4c812b59fa54fa48">clear</a> (void)</td></tr>
<tr class="memdesc:a8f022eb38f76e96c4c812b59fa54fa48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the architecture states (registers and memory). <br /></td></tr>
<tr class="separator:a8f022eb38f76e96c4c812b59fa54fa48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad26357779f11d81dc53a0b9f6f3af47f"><td class="memItemLeft" align="right" valign="top"><a id="ad26357779f11d81dc53a0b9f6f3af47f"></a>
TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ad26357779f11d81dc53a0b9f6f3af47f">disassembly</a> (<a class="el" href="classtriton_1_1arch_1_1Instruction.html">triton::arch::Instruction</a> &amp;inst) const</td></tr>
<tr class="memdesc:ad26357779f11d81dc53a0b9f6f3af47f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disassembles the instruction according to the architecture. <br /></td></tr>
<tr class="separator:ad26357779f11d81dc53a0b9f6f3af47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c5dd83c12dadc8345f1603f67fec6b"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ab0c5dd83c12dadc8345f1603f67fec6b">setConcreteMemoryAreaValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, const std::vector&lt; <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> &gt; &amp;values)</td></tr>
<tr class="memdesc:ab0c5dd83c12dadc8345f1603f67fec6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of a memory area.  <a href="#ab0c5dd83c12dadc8345f1603f67fec6b">More...</a><br /></td></tr>
<tr class="separator:ab0c5dd83c12dadc8345f1603f67fec6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a17d6bacd1a20cd3c74174cf5ce5324"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a3a17d6bacd1a20cd3c74174cf5ce5324">setConcreteMemoryAreaValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, const <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> *area, <a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size)</td></tr>
<tr class="memdesc:a3a17d6bacd1a20cd3c74174cf5ce5324"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of a memory area.  <a href="#a3a17d6bacd1a20cd3c74174cf5ce5324">More...</a><br /></td></tr>
<tr class="separator:a3a17d6bacd1a20cd3c74174cf5ce5324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc21c39e2e7d641a9b126da044b20170"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#afc21c39e2e7d641a9b126da044b20170">setConcreteMemoryValue</a> (const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;mem, const <a class="el" href="group__triton.html#ga934595e3b389ea950980e6dc8f68ec92">triton::uint512</a> &amp;value)</td></tr>
<tr class="memdesc:afc21c39e2e7d641a9b126da044b20170"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of memory cells.  <a href="#afc21c39e2e7d641a9b126da044b20170">More...</a><br /></td></tr>
<tr class="separator:afc21c39e2e7d641a9b126da044b20170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fdf9e5ad26a91c1b5b60308447f715b"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a0fdf9e5ad26a91c1b5b60308447f715b">setConcreteMemoryValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> addr, <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> value)</td></tr>
<tr class="memdesc:a0fdf9e5ad26a91c1b5b60308447f715b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of a memory cell.  <a href="#a0fdf9e5ad26a91c1b5b60308447f715b">More...</a><br /></td></tr>
<tr class="separator:a0fdf9e5ad26a91c1b5b60308447f715b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52a0157250937c96202be9d816b1113"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ac52a0157250937c96202be9d816b1113">setConcreteRegisterValue</a> (const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;reg, const <a class="el" href="group__triton.html#ga934595e3b389ea950980e6dc8f68ec92">triton::uint512</a> &amp;value)</td></tr>
<tr class="memdesc:ac52a0157250937c96202be9d816b1113"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of a register.  <a href="#ac52a0157250937c96202be9d816b1113">More...</a><br /></td></tr>
<tr class="separator:ac52a0157250937c96202be9d816b1113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae768f5db354b3fa53866b9e9246dee9c"><td class="memItemLeft" align="right" valign="top"><a id="ae768f5db354b3fa53866b9e9246dee9c"></a>
TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ae768f5db354b3fa53866b9e9246dee9c">setThumb</a> (bool state)</td></tr>
<tr class="memdesc:ae768f5db354b3fa53866b9e9246dee9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets CPU state to Thumb mode. <br /></td></tr>
<tr class="separator:ae768f5db354b3fa53866b9e9246dee9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56d622ff16aec0308ae04ea1bca91401"><td class="memItemLeft" align="right" valign="top"><a id="a56d622ff16aec0308ae04ea1bca91401"></a>
TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a56d622ff16aec0308ae04ea1bca91401">isConcreteMemoryValueDefined</a> (const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;mem) const</td></tr>
<tr class="memdesc:a56d622ff16aec0308ae04ea1bca91401"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if memory cells have a defined concrete value. <br /></td></tr>
<tr class="separator:a56d622ff16aec0308ae04ea1bca91401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b2e49178ef937e398a0bc10be2973dc"><td class="memItemLeft" align="right" valign="top"><a id="a8b2e49178ef937e398a0bc10be2973dc"></a>
TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a8b2e49178ef937e398a0bc10be2973dc">isConcreteMemoryValueDefined</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size=1) const</td></tr>
<tr class="memdesc:a8b2e49178ef937e398a0bc10be2973dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if memory cells have a defined concrete value. <br /></td></tr>
<tr class="separator:a8b2e49178ef937e398a0bc10be2973dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bbfda598650c9fc5ede341e6de9f197"><td class="memItemLeft" align="right" valign="top"><a id="a4bbfda598650c9fc5ede341e6de9f197"></a>
TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a4bbfda598650c9fc5ede341e6de9f197">clearConcreteMemoryValue</a> (const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;mem)</td></tr>
<tr class="memdesc:a4bbfda598650c9fc5ede341e6de9f197"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears concrete values assigned to the memory cells. <br /></td></tr>
<tr class="separator:a4bbfda598650c9fc5ede341e6de9f197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91ee600c32d84757ae3bb43ea2446814"><td class="memItemLeft" align="right" valign="top"><a id="a91ee600c32d84757ae3bb43ea2446814"></a>
TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a91ee600c32d84757ae3bb43ea2446814">clearConcreteMemoryValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size=1)</td></tr>
<tr class="memdesc:a91ee600c32d84757ae3bb43ea2446814"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears concrete values assigned to the memory cells. <br /></td></tr>
<tr class="separator:a91ee600c32d84757ae3bb43ea2446814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classtriton_1_1arch_1_1CpuInterface"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classtriton_1_1arch_1_1CpuInterface')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html">triton::arch::CpuInterface</a></td></tr>
<tr class="memitem:aa248c2fd7f359fa5a4f2acfcb81e32df inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top"><a id="aa248c2fd7f359fa5a4f2acfcb81e32df"></a>
virtual TRITON_EXPORT&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#aa248c2fd7f359fa5a4f2acfcb81e32df">~CpuInterface</a> ()</td></tr>
<tr class="memdesc:aa248c2fd7f359fa5a4f2acfcb81e32df inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destructor. <br /></td></tr>
<tr class="separator:aa248c2fd7f359fa5a4f2acfcb81e32df inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications.html">triton::arch::arm::arm32::Arm32Specifications</a></td></tr>
<tr class="memitem:a8742639a1e97fff930974c3c30071083 inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memItemLeft" align="right" valign="top"><a id="a8742639a1e97fff930974c3c30071083"></a>
TRITON_EXPORT&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications.html#a8742639a1e97fff930974c3c30071083">Arm32Specifications</a> (<a class="el" href="group__arch.html#ga72199f3206aa1c9b09b2688cb8d3e7ab">triton::arch::architecture_e</a>)</td></tr>
<tr class="memdesc:a8742639a1e97fff930974c3c30071083 inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor. <br /></td></tr>
<tr class="separator:a8742639a1e97fff930974c3c30071083 inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172a75c59740506301df27391d5ce1ff inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memItemLeft" align="right" valign="top"><a id="a172a75c59740506301df27391d5ce1ff"></a>
TRITON_EXPORT <a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications.html#a172a75c59740506301df27391d5ce1ff">capstoneRegisterToTritonRegister</a> (<a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> id) const</td></tr>
<tr class="memdesc:a172a75c59740506301df27391d5ce1ff inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="mdescLeft">&#160;</td><td class="mdescRight">Converts a capstone's register id to a triton's register id. <br /></td></tr>
<tr class="separator:a172a75c59740506301df27391d5ce1ff inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a476332f0135407b40745820dbd0906ea inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memItemLeft" align="right" valign="top"><a id="a476332f0135407b40745820dbd0906ea"></a>
TRITON_EXPORT <a class="el" href="group__arm.html#ga18ff1a0f5bf86b9d4a30f6a64dd77480">triton::arch::arm::shift_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications.html#a476332f0135407b40745820dbd0906ea">capstoneShiftToTritonShift</a> (<a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> id) const</td></tr>
<tr class="memdesc:a476332f0135407b40745820dbd0906ea inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="mdescLeft">&#160;</td><td class="mdescRight">Converts a capstone's shift id to a triton's shift id. <br /></td></tr>
<tr class="separator:a476332f0135407b40745820dbd0906ea inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ee77689e11f7cb5e0c4c5cfc9e95e7 inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memItemLeft" align="right" valign="top"><a id="a81ee77689e11f7cb5e0c4c5cfc9e95e7"></a>
TRITON_EXPORT <a class="el" href="group__arm.html#gafb11519aeaae1c32ca6b5dfbee241780">triton::arch::arm::condition_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications.html#a81ee77689e11f7cb5e0c4c5cfc9e95e7">capstoneConditionToTritonCondition</a> (<a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> id) const</td></tr>
<tr class="memdesc:a81ee77689e11f7cb5e0c4c5cfc9e95e7 inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="mdescLeft">&#160;</td><td class="mdescRight">Converts a capstone's condition id to a triton's condition id. <br /></td></tr>
<tr class="separator:a81ee77689e11f7cb5e0c4c5cfc9e95e7 inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3bcffc96444c26629c89eb11413763 inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memItemLeft" align="right" valign="top"><a id="a2e3bcffc96444c26629c89eb11413763"></a>
TRITON_EXPORT <a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications.html#a2e3bcffc96444c26629c89eb11413763">capstoneInstructionToTritonInstruction</a> (<a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> id) const</td></tr>
<tr class="memdesc:a2e3bcffc96444c26629c89eb11413763 inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="mdescLeft">&#160;</td><td class="mdescRight">Converts a capstone's instruction id to a triton's instruction id. <br /></td></tr>
<tr class="separator:a2e3bcffc96444c26629c89eb11413763 inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a93f48be83d688a59fff483a4d37209bf"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; <a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>, <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>, <a class="el" href="classtriton_1_1IdentityHash.html">IdentityHash</a>&lt; <a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a93f48be83d688a59fff483a4d37209bf">memory</a></td></tr>
<tr class="memdesc:a93f48be83d688a59fff483a4d37209bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">map of address -&gt; concrete value  <a href="#a93f48be83d688a59fff483a4d37209bf">More...</a><br /></td></tr>
<tr class="separator:a93f48be83d688a59fff483a4d37209bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae63dd20e254f5dde6034371ecbf99f22"><td class="memItemLeft" align="right" valign="top"><a id="ae63dd20e254f5dde6034371ecbf99f22"></a>
<a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ae63dd20e254f5dde6034371ecbf99f22">r0</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:ae63dd20e254f5dde6034371ecbf99f22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r0. <br /></td></tr>
<tr class="separator:ae63dd20e254f5dde6034371ecbf99f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26727e91c683b6f699446e42fc52662c"><td class="memItemLeft" align="right" valign="top"><a id="a26727e91c683b6f699446e42fc52662c"></a>
<a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a26727e91c683b6f699446e42fc52662c">r1</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a26727e91c683b6f699446e42fc52662c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r1. <br /></td></tr>
<tr class="separator:a26727e91c683b6f699446e42fc52662c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a124bd87dc4af66410a52d54945720e4f"><td class="memItemLeft" align="right" valign="top"><a id="a124bd87dc4af66410a52d54945720e4f"></a>
<a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a124bd87dc4af66410a52d54945720e4f">r2</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a124bd87dc4af66410a52d54945720e4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r2. <br /></td></tr>
<tr class="separator:a124bd87dc4af66410a52d54945720e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2d08be5247c3e5f28c41fedd5f810b0"><td class="memItemLeft" align="right" valign="top"><a id="ae2d08be5247c3e5f28c41fedd5f810b0"></a>
<a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ae2d08be5247c3e5f28c41fedd5f810b0">r3</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:ae2d08be5247c3e5f28c41fedd5f810b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r3. <br /></td></tr>
<tr class="separator:ae2d08be5247c3e5f28c41fedd5f810b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af16259895359ff236456d971c8700a3b"><td class="memItemLeft" align="right" valign="top"><a id="af16259895359ff236456d971c8700a3b"></a>
<a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#af16259895359ff236456d971c8700a3b">r4</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:af16259895359ff236456d971c8700a3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r4. <br /></td></tr>
<tr class="separator:af16259895359ff236456d971c8700a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8a7647e02261354e1bab527cacbf9b5"><td class="memItemLeft" align="right" valign="top"><a id="aa8a7647e02261354e1bab527cacbf9b5"></a>
<a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#aa8a7647e02261354e1bab527cacbf9b5">r5</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:aa8a7647e02261354e1bab527cacbf9b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r5. <br /></td></tr>
<tr class="separator:aa8a7647e02261354e1bab527cacbf9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54351bdd4137543073db225bcf7a495b"><td class="memItemLeft" align="right" valign="top"><a id="a54351bdd4137543073db225bcf7a495b"></a>
<a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a54351bdd4137543073db225bcf7a495b">r6</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a54351bdd4137543073db225bcf7a495b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r6. <br /></td></tr>
<tr class="separator:a54351bdd4137543073db225bcf7a495b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bf49019bc12b4689b374f06f766cc7a"><td class="memItemLeft" align="right" valign="top"><a id="a1bf49019bc12b4689b374f06f766cc7a"></a>
<a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a1bf49019bc12b4689b374f06f766cc7a">r7</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a1bf49019bc12b4689b374f06f766cc7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r7. <br /></td></tr>
<tr class="separator:a1bf49019bc12b4689b374f06f766cc7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacee0b1787f0221980782ebd67c41c3a"><td class="memItemLeft" align="right" valign="top"><a id="aacee0b1787f0221980782ebd67c41c3a"></a>
<a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#aacee0b1787f0221980782ebd67c41c3a">r8</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:aacee0b1787f0221980782ebd67c41c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r8. <br /></td></tr>
<tr class="separator:aacee0b1787f0221980782ebd67c41c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3f9f7b73cea30af1c5a5f4a01a657ef"><td class="memItemLeft" align="right" valign="top"><a id="af3f9f7b73cea30af1c5a5f4a01a657ef"></a>
<a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#af3f9f7b73cea30af1c5a5f4a01a657ef">r9</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:af3f9f7b73cea30af1c5a5f4a01a657ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r9. <br /></td></tr>
<tr class="separator:af3f9f7b73cea30af1c5a5f4a01a657ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8a04639dbe50af58497039f3090d831"><td class="memItemLeft" align="right" valign="top"><a id="ab8a04639dbe50af58497039f3090d831"></a>
<a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ab8a04639dbe50af58497039f3090d831">r10</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:ab8a04639dbe50af58497039f3090d831"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r10. <br /></td></tr>
<tr class="separator:ab8a04639dbe50af58497039f3090d831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabda9f39088b7cac10b928a2156afb77"><td class="memItemLeft" align="right" valign="top"><a id="aabda9f39088b7cac10b928a2156afb77"></a>
<a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#aabda9f39088b7cac10b928a2156afb77">r11</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:aabda9f39088b7cac10b928a2156afb77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r11. <br /></td></tr>
<tr class="separator:aabda9f39088b7cac10b928a2156afb77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49d96e105c1ddceb34cc913f24539ec"><td class="memItemLeft" align="right" valign="top"><a id="ac49d96e105c1ddceb34cc913f24539ec"></a>
<a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ac49d96e105c1ddceb34cc913f24539ec">r12</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:ac49d96e105c1ddceb34cc913f24539ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r12. <br /></td></tr>
<tr class="separator:ac49d96e105c1ddceb34cc913f24539ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2233a73604719e1a33af96d3f36629c2"><td class="memItemLeft" align="right" valign="top"><a id="a2233a73604719e1a33af96d3f36629c2"></a>
<a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a2233a73604719e1a33af96d3f36629c2">sp</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a2233a73604719e1a33af96d3f36629c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of sp. <br /></td></tr>
<tr class="separator:a2233a73604719e1a33af96d3f36629c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a3a3d544d5fcf478407e0fb8a5598c"><td class="memItemLeft" align="right" valign="top"><a id="a49a3a3d544d5fcf478407e0fb8a5598c"></a>
<a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a49a3a3d544d5fcf478407e0fb8a5598c">r14</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a49a3a3d544d5fcf478407e0fb8a5598c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r14. <br /></td></tr>
<tr class="separator:a49a3a3d544d5fcf478407e0fb8a5598c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19355e15b4b0be0f1188805bfd518334"><td class="memItemLeft" align="right" valign="top"><a id="a19355e15b4b0be0f1188805bfd518334"></a>
<a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a19355e15b4b0be0f1188805bfd518334">pc</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a19355e15b4b0be0f1188805bfd518334"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of pc. <br /></td></tr>
<tr class="separator:a19355e15b4b0be0f1188805bfd518334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072cbb1780e5921f60d0b9d8707a9a97"><td class="memItemLeft" align="right" valign="top"><a id="a072cbb1780e5921f60d0b9d8707a9a97"></a>
<a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>apsr</b> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="separator:a072cbb1780e5921f60d0b9d8707a9a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d7682433ca73428680200f5403c458"><td class="memItemLeft" align="right" valign="top"><a id="a92d7682433ca73428680200f5403c458"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a92d7682433ca73428680200f5403c458">thumb</a></td></tr>
<tr class="memdesc:a92d7682433ca73428680200f5403c458"><td class="mdescLeft">&#160;</td><td class="mdescRight">Thumb mode flag. <br /></td></tr>
<tr class="separator:a92d7682433ca73428680200f5403c458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications.html">triton::arch::arm::arm32::Arm32Specifications</a></td></tr>
<tr class="memitem:a12137b41a9b34125b2377d4a0c08b5a8 inherit pro_attribs_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memItemLeft" align="right" valign="top"><a id="a12137b41a9b34125b2377d4a0c08b5a8"></a>
std::unordered_map&lt; <a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>, const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications.html#a12137b41a9b34125b2377d4a0c08b5a8">id2reg</a></td></tr>
<tr class="memdesc:a12137b41a9b34125b2377d4a0c08b5a8 inherit pro_attribs_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of registers specification available for this architecture. <br /></td></tr>
<tr class="separator:a12137b41a9b34125b2377d4a0c08b5a8 inherit pro_attribs_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9119543e8e0caa642d7aa44224df8e36 inherit pro_attribs_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memItemLeft" align="right" valign="top"><a id="a9119543e8e0caa642d7aa44224df8e36"></a>
std::unordered_map&lt; std::string, <a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>name2id</b></td></tr>
<tr class="separator:a9119543e8e0caa642d7aa44224df8e36 inherit pro_attribs_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This class is used to describe the ARM (32-bits) spec. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8hpp_source.html#l00060">60</a> of file <a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0c5dd83c12dadc8345f1603f67fec6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0c5dd83c12dadc8345f1603f67fec6b">&#9670;&nbsp;</a></span>setConcreteMemoryAreaValue() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::arm::arm32::Arm32Cpu::setConcreteMemoryAreaValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::vector&lt; <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>values</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>[<b>architecture api</b>] - Sets the concrete value of a memory area. </p>
<p>Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a00fa084b0cdc95ea20efeaa50dce8f01">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00647">647</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a3a17d6bacd1a20cd3c74174cf5ce5324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a17d6bacd1a20cd3c74174cf5ce5324">&#9670;&nbsp;</a></span>setConcreteMemoryAreaValue() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::arm::arm32::Arm32Cpu::setConcreteMemoryAreaValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> *&#160;</td>
          <td class="paramname"><em>area</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a>&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>[<b>architecture api</b>] - Sets the concrete value of a memory area. </p>
<p>Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#abc0167387c5ae1eb6fd73c3f7942f2a5">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00655">655</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="afc21c39e2e7d641a9b126da044b20170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc21c39e2e7d641a9b126da044b20170">&#9670;&nbsp;</a></span>setConcreteMemoryValue() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::arm::arm32::Arm32Cpu::setConcreteMemoryValue </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;&#160;</td>
          <td class="paramname"><em>mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__triton.html#ga934595e3b389ea950980e6dc8f68ec92">triton::uint512</a> &amp;&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>[<b>architecture api</b>] - Sets the concrete value of memory cells. </p>
<p>Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ad6f554cd771f71d5e1e3ad3dbe7bffb5">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00626">626</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a0fdf9e5ad26a91c1b5b60308447f715b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fdf9e5ad26a91c1b5b60308447f715b">&#9670;&nbsp;</a></span>setConcreteMemoryValue() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::arm::arm32::Arm32Cpu::setConcreteMemoryValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>[<b>architecture api</b>] - Sets the concrete value of a memory cell. </p>
<p>Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#aee1b128f7310426dd678fc4ffe7c8a41">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00619">619</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="ac52a0157250937c96202be9d816b1113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac52a0157250937c96202be9d816b1113">&#9670;&nbsp;</a></span>setConcreteRegisterValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::arm::arm32::Arm32Cpu::setConcreteRegisterValue </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__triton.html#ga934595e3b389ea950980e6dc8f68ec92">triton::uint512</a> &amp;&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>[<b>architecture api</b>] - Sets the concrete value of a register. </p>
<p>Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a4437496fd5d8875c73f51da0f2150910">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00663">663</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a93f48be83d688a59fff483a4d37209bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93f48be83d688a59fff483a4d37209bf">&#9670;&nbsp;</a></span>memory</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::unordered_map&lt;<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>, <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>, <a class="el" href="classtriton_1_1IdentityHash.html">IdentityHash</a>&lt;<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&gt; &gt; triton::arch::arm::arm32::Arm32Cpu::memory</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>map of address -&gt; concrete value </p>
<p><b>item1</b>: memory address<br />
 <b>item2</b>: concrete value </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8hpp_source.html#l00092">92</a> of file <a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>/home/ubuntu/projects/pin-2.14/source/tools/Triton/src/libtriton/includes/triton/<a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a></li>
<li>/home/ubuntu/projects/pin-2.14/source/tools/Triton/src/libtriton/arch/arm/arm32/<a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.14-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
