# 課題22-3
## コード
### TopModule.v
```v
module TopModule(
	//////////// CLOCK //////////
	input 		          		CLK1,
	input 		          		CLK2,
	//////////// SEG7 //////////
	output		     [7:0]		HEX0,
	output		     [7:0]		HEX1,
	output		     [7:0]		HEX2,
	output		     [7:0]		HEX3,
	output		     [7:0]		HEX4,
	output		     [7:0]		HEX5,
	//////////// Push Button //////////
	input 		     [1:0]		BTN,
	//////////// LED //////////
	output		     [9:0]		LED,
	//////////// SW //////////
	input 		     [9:0]		SW

	);
	reg [3:0] cnt;
	wire clk_1s;
	
	m_prescale50M tim(CLK1, clk_1s);
	
	always @(posedge clk_1s) begin
		cnt=cnt+1;
	end
	
	assign LED[0] = SW[0];
	
	m_rom u1(cnt+5, SW[0], HEX0);
	m_rom u2(cnt+4, SW[0], HEX1);
	m_rom u3(cnt+3, SW[0], HEX2);
	m_rom u4(cnt+2, SW[0], HEX3);
	m_rom u5(cnt+1, SW[0], HEX4);
	m_rom u6(cnt+0, SW[0], HEX5);
	
endmodule
```

### Rom.v
```v
module m_rom(input [3:0] adr, input sw, output [7:0] dat);
	reg [7:0] data;
	assign dat=data;
	always @(adr) begin
		if(sw) begin
			case (adr)
				4'h0:	 data=8'b11000010;  //G
				4'h1:	 data=8'b11000000;  //O
				4'h2:    data=8'b11000000;  //O
				4'h3:    data=8'b10100001;  //d
				4'h4:    data=8'b10000011;  //b
				4'h5:	 data=8'b10010001;  //y
				4'h6:	 data=8'b10000110;  //E
				4'h7:    data=8'b11111111;  //SP
				4'h8:    data=8'b11000010;	//G
				4'h9:    data=8'b11000000;	//O
				4'ha:	 data=8'b11000000;	//O
				4'hb:	 data=8'b10100001;	//d
				4'hc:    data=8'b10000011;  //b
				4'hd:    data=8'b10010001;  //y
				4'he:    data=8'b10000110;	//E
				4'hf:    data=8'b11111111;	//SP
				default: data=8'hff;
			endcase 
		end else begin
			case (adr)
				4'h0:	 data=8'b10001001;  //H
				4'h1:	 data=8'b10000110;  //E
				4'h2:    data=8'b11000111;  //L
				4'h3:    data=8'b11000111;  //L
				4'h4:    data=8'b11000000;  //O
				4'h5:	 data=8'b11111111;  //SP
				4'h6:	 data=8'b11111111;  //SP
				4'h7:    data=8'b11111111;  //SP
				4'h8:    data=8'b10001001;	//H
				4'h9:    data=8'b10000110;	//E
				4'ha:	 data=8'b11000111;	//L
				4'hb:	 data=8'b11000111;	//L
				4'hc:    data=8'b11000000;  //O
				4'hd:    data=8'b11111111;  //SP
				4'he:    data=8'b11111111;	//SP
				4'hf:    data=8'b11111111;	//SP
				default: data=8'hff;
			endcase 
		end
	end
endmodule

module m_prescale50M(input clk, output c_out);
	reg [25:0] cnt;
	wire wcout;
	
	assign wcout = (cnt == 26'd49999999) ? 1'b1 : 1'b0;
	assign c_out = wcout;
	
	always @(posedge clk) begin
		if (wcout)
			cnt <= 26'd0;
		else
			cnt <= cnt + 26'd1;
	end
endmodule
```

