
*** Running vivado
    with args -log DUC_DAC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DUC_DAC.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source DUC_DAC.tcl -notrace
Command: synth_design -top DUC_DAC -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20092 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 832.340 ; gain = 177.137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DUC_DAC' [D:/NU/Up_conv_up_sample/project_1/project_1.srcs/sources_1/new/DAC_DUC.v:23]
INFO: [Synth 8-6157] synthesizing module 'Div_by_two' [D:/NU/Up_Conv/project_1/project_1.srcs/sources_1/new/Div_by_two.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Div_by_two' (1#1) [D:/NU/Up_Conv/project_1/project_1.srcs/sources_1/new/Div_by_two.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDL_DUC' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/HDL_DUC.v:42]
INFO: [Synth 8-6157] synthesizing module 'HDL_DUC_tc' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/HDL_DUC_tc.v:27]
INFO: [Synth 8-6155] done synthesizing module 'HDL_DUC_tc' (2#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/HDL_DUC_tc.v:27]
INFO: [Synth 8-6157] synthesizing module 'Lowpass_Interpolator' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Lowpass_Interpolator.v:23]
INFO: [Synth 8-6157] synthesizing module 'FIRFilter2_block1' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:21]
INFO: [Synth 8-6157] synthesizing module 'FirRdyLogic_block4' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic_block4.v:21]
WARNING: [Synth 8-6014] Unused sequential element firRdy_readyReg_reg was removed.  [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic_block4.v:77]
INFO: [Synth 8-6155] done synthesizing module 'FirRdyLogic_block4' (3#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic_block4.v:21]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block17' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block17.v:24]
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_generic' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/SimpleDualPortRAM_generic.v:22]
	Parameter AddrWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_generic' (4#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/SimpleDualPortRAM_generic.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block17' (5#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block17.v:24]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:1239]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:1324]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:1409]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:1494]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:1579]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:1664]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:1749]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:1834]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:1919]
INFO: [Synth 8-6157] synthesizing module 'FilterTapSystolic_block3' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block3.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FilterTapSystolic_block3' (6#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block3.v:21]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block18' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block18.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block18' (7#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block18.v:24]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:2425]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:2510]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:2595]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:2680]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:2765]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:2850]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:2935]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:3020]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:3105]
INFO: [Synth 8-6157] synthesizing module 'FilterTapSystolic_block4' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FilterTapSystolic_block4' (8#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block4.v:21]
WARNING: [Synth 8-6014] Unused sequential element rdCountReverse_1_reg was removed.  [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:276]
WARNING: [Synth 8-3848] Net syncResetRst in module/entity FIRFilter2_block1 does not have driver. [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:59]
INFO: [Synth 8-6155] done synthesizing module 'FIRFilter2_block1' (9#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:21]
INFO: [Synth 8-6157] synthesizing module 'FIRFilter1_block1' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block1.v:21]
INFO: [Synth 8-6157] synthesizing module 'FirRdyLogic_block3' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic_block3.v:21]
WARNING: [Synth 8-6014] Unused sequential element firRdy_readyReg_reg was removed.  [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic_block3.v:77]
INFO: [Synth 8-6155] done synthesizing module 'FirRdyLogic_block3' (10#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic_block3.v:21]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block9' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block9.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block9' (11#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block9.v:24]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block10' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block10.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block10' (12#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block10.v:24]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block11' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block11.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block11' (13#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block11.v:24]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block12' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block12.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block12' (14#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block12.v:24]
INFO: [Synth 8-6157] synthesizing module 'FilterTapSystolicPreAdd_block1' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd_block1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FilterTapSystolicPreAdd_block1' (15#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd_block1.v:21]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block13' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block13.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block13' (16#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block13.v:24]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block14' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block14.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block14' (17#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block14.v:24]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block15' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block15.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block15' (18#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block15.v:24]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block16' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block16.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block16' (19#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block16.v:24]
INFO: [Synth 8-6157] synthesizing module 'FilterTapSystolicPreAdd_block2' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd_block2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FilterTapSystolicPreAdd_block2' (20#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd_block2.v:21]
WARNING: [Synth 8-3848] Net syncResetRst in module/entity FIRFilter1_block1 does not have driver. [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block1.v:59]
INFO: [Synth 8-6155] done synthesizing module 'FIRFilter1_block1' (21#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Lowpass_Interpolator' (22#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Lowpass_Interpolator.v:23]
INFO: [Synth 8-6157] synthesizing module 'Halfband_Interpolator' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Halfband_Interpolator.v:23]
INFO: [Synth 8-6157] synthesizing module 'FIRFilter2_block' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'FirRdyLogic_block2' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic_block2.v:21]
WARNING: [Synth 8-6014] Unused sequential element firRdy_readyReg_reg was removed.  [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic_block2.v:77]
INFO: [Synth 8-6155] done synthesizing module 'FirRdyLogic_block2' (23#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic_block2.v:21]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block.v:310]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block7' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block7.v:24]
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_generic__parameterized0' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/SimpleDualPortRAM_generic.v:22]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_generic__parameterized0' (23#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/SimpleDualPortRAM_generic.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block7' (24#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block7.v:24]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block.v:467]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block8' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block8.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block8' (25#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block8.v:24]
WARNING: [Synth 8-6014] Unused sequential element rdCountReverse_1_reg was removed.  [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block.v:119]
INFO: [Synth 8-6155] done synthesizing module 'FIRFilter2_block' (26#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'FIRFilter1_block' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'FirRdyLogic_block1' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic_block1.v:21]
WARNING: [Synth 8-6014] Unused sequential element firRdy_readyReg_reg was removed.  [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic_block1.v:77]
INFO: [Synth 8-6155] done synthesizing module 'FirRdyLogic_block1' (27#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic_block1.v:21]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block3' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block3.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block3' (28#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block3.v:24]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block4' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block4.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block4' (29#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block4.v:24]
INFO: [Synth 8-6157] synthesizing module 'FilterTapSystolicPreAdd' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FilterTapSystolicPreAdd' (30#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd.v:21]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block5' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block5.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block5' (31#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block5.v:24]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block6' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block6.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block6' (32#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block6.v:24]
INFO: [Synth 8-6157] synthesizing module 'FilterTapSystolicPreAdd_block' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd_block.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FilterTapSystolicPreAdd_block' (33#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd_block.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FIRFilter1_block' (34#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Halfband_Interpolator' (35#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Halfband_Interpolator.v:23]
INFO: [Synth 8-6157] synthesizing module 'CIC_Compensation_Interpolator' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/CIC_Compensation_Interpolator.v:23]
INFO: [Synth 8-6157] synthesizing module 'FIRFilter1' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1.v:21]
INFO: [Synth 8-6157] synthesizing module 'FirRdyLogic' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic.v:21]
WARNING: [Synth 8-6014] Unused sequential element firRdy_readyReg_reg was removed.  [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic.v:77]
INFO: [Synth 8-6155] done synthesizing module 'FirRdyLogic' (36#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic.v:21]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line.v:24]
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_generic__parameterized1' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/SimpleDualPortRAM_generic.v:22]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_generic__parameterized1' (36#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/SimpleDualPortRAM_generic.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line' (37#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line.v:24]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1.v:719]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1.v:756]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1.v:793]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1.v:830]
INFO: [Synth 8-6157] synthesizing module 'FilterTapSystolic' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FilterTapSystolic' (38#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic.v:21]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block' (39#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block.v:24]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1.v:1123]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1.v:1160]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1.v:1197]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1.v:1234]
INFO: [Synth 8-6157] synthesizing module 'FilterTapSystolic_block' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FilterTapSystolic_block' (40#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block.v:21]
WARNING: [Synth 8-6014] Unused sequential element rdCountReverse_1_reg was removed.  [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1.v:186]
WARNING: [Synth 8-3848] Net syncResetRst in module/entity FIRFilter1 does not have driver. [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1.v:59]
INFO: [Synth 8-6155] done synthesizing module 'FIRFilter1' (41#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1.v:21]
INFO: [Synth 8-6157] synthesizing module 'FIRFilter2' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2.v:21]
INFO: [Synth 8-6157] synthesizing module 'FirRdyLogic_block' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic_block.v:21]
WARNING: [Synth 8-6014] Unused sequential element firRdy_readyReg_reg was removed.  [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic_block.v:77]
INFO: [Synth 8-6155] done synthesizing module 'FirRdyLogic_block' (42#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block1' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block1' (43#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block1.v:24]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2.v:719]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2.v:756]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2.v:793]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2.v:830]
INFO: [Synth 8-6157] synthesizing module 'FilterTapSystolic_block1' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FilterTapSystolic_block1' (44#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block1.v:21]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block2' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block2' (45#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block2.v:24]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2.v:1123]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2.v:1160]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2.v:1197]
INFO: [Synth 8-226] default block is never used [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2.v:1234]
INFO: [Synth 8-6157] synthesizing module 'FilterTapSystolic_block2' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FilterTapSystolic_block2' (46#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block2.v:21]
WARNING: [Synth 8-6014] Unused sequential element rdCountReverse_1_reg was removed.  [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2.v:186]
WARNING: [Synth 8-3848] Net syncResetRst in module/entity FIRFilter2 does not have driver. [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2.v:59]
INFO: [Synth 8-6155] done synthesizing module 'FIRFilter2' (47#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CIC_Compensation_Interpolator' (48#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/CIC_Compensation_Interpolator.v:23]
INFO: [Synth 8-6157] synthesizing module 'CICInterpolator' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/CICInterpolator.v:21]
INFO: [Synth 8-6157] synthesizing module 'rdySection' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/rdySection.v:21]
INFO: [Synth 8-6155] done synthesizing module 'rdySection' (49#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/rdySection.v:21]
INFO: [Synth 8-6157] synthesizing module 'cSection' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/cSection.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cSection' (50#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/cSection.v:21]
INFO: [Synth 8-6157] synthesizing module 'usSection' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/usSection.v:21]
INFO: [Synth 8-6155] done synthesizing module 'usSection' (51#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/usSection.v:21]
INFO: [Synth 8-6157] synthesizing module 'iSection' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/iSection.v:21]
INFO: [Synth 8-6155] done synthesizing module 'iSection' (52#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/iSection.v:21]
INFO: [Synth 8-6157] synthesizing module 'gcSection' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/gcSection.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gcSection' (53#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/gcSection.v:21]
INFO: [Synth 8-6157] synthesizing module 'castSection' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/castSection.v:21]
INFO: [Synth 8-6155] done synthesizing module 'castSection' (54#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/castSection.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CICInterpolator' (55#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/CICInterpolator.v:21]
INFO: [Synth 8-6157] synthesizing module 'Gain_Correction' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Gain_Correction.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Gain_Correction' (56#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Gain_Correction.v:21]
INFO: [Synth 8-6157] synthesizing module 'NCO' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/NCO.v:23]
INFO: [Synth 8-6157] synthesizing module 'DitherGen' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/DitherGen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DitherGen' (57#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/DitherGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'WaveformGen' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/WaveformGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'LookUpTableGen' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/LookUpTableGen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LookUpTableGen' (58#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/LookUpTableGen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WaveformGen' (59#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/WaveformGen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NCO' (60#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/NCO.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mixer' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Mixer.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Mixer' (61#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Mixer.v:21]
INFO: [Synth 8-6155] done synthesizing module 'HDL_DUC' (62#1) [D:/NU/Up_conv_up_sample/DUCforLTEHDL/HDL_DUC.v:42]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/NU/Up_conv_up_sample/project_1/project_1.runs/synth_1/.Xil/Vivado-37160-LAPTOP-PUJFFC9O/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (63#1) [D:/NU/Up_conv_up_sample/project_1/project_1.runs/synth_1/.Xil/Vivado-37160-LAPTOP-PUJFFC9O/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'clk_wiz_inst' of module 'clk_wiz_0' has 4 connections declared, but only 2 given [D:/NU/Up_conv_up_sample/project_1/project_1.srcs/sources_1/new/DAC_DUC.v:167]
INFO: [Synth 8-6155] done synthesizing module 'DUC_DAC' (64#1) [D:/NU/Up_conv_up_sample/project_1/project_1.srcs/sources_1/new/DAC_DUC.v:23]
WARNING: [Synth 8-3331] design castSection has unconnected port gcOut_re[1]
WARNING: [Synth 8-3331] design castSection has unconnected port gcOut_re[0]
WARNING: [Synth 8-3331] design castSection has unconnected port gcOut_im[1]
WARNING: [Synth 8-3331] design castSection has unconnected port gcOut_im[0]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[11]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[10]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[9]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[8]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[7]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[6]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[5]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[4]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[3]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[2]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[1]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[0]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[11]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[10]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[9]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[8]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[7]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[6]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[5]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[4]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[3]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[2]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[1]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 912.074 ; gain = 256.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 912.074 ; gain = 256.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 912.074 ; gain = 256.871
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/NU/Up_conv_up_sample/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_inst'
Finished Parsing XDC File [d:/NU/Up_conv_up_sample/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_inst'
Parsing XDC File [D:/NU/Up_conv_up_sample/project_1/project_1.srcs/constrs_1/new/Zedboard.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [D:/NU/Up_conv_up_sample/project_1/project_1.srcs/constrs_1/new/Zedboard.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [D:/NU/Up_conv_up_sample/project_1/project_1.srcs/constrs_1/new/Zedboard.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [D:/NU/Up_conv_up_sample/project_1/project_1.srcs/constrs_1/new/Zedboard.xdc:375]
Finished Parsing XDC File [D:/NU/Up_conv_up_sample/project_1/project_1.srcs/constrs_1/new/Zedboard.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/NU/Up_conv_up_sample/project_1/project_1.srcs/constrs_1/new/Zedboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DUC_DAC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DUC_DAC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1082.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1082.496 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1082.496 ; gain = 427.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1082.496 ; gain = 427.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in. (constraint file  d:/NU/Up_conv_up_sample/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in. (constraint file  d:/NU/Up_conv_up_sample/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_wiz_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1082.496 ; gain = 427.293
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'firRdy_state_reg' in module 'FirRdyLogic_block4'
INFO: [Synth 8-4471] merging register 'coeffTableRegP8_3_reg[15:0]' into 'coeffTableRegP8_1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:2502]
INFO: [Synth 8-4471] merging register 'coeffTableRegP7_3_reg[15:0]' into 'coeffTableRegP7_1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:2587]
INFO: [Synth 8-4471] merging register 'coeffTableRegP6_3_reg[15:0]' into 'coeffTableRegP6_1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:2672]
INFO: [Synth 8-4471] merging register 'coeffTableRegP5_3_reg[15:0]' into 'coeffTableRegP5_1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:2757]
INFO: [Synth 8-4471] merging register 'coeffTableRegP4_3_reg[15:0]' into 'coeffTableRegP4_1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:2842]
INFO: [Synth 8-4471] merging register 'coeffTableRegP3_3_reg[15:0]' into 'coeffTableRegP3_1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:2927]
INFO: [Synth 8-4471] merging register 'coeffTableRegP2_3_reg[15:0]' into 'coeffTableRegP2_1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:3012]
INFO: [Synth 8-4471] merging register 'coeffTableRegP1_3_reg[15:0]' into 'coeffTableRegP1_1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:3097]
INFO: [Synth 8-4471] merging register 'coeffTableRegP0_3_reg[15:0]' into 'coeffTableRegP0_1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v:3182]
INFO: [Synth 8-802] inferred FSM for state register 'firRdy_state_reg' in module 'FirRdyLogic_block3'
INFO: [Synth 8-4471] merging register 'coeffTableRegP4_3_reg[15:0]' into 'coeffTableRegP4_1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block1.v:1886]
INFO: [Synth 8-4471] merging register 'coeffTableReg4_3_reg[15:0]' into 'coeffTableReg4_1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block1.v:1895]
INFO: [Synth 8-4471] merging register 'coeffTableRegP3_3_reg[15:0]' into 'coeffTableRegP3_1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block1.v:1992]
INFO: [Synth 8-4471] merging register 'coeffTableReg3_3_reg[15:0]' into 'coeffTableReg3_1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block1.v:2001]
INFO: [Synth 8-4471] merging register 'coeffTableRegP2_3_reg[15:0]' into 'coeffTableRegP2_1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block1.v:2098]
INFO: [Synth 8-4471] merging register 'coeffTableReg2_3_reg[15:0]' into 'coeffTableReg2_1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block1.v:2107]
INFO: [Synth 8-4471] merging register 'coeffTableRegP1_3_reg[15:0]' into 'coeffTableRegP1_1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block1.v:2204]
INFO: [Synth 8-4471] merging register 'coeffTableReg1_3_reg[15:0]' into 'coeffTableReg1_1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block1.v:2213]
INFO: [Synth 8-4471] merging register 'coeffTableRegP0_3_reg[15:0]' into 'coeffTableRegP0_1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block1.v:2310]
INFO: [Synth 8-4471] merging register 'coeffTableReg0_3_reg[15:0]' into 'coeffTableReg0_1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block1.v:2319]
INFO: [Synth 8-802] inferred FSM for state register 'firRdy_state_reg' in module 'FirRdyLogic_block2'
INFO: [Synth 8-4471] merging register 'coeffTableRegP0_3_reg[17:0]' into 'coeffTableRegP0_1_reg[17:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block.v:512]
INFO: [Synth 8-802] inferred FSM for state register 'firRdy_state_reg' in module 'FirRdyLogic_block1'
INFO: [Synth 8-4471] merging register 'coeffTableRegP0_3_reg[17:0]' into 'coeffTableRegP0_1_reg[17:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block.v:657]
INFO: [Synth 8-4471] merging register 'coeffTableReg0_3_reg[17:0]' into 'coeffTableReg0_1_reg[17:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block.v:666]
INFO: [Synth 8-802] inferred FSM for state register 'firRdy_state_reg' in module 'FirRdyLogic'
INFO: [Synth 8-4471] merging register 'coeffTableRegP3_3_reg[17:0]' into 'coeffTableRegP3_1_reg[17:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1.v:1152]
INFO: [Synth 8-4471] merging register 'coeffTableRegP2_3_reg[17:0]' into 'coeffTableRegP2_1_reg[17:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1.v:1189]
INFO: [Synth 8-4471] merging register 'coeffTableRegP1_3_reg[17:0]' into 'coeffTableRegP1_1_reg[17:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1.v:1226]
INFO: [Synth 8-4471] merging register 'coeffTableRegP0_3_reg[17:0]' into 'coeffTableRegP0_1_reg[17:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1.v:1263]
INFO: [Synth 8-802] inferred FSM for state register 'firRdy_state_reg' in module 'FirRdyLogic_block'
INFO: [Synth 8-4471] merging register 'coeffTableRegP3_3_reg[17:0]' into 'coeffTableRegP3_1_reg[17:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2.v:1152]
INFO: [Synth 8-4471] merging register 'coeffTableRegP2_3_reg[17:0]' into 'coeffTableRegP2_1_reg[17:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2.v:1189]
INFO: [Synth 8-4471] merging register 'coeffTableRegP1_3_reg[17:0]' into 'coeffTableRegP1_1_reg[17:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2.v:1226]
INFO: [Synth 8-4471] merging register 'coeffTableRegP0_3_reg[17:0]' into 'coeffTableRegP0_1_reg[17:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2.v:1263]
INFO: [Synth 8-802] inferred FSM for state register 'cicReadyData_state_reg' in module 'rdySection'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              100
                 iSTATE1 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'firRdy_state_reg' using encoding 'sequential' in module 'FirRdyLogic_block4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              100
                 iSTATE1 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'firRdy_state_reg' using encoding 'sequential' in module 'FirRdyLogic_block3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              100
                 iSTATE1 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'firRdy_state_reg' using encoding 'sequential' in module 'FirRdyLogic_block2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              100
                 iSTATE1 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'firRdy_state_reg' using encoding 'sequential' in module 'FirRdyLogic_block1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              100
                 iSTATE1 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'firRdy_state_reg' using encoding 'sequential' in module 'FirRdyLogic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              100
                 iSTATE1 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'firRdy_state_reg' using encoding 'sequential' in module 'FirRdyLogic_block'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                              000
                  iSTATE |                               01 |                              001
                 iSTATE1 |                               10 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cicReadyData_state_reg' using encoding 'sequential' in module 'rdySection'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1082.496 ; gain = 427.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 11    
	   2 Input      2 Bit       Adders := 10    
+---XORs : 
	   4 Input      1 Bit         XORs := 10    
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 12    
	               33 Bit    Registers := 4     
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 6     
	               20 Bit    Registers := 12    
	               19 Bit    Registers := 7     
	               18 Bit    Registers := 145   
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 189   
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 70    
	                3 Bit    Registers := 25    
	                2 Bit    Registers := 34    
	                1 Bit    Registers := 117   
+---RAMs : 
	              256 Bit         RAMs := 36    
	              144 Bit         RAMs := 6     
	               72 Bit         RAMs := 16    
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 12    
	   2 Input     19 Bit        Muxes := 6     
	   3 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 37    
	   5 Input     18 Bit        Muxes := 16    
	   8 Input     18 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 3     
	   5 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 2     
	   4 Input     13 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 14    
	   5 Input      3 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 36    
	   2 Input      2 Bit        Muxes := 13    
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 30    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Div_by_two 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module HDL_DUC_tc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FirRdyLogic_block4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module SimpleDualPortRAM_generic 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module Addressable_Delay_Line_block17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FilterTapSystolic_block3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Addressable_Delay_Line_block18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FilterTapSystolic_block4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FIRFilter2_block1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 17    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 30    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
Module FirRdyLogic_block3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module Addressable_Delay_Line_block9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Addressable_Delay_Line_block10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Addressable_Delay_Line_block11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
Module Addressable_Delay_Line_block12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FilterTapSystolicPreAdd_block1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Addressable_Delay_Line_block13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Addressable_Delay_Line_block14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Addressable_Delay_Line_block15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
Module Addressable_Delay_Line_block16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FilterTapSystolicPreAdd_block2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FIRFilter1_block1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               33 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 16    
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 24    
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
Module Lowpass_Interpolator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 12    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module FirRdyLogic_block2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     18 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module SimpleDualPortRAM_generic__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---RAMs : 
	              144 Bit         RAMs := 1     
Module FIRFilter2_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
Module FirRdyLogic_block1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     18 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module Addressable_Delay_Line_block3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Addressable_Delay_Line_block4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module FilterTapSystolicPreAdd 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module Addressable_Delay_Line_block5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Addressable_Delay_Line_block6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module FilterTapSystolicPreAdd_block 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module FIRFilter1_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 10    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 3     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
Module Halfband_Interpolator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module FirRdyLogic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     18 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module SimpleDualPortRAM_generic__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---RAMs : 
	               72 Bit         RAMs := 1     
Module Addressable_Delay_Line 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FilterTapSystolic 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module Addressable_Delay_Line_block 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FilterTapSystolic_block 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module FIRFilter1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 2     
	               18 Bit    Registers := 9     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   4 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
Module FirRdyLogic_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     18 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module Addressable_Delay_Line_block1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FilterTapSystolic_block1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module Addressable_Delay_Line_block2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FilterTapSystolic_block2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module FIRFilter2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 2     
	               18 Bit    Registers := 9     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   4 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
Module CIC_Compensation_Interpolator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rdySection 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 4     
	   3 Input     19 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module cSection 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 10    
	               19 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module usSection 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module iSection 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CICInterpolator 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module DitherGen 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 10    
+---Registers : 
	               19 Bit    Registers := 1     
Module LookUpTableGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
Module WaveformGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
Module NCO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module Mixer 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 4     
Module HDL_DUC 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 12    
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'u_delayLine0_1/dataEndEn_reg' into 'u_delayLine0/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block18.v:62]
INFO: [Synth 8-4471] merging register 'u_delayLine1_1/dataEndEn_reg' into 'u_delayLine1/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block18.v:62]
INFO: [Synth 8-4471] merging register 'u_delayLine2_1/dataEndEn_reg' into 'u_delayLine2/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block18.v:62]
INFO: [Synth 8-4471] merging register 'u_delayLine3_1/dataEndEn_reg' into 'u_delayLine3/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block18.v:62]
INFO: [Synth 8-4471] merging register 'u_delayLine4_1/dataEndEn_reg' into 'u_delayLine4/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block18.v:62]
INFO: [Synth 8-4471] merging register 'u_delayLine5_1/dataEndEn_reg' into 'u_delayLine5/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block18.v:62]
INFO: [Synth 8-4471] merging register 'u_delayLine6_1/dataEndEn_reg' into 'u_delayLine6/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block18.v:62]
INFO: [Synth 8-4471] merging register 'u_delayLine7_1/dataEndEn_reg' into 'u_delayLine7/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block18.v:62]
INFO: [Synth 8-4471] merging register 'u_delayLine8_1/dataEndEn_reg' into 'u_delayLine8/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block18.v:62]
INFO: [Synth 8-4471] merging register 'u_filterTap4_1/fTap_coef_reg1_reg[15:0]' into 'u_filterTap4/fTap_coef_reg1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block4.v:63]
INFO: [Synth 8-4471] merging register 'u_filterTap4_1/fTap_coef_reg2_reg[15:0]' into 'u_filterTap4/fTap_coef_reg2_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block4.v:61]
INFO: [Synth 8-4471] merging register 'u_filterTap0_1/fTap_coef_reg1_reg[15:0]' into 'u_filterTap0/fTap_coef_reg1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block4.v:63]
INFO: [Synth 8-4471] merging register 'u_filterTap1_1/fTap_coef_reg1_reg[15:0]' into 'u_filterTap1/fTap_coef_reg1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block4.v:63]
INFO: [Synth 8-4471] merging register 'u_filterTap2_1/fTap_coef_reg1_reg[15:0]' into 'u_filterTap2/fTap_coef_reg1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block4.v:63]
INFO: [Synth 8-4471] merging register 'u_filterTap3_1/fTap_coef_reg1_reg[15:0]' into 'u_filterTap3/fTap_coef_reg1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block4.v:63]
INFO: [Synth 8-4471] merging register 'u_filterTap5_1/fTap_coef_reg1_reg[15:0]' into 'u_filterTap5/fTap_coef_reg1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block4.v:63]
INFO: [Synth 8-4471] merging register 'u_filterTap6_1/fTap_coef_reg1_reg[15:0]' into 'u_filterTap6/fTap_coef_reg1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block4.v:63]
INFO: [Synth 8-4471] merging register 'u_filterTap7_1/fTap_coef_reg1_reg[15:0]' into 'u_filterTap7/fTap_coef_reg1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block4.v:63]
INFO: [Synth 8-4471] merging register 'u_filterTap8_1/fTap_coef_reg1_reg[15:0]' into 'u_filterTap8/fTap_coef_reg1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block4.v:63]
INFO: [Synth 8-4471] merging register 'u_filterTap0_1/fTap_coef_reg2_reg[15:0]' into 'u_filterTap0/fTap_coef_reg2_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block4.v:61]
INFO: [Synth 8-4471] merging register 'u_filterTap1_1/fTap_coef_reg2_reg[15:0]' into 'u_filterTap1/fTap_coef_reg2_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block4.v:61]
INFO: [Synth 8-4471] merging register 'u_filterTap2_1/fTap_coef_reg2_reg[15:0]' into 'u_filterTap2/fTap_coef_reg2_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block4.v:61]
INFO: [Synth 8-4471] merging register 'u_filterTap3_1/fTap_coef_reg2_reg[15:0]' into 'u_filterTap3/fTap_coef_reg2_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block4.v:61]
INFO: [Synth 8-4471] merging register 'u_filterTap5_1/fTap_coef_reg2_reg[15:0]' into 'u_filterTap5/fTap_coef_reg2_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block4.v:61]
INFO: [Synth 8-4471] merging register 'u_filterTap6_1/fTap_coef_reg2_reg[15:0]' into 'u_filterTap6/fTap_coef_reg2_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block4.v:61]
INFO: [Synth 8-4471] merging register 'u_filterTap7_1/fTap_coef_reg2_reg[15:0]' into 'u_filterTap7/fTap_coef_reg2_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block4.v:61]
INFO: [Synth 8-4471] merging register 'u_filterTap8_1/fTap_coef_reg2_reg[15:0]' into 'u_filterTap8/fTap_coef_reg2_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block4.v:61]
DSP Report: Generating DSP u_filterTap0/fTap_addout_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_filterTap0/fTap_addout_reg_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_addout_reg_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_din_reg1_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_din_reg2_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_addout_reg_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_mult_reg_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0/fTap_addout_reg_next is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0/fTap_mult_reg0 is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap1/fTap_addout_reg_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_addout_reg_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_din_reg1_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_din_reg2_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_addout_reg_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_mult_reg_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1/fTap_addout_reg_next is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1/fTap_mult_reg0 is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap2/fTap_addout_reg_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_addout_reg_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_din_reg1_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_din_reg2_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_addout_reg_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_mult_reg_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2/fTap_addout_reg_next is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2/fTap_mult_reg0 is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap3/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap3/fTap_addout_reg_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_addout_reg_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_din_reg1_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_din_reg2_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_addout_reg_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_mult_reg_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3/fTap_addout_reg_next is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3/fTap_mult_reg0 is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap4/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap4/fTap_coef_reg1_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_coef_reg2_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_din_reg1_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_din_reg2_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_addout_reg_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_mult_reg_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4/fTap_addout_reg_next is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4/fTap_mult_reg0 is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap5/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap5/fTap_addout_reg_reg is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: register u_filterTap5/fTap_addout_reg_reg is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: register u_filterTap5/fTap_din_reg1_reg is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: register u_filterTap5/fTap_din_reg2_reg is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: register u_filterTap5/fTap_addout_reg_reg is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: register u_filterTap5/fTap_mult_reg_reg is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: operator u_filterTap5/fTap_addout_reg_next is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: operator u_filterTap5/fTap_mult_reg0 is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap6/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap6/fTap_addout_reg_reg is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: register u_filterTap6/fTap_addout_reg_reg is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: register u_filterTap6/fTap_din_reg1_reg is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: register u_filterTap6/fTap_din_reg2_reg is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: register u_filterTap6/fTap_addout_reg_reg is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: register u_filterTap6/fTap_mult_reg_reg is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: operator u_filterTap6/fTap_addout_reg_next is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: operator u_filterTap6/fTap_mult_reg0 is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap7/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap7/fTap_addout_reg_reg is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: register u_filterTap7/fTap_addout_reg_reg is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: register u_filterTap7/fTap_din_reg1_reg is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: register u_filterTap7/fTap_din_reg2_reg is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: register u_filterTap7/fTap_addout_reg_reg is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: register u_filterTap7/fTap_mult_reg_reg is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: operator u_filterTap7/fTap_addout_reg_next is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: operator u_filterTap7/fTap_mult_reg0 is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap8/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap8/fTap_addout_reg_reg is absorbed into DSP u_filterTap8/fTap_addout_reg_reg.
DSP Report: register u_filterTap8/fTap_addout_reg_reg is absorbed into DSP u_filterTap8/fTap_addout_reg_reg.
DSP Report: register u_filterTap8/fTap_din_reg1_reg is absorbed into DSP u_filterTap8/fTap_addout_reg_reg.
DSP Report: register u_filterTap8/fTap_din_reg2_reg is absorbed into DSP u_filterTap8/fTap_addout_reg_reg.
DSP Report: register u_filterTap8/fTap_addout_reg_reg is absorbed into DSP u_filterTap8/fTap_addout_reg_reg.
DSP Report: register u_filterTap8/fTap_mult_reg_reg is absorbed into DSP u_filterTap8/fTap_addout_reg_reg.
DSP Report: operator u_filterTap8/fTap_addout_reg_next is absorbed into DSP u_filterTap8/fTap_addout_reg_reg.
DSP Report: operator u_filterTap8/fTap_mult_reg0 is absorbed into DSP u_filterTap8/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap0_1/fTap_addout_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_filterTap0_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0_1/fTap_addout_reg_next is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0_1/fTap_mult_reg0 is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap1_1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap1_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1_1/fTap_addout_reg_next is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1_1/fTap_mult_reg0 is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap2_1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap2_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2_1/fTap_addout_reg_next is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2_1/fTap_mult_reg0 is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap3_1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap3_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3_1/fTap_addout_reg_next is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3_1/fTap_mult_reg0 is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap4_1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap4/fTap_coef_reg1_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_coef_reg2_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4_1/fTap_addout_reg_next is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4_1/fTap_mult_reg0 is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap5_1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap5_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap5_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap5_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap5_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap5_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap5_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap5_1/fTap_addout_reg_next is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap5_1/fTap_mult_reg0 is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap6_1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap6_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap6_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap6_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap6_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap6_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap6_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap6_1/fTap_addout_reg_next is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap6_1/fTap_mult_reg0 is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap7_1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap7_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap7_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap7_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap7_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap7_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap7_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap7_1/fTap_addout_reg_next is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap7_1/fTap_mult_reg0 is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap8_1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap8_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap8_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap8_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap8_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap8_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap8_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap8_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap8_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap8_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap8_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap8_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap8_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap8_1/fTap_addout_reg_next is absorbed into DSP u_filterTap8_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap8_1/fTap_mult_reg0 is absorbed into DSP u_filterTap8_1/fTap_addout_reg_reg.
INFO: [Synth 8-4471] merging register 'u_delayLine0_1/dataEndEn_reg' into 'u_delayLine0/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block13.v:62]
INFO: [Synth 8-4471] merging register 'u_delayLine1_1/dataEndEn_reg' into 'u_delayLine1/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block13.v:62]
INFO: [Synth 8-4471] merging register 'u_delayLine2_1/dataEndEn_reg' into 'u_delayLine2/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block13.v:62]
INFO: [Synth 8-4471] merging register 'u_delayLine3_1/dataEndEn_reg' into 'u_delayLine3/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block13.v:62]
INFO: [Synth 8-4471] merging register 'u_delayLine4_1/dataEndEn_reg' into 'u_delayLine4/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block14.v:70]
INFO: [Synth 8-4471] merging register 'u_delayLine4_1/lutAddrREG_reg[3:0]' into 'u_delayLine4/lutAddrREG_reg[3:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block14.v:144]
INFO: [Synth 8-4471] merging register 'u_delayLine6_1/wrAddrREG_reg[3:0]' into 'u_delayLine6/wrAddrREG_reg[3:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block16.v:61]
INFO: [Synth 8-4471] merging register 'u_delayLine6_1/dataEndEn_reg' into 'u_delayLine6/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block16.v:79]
INFO: [Synth 8-4471] merging register 'u_delayLine7_1/wrAddrREG_reg[3:0]' into 'u_delayLine7/wrAddrREG_reg[3:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block16.v:61]
INFO: [Synth 8-4471] merging register 'u_delayLine7_1/dataEndEn_reg' into 'u_delayLine7/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block16.v:79]
INFO: [Synth 8-4471] merging register 'u_delayLine8_1/wrAddrREG_reg[3:0]' into 'u_delayLine8/wrAddrREG_reg[3:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block16.v:61]
INFO: [Synth 8-4471] merging register 'u_delayLine8_1/dataEndEn_reg' into 'u_delayLine8/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block16.v:79]
INFO: [Synth 8-4471] merging register 'u_delayLine9_1/wrAddrREG_reg[3:0]' into 'u_delayLine9/wrAddrREG_reg[3:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block16.v:61]
INFO: [Synth 8-4471] merging register 'u_delayLine9_1/dataEndEn_reg' into 'u_delayLine9/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block16.v:79]
INFO: [Synth 8-4471] merging register 'u_delayLine4/lutAddrREG_reg[3:0]' into 'rdAddr5_reg[3:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block10.v:144]
INFO: [Synth 8-4471] merging register 'u_delayLine9/wrAddrREG_reg[3:0]' into 'wrAddr2_reg[3:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block12.v:61]
INFO: [Synth 8-4471] merging register 'u_delayLine8/wrAddrREG_reg[3:0]' into 'wrAddr3_reg[3:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block12.v:61]
INFO: [Synth 8-4471] merging register 'u_delayLine7/wrAddrREG_reg[3:0]' into 'wrAddr4_reg[3:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block12.v:61]
INFO: [Synth 8-4471] merging register 'u_filterTap0_1/fTap_coef_reg1_reg[15:0]' into 'u_filterTap0/fTap_coef_reg1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd_block2.v:75]
INFO: [Synth 8-4471] merging register 'u_filterTap1_1/fTap_coef_reg1_reg[15:0]' into 'u_filterTap1/fTap_coef_reg1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd_block2.v:75]
INFO: [Synth 8-4471] merging register 'u_filterTap2_1/fTap_coef_reg1_reg[15:0]' into 'u_filterTap2/fTap_coef_reg1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd_block2.v:75]
INFO: [Synth 8-4471] merging register 'u_filterTap3_1/fTap_coef_reg1_reg[15:0]' into 'u_filterTap3/fTap_coef_reg1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd_block2.v:75]
INFO: [Synth 8-4471] merging register 'u_filterTap4_1/fTap_coef_reg1_reg[15:0]' into 'u_filterTap4/fTap_coef_reg1_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd_block2.v:75]
INFO: [Synth 8-4471] merging register 'u_filterTap0_1/fTap_coef_reg2_reg[15:0]' into 'u_filterTap0/fTap_coef_reg2_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd_block2.v:75]
INFO: [Synth 8-4471] merging register 'u_filterTap1_1/fTap_coef_reg2_reg[15:0]' into 'u_filterTap1/fTap_coef_reg2_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd_block2.v:75]
INFO: [Synth 8-4471] merging register 'u_filterTap2_1/fTap_coef_reg2_reg[15:0]' into 'u_filterTap2/fTap_coef_reg2_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd_block2.v:75]
INFO: [Synth 8-4471] merging register 'u_filterTap3_1/fTap_coef_reg2_reg[15:0]' into 'u_filterTap3/fTap_coef_reg2_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd_block2.v:75]
INFO: [Synth 8-4471] merging register 'u_filterTap4_1/fTap_coef_reg2_reg[15:0]' into 'u_filterTap4/fTap_coef_reg2_reg[15:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd_block2.v:75]
DSP Report: Generating DSP u_filterTap0/fTap_addout_reg_reg, operation Mode is: ((D'+A'')*B'')'.
DSP Report: register u_filterTap0/fTap_din2_reg1_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_coef_reg1_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_coef_reg2_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_din1_reg1_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_din1_reg2_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_addout_reg_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_mult_reg_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_preAdd_reg_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0/fTap_addout_reg_next is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0/fTap_mult_reg_next is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0/fTap_preAdd_reg_next is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap1/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register u_filterTap1/fTap_din2_reg1_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_coef_reg1_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_coef_reg2_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_din1_reg1_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_din1_reg2_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_addout_reg_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_mult_reg_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_preAdd_reg_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1/fTap_addout_reg_next is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1/fTap_mult_reg_next is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1/fTap_preAdd_reg_next is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap2/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register u_filterTap2/fTap_din2_reg1_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_coef_reg1_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_coef_reg2_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_din1_reg1_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_din1_reg2_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_addout_reg_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_mult_reg_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_preAdd_reg_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2/fTap_addout_reg_next is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2/fTap_mult_reg_next is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2/fTap_preAdd_reg_next is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap3/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register u_filterTap3/fTap_din2_reg1_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_coef_reg1_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_coef_reg2_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_din1_reg1_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_din1_reg2_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_addout_reg_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_mult_reg_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_preAdd_reg_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3/fTap_addout_reg_next is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3/fTap_mult_reg_next is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3/fTap_preAdd_reg_next is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap4/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register u_filterTap4/fTap_din2_reg1_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_coef_reg1_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_coef_reg2_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_din1_reg1_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_din1_reg2_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_addout_reg_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_mult_reg_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_preAdd_reg_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4/fTap_addout_reg_next is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4/fTap_mult_reg_next is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4/fTap_preAdd_reg_next is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap0_1/fTap_addout_reg_reg, operation Mode is: ((D'+A'')*B'')'.
DSP Report: register u_filterTap0_1/fTap_din2_reg1_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_coef_reg1_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_din1_reg1_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_din1_reg2_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_coef_reg2_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_preAdd_reg_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0_1/fTap_addout_reg_next is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0_1/fTap_mult_reg_next is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0_1/fTap_preAdd_reg_next is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap1_1/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register u_filterTap1_1/fTap_din2_reg1_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_coef_reg1_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_din1_reg1_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_din1_reg2_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_coef_reg2_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_preAdd_reg_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1_1/fTap_addout_reg_next is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1_1/fTap_mult_reg_next is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1_1/fTap_preAdd_reg_next is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap2_1/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register u_filterTap2_1/fTap_din2_reg1_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_coef_reg1_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_din1_reg1_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_din1_reg2_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_coef_reg2_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_preAdd_reg_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2_1/fTap_addout_reg_next is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2_1/fTap_mult_reg_next is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2_1/fTap_preAdd_reg_next is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap3_1/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register u_filterTap3_1/fTap_din2_reg1_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_coef_reg1_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_din1_reg1_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_din1_reg2_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_coef_reg2_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_preAdd_reg_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3_1/fTap_addout_reg_next is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3_1/fTap_mult_reg_next is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3_1/fTap_preAdd_reg_next is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap4_1/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register u_filterTap4_1/fTap_din2_reg1_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_coef_reg1_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_1/fTap_din1_reg1_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_1/fTap_din1_reg2_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_coef_reg2_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_1/fTap_preAdd_reg_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4_1/fTap_addout_reg_next is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4_1/fTap_mult_reg_next is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4_1/fTap_preAdd_reg_next is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
INFO: [Synth 8-4471] merging register 'u_filterInstantiation_1/u_delayLine0_1/dataEndEn_reg' into 'u_filterInstantiation_1/u_delayLine0/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block5.v:62]
INFO: [Synth 8-4471] merging register 'u_filterInstantiation_1/u_filterTap0_1/fTap_coef_reg1_reg[17:0]' into 'u_filterInstantiation_1/u_filterTap0/fTap_coef_reg1_reg[17:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd_block.v:76]
INFO: [Synth 8-4471] merging register 'u_filterInstantiation_1/u_filterTap0_1/fTap_coef_reg2_reg[17:0]' into 'u_filterInstantiation_1/u_filterTap0/fTap_coef_reg2_reg[17:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd_block.v:76]
DSP Report: Generating DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg, operation Mode is: ((C:0x0) or P)+((D'+A'')*B'')'.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_din2_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_coef_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_coef_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_din1_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_din1_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_preAdd_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_next is absorbed into DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap0/fTap_mult_reg_next is absorbed into DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap0/fTap_preAdd_reg_next is absorbed into DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg, operation Mode is: ((C:0x0) or P)+((D'+A'')*B'')'.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/fTap_din2_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_coef_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/fTap_din1_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/fTap_din1_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_coef_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/fTap_preAdd_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_next is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap0_1/fTap_mult_reg_next is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap0_1/fTap_preAdd_reg_next is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg.
INFO: [Synth 8-4471] merging register 'u_filterInstantiation/u_delayLine0_1/dataEndEn_reg' into 'u_filterInstantiation/u_delayLine0/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block.v:62]
INFO: [Synth 8-4471] merging register 'u_filterInstantiation/u_delayLine1_1/dataEndEn_reg' into 'u_filterInstantiation/u_delayLine1/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block.v:62]
INFO: [Synth 8-4471] merging register 'u_filterInstantiation/u_delayLine2_1/dataEndEn_reg' into 'u_filterInstantiation/u_delayLine2/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block.v:62]
INFO: [Synth 8-4471] merging register 'u_filterInstantiation/u_delayLine3_1/dataEndEn_reg' into 'u_filterInstantiation/u_delayLine3/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block.v:62]
INFO: [Synth 8-4471] merging register 'u_filterInstantiation/u_filterTap2_1/fTap_coef_reg1_reg[17:0]' into 'u_filterInstantiation/u_filterTap2/fTap_coef_reg1_reg[17:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block.v:61]
INFO: [Synth 8-4471] merging register 'u_filterInstantiation_1/u_delayLine0_1/dataEndEn_reg' into 'u_filterInstantiation_1/u_delayLine0/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block2.v:62]
INFO: [Synth 8-4471] merging register 'u_filterInstantiation_1/u_delayLine1_1/dataEndEn_reg' into 'u_filterInstantiation_1/u_delayLine1/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block2.v:62]
INFO: [Synth 8-4471] merging register 'u_filterInstantiation_1/u_delayLine2_1/dataEndEn_reg' into 'u_filterInstantiation_1/u_delayLine2/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block2.v:62]
INFO: [Synth 8-4471] merging register 'u_filterInstantiation_1/u_delayLine3_1/dataEndEn_reg' into 'u_filterInstantiation_1/u_delayLine3/dataEndEn_reg' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block2.v:62]
INFO: [Synth 8-4471] merging register 'u_filterInstantiation_1/u_filterTap1_1/fTap_coef_reg1_reg[17:0]' into 'u_filterInstantiation_1/u_filterTap1/fTap_coef_reg1_reg[17:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block2.v:61]
INFO: [Synth 8-4471] merging register 'u_filterInstantiation/u_filterTap2_1/fTap_coef_reg2_reg[17:0]' into 'u_filterInstantiation/u_filterTap2/fTap_coef_reg2_reg[17:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block.v:59]
INFO: [Synth 8-4471] merging register 'u_filterInstantiation_1/u_filterTap1_1/fTap_coef_reg2_reg[17:0]' into 'u_filterInstantiation_1/u_filterTap1/fTap_coef_reg2_reg[17:0]' [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block2.v:59]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP u_filterInstantiation_1/u_filterTap0/sumOut_1_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_filterInstantiation_1/u_filterTap0/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap0/sumOut_10 is absorbed into DSP u_filterInstantiation_1/u_filterTap0/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap0/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation_1/u_filterTap0/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation_1/u_filterTap1/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation_1/u_filterTap1/fTap_coef_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap1/fTap_coef_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap1/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap1/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap1/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap1/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap1/sumOut_10 is absorbed into DSP u_filterInstantiation_1/u_filterTap1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap1/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation_1/u_filterTap1/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation_1/u_filterTap2/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation_1/u_filterTap2/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap2/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap2/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap2/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap2/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap2/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap2/sumOut_10 is absorbed into DSP u_filterInstantiation_1/u_filterTap2/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap2/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation_1/u_filterTap2/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation_1/u_filterTap3/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation_1/u_filterTap3/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap3/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap3/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap3/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap3/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap3/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap3/sumOut_10 is absorbed into DSP u_filterInstantiation_1/u_filterTap3/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap3/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation_1/u_filterTap3/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation/u_filterTap0/sumOut_1_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_filterInstantiation/u_filterTap0/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap0/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap0/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap0/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap0/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation/u_filterTap0/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap0/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation/u_filterTap0/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap0/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap0/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap0/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation/u_filterTap0/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap0/sumOut_10 is absorbed into DSP u_filterInstantiation/u_filterTap0/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap0/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation/u_filterTap0/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation/u_filterTap1/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation/u_filterTap1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap1/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation/u_filterTap1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap1/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation/u_filterTap1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap1/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation/u_filterTap1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap1/sumOut_10 is absorbed into DSP u_filterInstantiation/u_filterTap1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap1/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation/u_filterTap1/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation/u_filterTap2/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation/u_filterTap2/fTap_coef_reg1_reg is absorbed into DSP u_filterInstantiation/u_filterTap2/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap2/fTap_coef_reg2_reg is absorbed into DSP u_filterInstantiation/u_filterTap2/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap2/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation/u_filterTap2/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap2/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation/u_filterTap2/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap2/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap2/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap2/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation/u_filterTap2/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap2/sumOut_10 is absorbed into DSP u_filterInstantiation/u_filterTap2/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap2/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation/u_filterTap2/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation/u_filterTap3/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation/u_filterTap3/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap3/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap3/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap3/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap3/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation/u_filterTap3/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap3/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation/u_filterTap3/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap3/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap3/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap3/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation/u_filterTap3/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap3/sumOut_10 is absorbed into DSP u_filterInstantiation/u_filterTap3/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap3/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation/u_filterTap3/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap0_1/sumOut_10 is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap0_1/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation_1/u_filterTap1_1/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation_1/u_filterTap1/fTap_coef_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap1_1/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap1_1/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap1/fTap_coef_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap1_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap1_1/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap1_1/sumOut_10 is absorbed into DSP u_filterInstantiation_1/u_filterTap1_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap1_1/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation_1/u_filterTap1_1/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap2_1/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap2_1/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap2_1/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap2_1/sumOut_10 is absorbed into DSP u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap2_1/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap3_1/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap3_1/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap3_1/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap3_1/sumOut_10 is absorbed into DSP u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap3_1/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation/u_filterTap0_1/sumOut_1_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_filterInstantiation/u_filterTap0_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap0_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap0_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap0_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap0_1/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation/u_filterTap0_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap0_1/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation/u_filterTap0_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap0_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap0_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap0_1/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation/u_filterTap0_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap0_1/sumOut_10 is absorbed into DSP u_filterInstantiation/u_filterTap0_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap0_1/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation/u_filterTap0_1/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation/u_filterTap1_1/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation/u_filterTap1_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap1_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap1_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap1_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap1_1/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation/u_filterTap1_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap1_1/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation/u_filterTap1_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap1_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap1_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap1_1/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation/u_filterTap1_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap1_1/sumOut_10 is absorbed into DSP u_filterInstantiation/u_filterTap1_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap1_1/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation/u_filterTap1_1/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation/u_filterTap2_1/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation/u_filterTap2/fTap_coef_reg1_reg is absorbed into DSP u_filterInstantiation/u_filterTap2_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap2_1/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation/u_filterTap2_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap2_1/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation/u_filterTap2_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap2/fTap_coef_reg2_reg is absorbed into DSP u_filterInstantiation/u_filterTap2_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap2_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap2_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap2_1/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation/u_filterTap2_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap2_1/sumOut_10 is absorbed into DSP u_filterInstantiation/u_filterTap2_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap2_1/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation/u_filterTap2_1/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation/u_filterTap3_1/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation/u_filterTap3_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap3_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap3_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap3_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap3_1/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation/u_filterTap3_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap3_1/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation/u_filterTap3_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap3_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap3_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap3_1/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation/u_filterTap3_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap3_1/sumOut_10 is absorbed into DSP u_filterInstantiation/u_filterTap3_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap3_1/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation/u_filterTap3_1/sumOut_1_reg.
DSP Report: Generating DSP u_Mixer/Delay6_out1_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_Mixer/Delay1_reg_reg[0] is absorbed into DSP u_Mixer/Delay6_out1_reg.
DSP Report: register u_Mixer/Delay1_reg_reg[1] is absorbed into DSP u_Mixer/Delay6_out1_reg.
DSP Report: register u_Mixer/Delay3_reg_reg[0] is absorbed into DSP u_Mixer/Delay6_out1_reg.
DSP Report: register u_Mixer/Delay3_reg_reg[1] is absorbed into DSP u_Mixer/Delay6_out1_reg.
DSP Report: register u_Mixer/Delay6_out1_reg is absorbed into DSP u_Mixer/Delay6_out1_reg.
DSP Report: operator u_Mixer/Product1_out1 is absorbed into DSP u_Mixer/Delay6_out1_reg.
DSP Report: Generating DSP u_Mixer/Delay12_out1_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register u_Mixer/Delay4_reg_reg[0] is absorbed into DSP u_Mixer/Delay12_out1_reg.
DSP Report: register u_Mixer/Delay4_reg_reg[1] is absorbed into DSP u_Mixer/Delay12_out1_reg.
DSP Report: register u_Mixer/Delay2_reg_reg[0] is absorbed into DSP u_Mixer/Delay12_out1_reg.
DSP Report: register u_Mixer/Delay2_reg_reg[1] is absorbed into DSP u_Mixer/Delay12_out1_reg.
DSP Report: register u_Mixer/Delay12_out1_reg is absorbed into DSP u_Mixer/Delay12_out1_reg.
DSP Report: register u_Mixer/Delay7_out1_reg is absorbed into DSP u_Mixer/Delay12_out1_reg.
DSP Report: operator u_Mixer/Add_out1 is absorbed into DSP u_Mixer/Delay12_out1_reg.
DSP Report: operator u_Mixer/Product2_out1 is absorbed into DSP u_Mixer/Delay12_out1_reg.
DSP Report: Generating DSP u_Mixer/Delay10_out1_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_Mixer/Delay2_reg_reg[0] is absorbed into DSP u_Mixer/Delay10_out1_reg.
DSP Report: register u_Mixer/Delay2_reg_reg[1] is absorbed into DSP u_Mixer/Delay10_out1_reg.
DSP Report: register u_Mixer/Delay3_reg_reg[0] is absorbed into DSP u_Mixer/Delay10_out1_reg.
DSP Report: register u_Mixer/Delay3_reg_reg[1] is absorbed into DSP u_Mixer/Delay10_out1_reg.
DSP Report: register u_Mixer/Delay10_out1_reg is absorbed into DSP u_Mixer/Delay10_out1_reg.
DSP Report: operator u_Mixer/Product3_out1 is absorbed into DSP u_Mixer/Delay10_out1_reg.
DSP Report: Generating DSP u_Mixer/Delay13_out1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_Mixer/Delay1_reg_reg[0] is absorbed into DSP u_Mixer/Delay13_out1_reg.
DSP Report: register u_Mixer/Delay1_reg_reg[1] is absorbed into DSP u_Mixer/Delay13_out1_reg.
DSP Report: register u_Mixer/Delay4_reg_reg[0] is absorbed into DSP u_Mixer/Delay13_out1_reg.
DSP Report: register u_Mixer/Delay4_reg_reg[1] is absorbed into DSP u_Mixer/Delay13_out1_reg.
DSP Report: register u_Mixer/Delay13_out1_reg is absorbed into DSP u_Mixer/Delay13_out1_reg.
DSP Report: register u_Mixer/Delay11_out1_reg is absorbed into DSP u_Mixer/Delay13_out1_reg.
DSP Report: operator u_Mixer/Add1_out1 is absorbed into DSP u_Mixer/Delay13_out1_reg.
DSP Report: operator u_Mixer/Product4_out1 is absorbed into DSP u_Mixer/Delay13_out1_reg.
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse1_reg_rep[0]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse1_reg[0]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse1_reg_rep[1]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse1_reg[1]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse1_reg_rep[2]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse1_reg[2]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse1_reg_rep[3]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse1_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine0_reg_rep[0]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine0_reg[0]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine0_reg_rep[1]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine0_reg[1]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine0_reg_rep[2]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine0_reg[2]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine0_reg_rep[3]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine0_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_re_reg[4]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_re_reg[0]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_re_reg[5]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_re_reg[0]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_re_reg[2]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_re_reg[0]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_re_reg[3]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_re_reg[0]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_re_reg[0]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_re_reg[1]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_re_reg[1]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_re_reg[6]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_re_reg[10]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_re_reg[8]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_re_reg[11]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_re_reg[8]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_re_reg[8]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_re_reg[9]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_re_reg[9]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_re_reg[12]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_re_reg[6]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_re_reg[7]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_re_reg[7]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_re_reg[15]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine0_reg_rep[0]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine0_reg[0]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine0_reg_rep[1]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine0_reg[1]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine0_reg_rep[2]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine0_reg[2]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine0_reg_rep[3]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine0_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_re_reg[14]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_re_reg[12]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_re_reg[15]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_im_reg[15]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_re_reg[12]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_re_reg[13]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse2_reg_rep[0]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse2_reg_rep[0]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse2_reg_rep[1]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse2_reg_rep[1]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse2_reg_rep[2]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse2_reg_rep[2]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse2_reg_rep[3]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse2_reg_rep[3]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse1_reg_rep[0]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse1_reg[0]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse1_reg_rep[1]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse1_reg[1]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse1_reg_rep[2]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse1_reg[2]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse1_reg_rep[3]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse1_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine1_reg_rep[0]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine1_reg_rep[0]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine1_reg_rep[1]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine1_reg_rep[1]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine1_reg_rep[2]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine1_reg_rep[2]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine1_reg_rep[3]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine1_reg_rep[3]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine1_reg_rep[0]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine1_reg_rep[0]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine1_reg_rep[1]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine1_reg_rep[1]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine1_reg_rep[2]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine1_reg_rep[2]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine1_reg_rep[3]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine1_reg_rep[3]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse3_reg_rep[0]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse3_reg_rep[0]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse3_reg_rep[1]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse3_reg_rep[1]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse3_reg_rep[2]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse3_reg_rep[2]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse3_reg_rep[3]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse3_reg_rep[3]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine0_reg_rep[0]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine0_reg[0]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine0_reg_rep[1]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine0_reg[1]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine0_reg_rep[2]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine0_reg[2]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine0_reg_rep[3]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine0_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_im_reg[4]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_im_reg[15]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_im_reg[5]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_im_reg[15]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_im_reg[2]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_im_reg[15]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_im_reg[3]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_im_reg[15]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_im_reg[0]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_im_reg[15]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_im_reg[1]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_im_reg[15]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_im_reg[10]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_im_reg[15]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_im_reg[11]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_im_reg[15]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_im_reg[8]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_im_reg[15]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_im_reg[9]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_im_reg[15]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_im_reg[6]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_im_reg[15]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_im_reg[7]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_im_reg[15]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine0_reg_rep[0]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine0_reg[0]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine0_reg_rep[1]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine0_reg[1]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine0_reg_rep[2]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine0_reg[2]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine0_reg_rep[3]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine0_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_im_reg[14]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_im_reg[15]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_im_reg[15]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_im_reg[13]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/Upsample_bypass_reg_im_reg[12]' (FDCE) to 'HDL_DUC1/Upsample_bypass_reg_im_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDL_DUC1/\Upsample_bypass_reg_im_reg[13] )
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse2_reg_rep[0]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse2_reg[0]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse2_reg_rep[1]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse2_reg[1]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse2_reg_rep[2]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse2_reg[2]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse2_reg_rep[3]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse2_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine2_reg_rep[0]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine2_reg_rep[0]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine2_reg_rep[1]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine2_reg_rep[1]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine2_reg_rep[2]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine2_reg_rep[2]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine2_reg_rep[3]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine2_reg_rep[3]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine2_reg_rep[0]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine2_reg_rep[0]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine2_reg_rep[1]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine2_reg_rep[1]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine2_reg_rep[2]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine2_reg_rep[2]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine2_reg_rep[3]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine2_reg_rep[3]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse4_reg_rep[0]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse4_reg[0]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse4_reg_rep[1]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse4_reg[1]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse4_reg_rep[2]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse4_reg[2]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse4_reg_rep[3]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse4_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine1_reg_rep[0]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine1_reg[0]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine1_reg_rep[1]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine1_reg[1]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine1_reg_rep[2]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine1_reg[2]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine1_reg_rep[3]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine1_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine1_reg_rep[0]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine1_reg[0]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine1_reg_rep[1]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine1_reg[1]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine1_reg_rep[2]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine1_reg[2]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine1_reg_rep[3]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddrDelayLine1_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse3_reg_rep[0]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse3_reg[0]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse3_reg_rep[1]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse3_reg[1]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse3_reg_rep[2]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse3_reg[2]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse3_reg_rep[3]__0' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/rdAddReverse3_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine3_reg_rep[0]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine3_reg_rep[0]__0'
INFO: [Synth 8-3886] merging instance 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine3_reg_rep[1]' (FDCE) to 'HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/rdAddrDelayLine3_reg_rep[1]__0'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDL_DUC1/u_Halfband_Interpolator/\u_filterInstantiation/coeffTableRegP0_1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDL_DUC1/u_CIC_Compensation_Interpolator/\u_filterInstantiation/coeffTableRegP3_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDL_DUC1/u_CIC_Interpolator_inst/\u_rdySection/cicReadyData_count_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDL_DUC1/u_CIC_Interpolator_inst/\u_rdySection/cicReadyData_resetReg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDL_DUC1/u_NCO/i_0/\accphase_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDL_DUC1/u_NCO/i_0/\accphase_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDL_DUC1/u_NCO/i_0/\accphase_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDL_DUC1/u_NCO/i_0/\accphase_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDL_DUC1/u_NCO/i_0/\accphase_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDL_DUC1/u_NCO/i_0/\accphase_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDL_DUC1/u_NCO/i_0/\accphase_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDL_DUC1/u_NCO/i_0/\accphase_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDL_DUC1/u_NCO/i_0/\accphase_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDL_DUC1/u_NCO/i_0/\accphase_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDL_DUC1/u_NCO/i_0/\accphase_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDL_DUC1/u_NCO/i_0/\accphase_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDL_DUC1/u_NCO/\dither_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDL_DUC1/u_NCO/\u_Wave_inst/u_SineWave_inst/lutaddrInReg_reg[1] )
WARNING: [Synth 8-3332] Sequential element (u_rdySection/FSM_sequential_cicReadyData_state_reg[1]) is unused and will be removed from module CICInterpolator.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDL_DUC1/u_NCO/\u_Wave_inst/u_SineWave_inst/lut2out_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDL_DUC1/u_Halfband_Interpolator/\u_filterInstantiation_1/wrAddr1_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1082.496 ; gain = 427.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+--------------------------------------------------------+---------------+----------------+
|Module Name    | RTL Object                                             | Depth x Width | Implemented As | 
+---------------+--------------------------------------------------------+---------------+----------------+
|LookUpTableGen | Lookup_Table2_table_data                               | 64x5          | LUT            | 
|NCO            | u_Wave_inst/u_CosineWave_inst/Lookup_Table2_table_data | 64x5          | LUT            | 
|NCO            | u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg          | 256x17        | Block RAM      | 
|NCO            | u_Wave_inst/u_SineWave_inst/Lookup_Table2_table_data   | 64x5          | LUT            | 
|NCO            | u_Wave_inst/u_SineWave_inst/lut1out_reg_reg            | 256x17        | Block RAM      | 
+---------------+--------------------------------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------+------------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                              | RTL Object                                                             | Inference | Size (Depth x Width) | Primitives   | 
+-----------------------------------------+------------------------------------------------------------------------+-----------+----------------------+--------------+
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine0/u_simpleDualPortRam/ram_reg         | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine1/u_simpleDualPortRam/ram_reg         | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine2/u_simpleDualPortRam/ram_reg         | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine3/u_simpleDualPortRam/ram_reg         | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine4/u_simpleDualPortRam/ram_reg         | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine5/u_simpleDualPortRam/ram_reg         | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine6/u_simpleDualPortRam/ram_reg         | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine7/u_simpleDualPortRam/ram_reg         | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine8/u_simpleDualPortRam/ram_reg         | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine0_1/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine1_1/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine2_1/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine3_1/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine4_1/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine5_1/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine6_1/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine7_1/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine8_1/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine0/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine1/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine2/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine3/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine4/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine6/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine7/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine8/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine9/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine0_1/u_simpleDualPortRam/ram_reg     | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine1_1/u_simpleDualPortRam/ram_reg     | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine2_1/u_simpleDualPortRam/ram_reg     | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine3_1/u_simpleDualPortRam/ram_reg     | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine4_1/u_simpleDualPortRam/ram_reg     | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine6_1/u_simpleDualPortRam/ram_reg     | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine7_1/u_simpleDualPortRam/ram_reg     | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine8_1/u_simpleDualPortRam/ram_reg     | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine9_1/u_simpleDualPortRam/ram_reg     | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Halfband_Interpolator         | u_filterInstantiation/u_delayLine0/u_simpleDualPortRam/ram_reg         | Implied   | 8 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_Halfband_Interpolator         | u_filterInstantiation_1/u_delayLine0/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_Halfband_Interpolator         | u_filterInstantiation_1/u_delayLine1/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_Halfband_Interpolator         | u_filterInstantiation/u_delayLine0_1/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_Halfband_Interpolator         | u_filterInstantiation_1/u_delayLine0_1/u_simpleDualPortRam/ram_reg     | Implied   | 8 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_Halfband_Interpolator         | u_filterInstantiation_1/u_delayLine1_1/u_simpleDualPortRam/ram_reg     | Implied   | 8 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation_1/u_delayLine0/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation_1/u_delayLine1/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation_1/u_delayLine2/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation_1/u_delayLine3/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation/u_delayLine0/u_simpleDualPortRam_generic/ram_reg | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation/u_delayLine1/u_simpleDualPortRam_generic/ram_reg | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation/u_delayLine2/u_simpleDualPortRam_generic/ram_reg | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation/u_delayLine3/u_simpleDualPortRam_generic/ram_reg | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation_1/u_delayLine0_1/u_simpleDualPortRam/ram_reg     | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation_1/u_delayLine1_1/u_simpleDualPortRam/ram_reg     | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation_1/u_delayLine2_1/u_simpleDualPortRam/ram_reg     | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation_1/u_delayLine3_1/u_simpleDualPortRam/ram_reg     | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation/u_delayLine0_1/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation/u_delayLine1_1/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation/u_delayLine2_1/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation/u_delayLine3_1/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 18               | RAM32M x 3   | 
+-----------------------------------------+------------------------------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                    | DSP Mapping                    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FIRFilter2_block1              | (A''*B'')'                     | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1              | (PCIN+(A''*B'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1              | (PCIN+(A''*B'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1              | (PCIN+(A''*B'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FilterTapSystolic_block3       | (PCIN+(A''*B'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1              | (PCIN+(A''*B'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1              | (PCIN+(A''*B'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1              | (PCIN+(A''*B'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1              | (PCIN+(A''*B'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1              | (A''*B'')'                     | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1              | (PCIN+(A''*B'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1              | (PCIN+(A''*B'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1              | (PCIN+(A''*B'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FilterTapSystolic_block3       | (PCIN+(A''*B'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1              | (PCIN+(A''*B'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1              | (PCIN+(A''*B'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1              | (PCIN+(A''*B'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1              | (PCIN+(A''*B'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FilterTapSystolicPreAdd_block1 | ((D'+A'')*B'')'                | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block1 | (PCIN+((D'+A'')*B'')')'        | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block1 | (PCIN+((D'+A'')*B'')')'        | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block1 | (PCIN+((D'+A'')*B'')')'        | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block1 | (PCIN+((D'+A'')*B'')')'        | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block2 | ((D'+A'')*B'')'                | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block2 | (PCIN+((D'+A'')*B'')')'        | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block2 | (PCIN+((D'+A'')*B'')')'        | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block2 | (PCIN+((D'+A'')*B'')')'        | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block2 | (PCIN+((D'+A'')*B'')')'        | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd        | ((C:0x0) or P)+((D'+A'')*B'')' | 18     | 18     | 36     | 18     | 36     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block  | ((C:0x0) or P)+((D'+A'')*B'')' | 18     | 18     | 36     | 18     | 36     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | 
|CIC_Compensation_Interpolator  | (A''*B'')'                     | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FilterTapSystolic_block1       | (PCIN+(A''*B'')')'             | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|CIC_Compensation_Interpolator  | (PCIN+(A''*B'')')'             | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|CIC_Compensation_Interpolator  | (PCIN+(A''*B'')')'             | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|CIC_Compensation_Interpolator  | (A''*B'')'                     | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|CIC_Compensation_Interpolator  | (PCIN+(A''*B'')')'             | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FilterTapSystolic              | (PCIN+(A''*B'')')'             | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|CIC_Compensation_Interpolator  | (PCIN+(A''*B'')')'             | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|CIC_Compensation_Interpolator  | (A''*B'')'                     | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FilterTapSystolic_block1       | (PCIN+(A''*B'')')'             | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|CIC_Compensation_Interpolator  | (PCIN+(A''*B'')')'             | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|CIC_Compensation_Interpolator  | (PCIN+(A''*B'')')'             | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|CIC_Compensation_Interpolator  | (A''*B'')'                     | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|CIC_Compensation_Interpolator  | (PCIN+(A''*B'')')'             | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FilterTapSystolic              | (PCIN+(A''*B'')')'             | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|CIC_Compensation_Interpolator  | (PCIN+(A''*B'')')'             | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Mixer                          | (A''*B'')'                     | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Mixer                          | (PCIN-(A''*B'')')'             | 18     | 18     | -      | -      | 37     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Mixer                          | (A''*B'')'                     | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Mixer                          | (PCIN+(A''*B'')')'             | 18     | 18     | -      | -      | 37     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block3.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block3.v:55]
INFO: [Synth 8-6837] The timing for the instance HDL_DUC1/u_NCO/i_1/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance HDL_DUC1/u_NCO/i_2/u_Wave_inst/u_SineWave_inst/lut1out_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_inst/clk_out1' to pin 'clk_wiz_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1088.531 ; gain = 433.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1096.949 ; gain = 441.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-----------------------------------------+------------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                              | RTL Object                                                             | Inference | Size (Depth x Width) | Primitives   | 
+-----------------------------------------+------------------------------------------------------------------------+-----------+----------------------+--------------+
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine0/u_simpleDualPortRam/ram_reg         | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine1/u_simpleDualPortRam/ram_reg         | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine2/u_simpleDualPortRam/ram_reg         | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine3/u_simpleDualPortRam/ram_reg         | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine4/u_simpleDualPortRam/ram_reg         | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine5/u_simpleDualPortRam/ram_reg         | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine6/u_simpleDualPortRam/ram_reg         | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine7/u_simpleDualPortRam/ram_reg         | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine8/u_simpleDualPortRam/ram_reg         | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine0_1/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine1_1/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine2_1/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine3_1/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine4_1/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine5_1/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine6_1/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine7_1/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation/u_delayLine8_1/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine0/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine1/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine2/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine3/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine4/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine6/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine7/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine8/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine9/u_simpleDualPortRam/ram_reg       | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine0_1/u_simpleDualPortRam/ram_reg     | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine1_1/u_simpleDualPortRam/ram_reg     | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine2_1/u_simpleDualPortRam/ram_reg     | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine3_1/u_simpleDualPortRam/ram_reg     | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine4_1/u_simpleDualPortRam/ram_reg     | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine6_1/u_simpleDualPortRam/ram_reg     | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine7_1/u_simpleDualPortRam/ram_reg     | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine8_1/u_simpleDualPortRam/ram_reg     | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Lowpass_Interpolator          | u_filterInstantiation_1/u_delayLine9_1/u_simpleDualPortRam/ram_reg     | Implied   | 16 x 16              | RAM32M x 3   | 
|HDL_DUC1/u_Halfband_Interpolator         | u_filterInstantiation/u_delayLine0/u_simpleDualPortRam/ram_reg         | Implied   | 8 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_Halfband_Interpolator         | u_filterInstantiation_1/u_delayLine0/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_Halfband_Interpolator         | u_filterInstantiation_1/u_delayLine1/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_Halfband_Interpolator         | u_filterInstantiation/u_delayLine0_1/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_Halfband_Interpolator         | u_filterInstantiation_1/u_delayLine0_1/u_simpleDualPortRam/ram_reg     | Implied   | 8 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_Halfband_Interpolator         | u_filterInstantiation_1/u_delayLine1_1/u_simpleDualPortRam/ram_reg     | Implied   | 8 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation_1/u_delayLine0/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation_1/u_delayLine1/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation_1/u_delayLine2/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation_1/u_delayLine3/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation/u_delayLine0/u_simpleDualPortRam_generic/ram_reg | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation/u_delayLine1/u_simpleDualPortRam_generic/ram_reg | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation/u_delayLine2/u_simpleDualPortRam_generic/ram_reg | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation/u_delayLine3/u_simpleDualPortRam_generic/ram_reg | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation_1/u_delayLine0_1/u_simpleDualPortRam/ram_reg     | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation_1/u_delayLine1_1/u_simpleDualPortRam/ram_reg     | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation_1/u_delayLine2_1/u_simpleDualPortRam/ram_reg     | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation_1/u_delayLine3_1/u_simpleDualPortRam/ram_reg     | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation/u_delayLine0_1/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation/u_delayLine1_1/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation/u_delayLine2_1/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 18               | RAM32M x 3   | 
|HDL_DUC1/u_CIC_Compensation_Interpolator | u_filterInstantiation/u_delayLine3_1/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 18               | RAM32M x 3   | 
+-----------------------------------------+------------------------------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block3.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block3.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/NU/Up_conv_up_sample/DUCforLTEHDL/NCO.v:213]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/NU/Up_conv_up_sample/project_1/project_1.srcs/sources_1/new/DAC_DUC.v:23]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block1.v:1001]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block1.v:1163]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block1.v:1269]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block1.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block1.v:1001]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block1.v:1163]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block1.v:1269]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block1.v:1375]
INFO: [Synth 8-6837] The timing for the instance HDL_DUC1/u_NCO/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance HDL_DUC1/u_NCO/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1135.824 ; gain = 480.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module clk_wiz_inst has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1142.805 ; gain = 487.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1142.805 ; gain = 487.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1142.805 ; gain = 487.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1142.805 ; gain = 487.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1142.805 ; gain = 487.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1142.805 ; gain = 487.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|DUC_DAC     | HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/finalSumValidPipe_reg_1_reg[5]             | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation/validOutLookahead_reg_reg[6]               | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/u_delayLine4/dataOutReg_reg_reg[3][15]   | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|DUC_DAC     | HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/u_delayLine4_1/dataOutReg_reg_reg[3][15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|DUC_DAC     | HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/finalSumValidPipe_reg_1_reg[5]           | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | HDL_DUC1/u_Lowpass_Interpolator/u_filterInstantiation_1/validOutLookahead_reg_reg[6]             | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | HDL_DUC1/u_Lowpass_Interpolator/intdelay_reg_reg[3]                                              | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | HDL_DUC1/u_Lowpass_Interpolator/intdelay_reg_re_reg[3][17]                                       | 4      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|DUC_DAC     | HDL_DUC1/u_Lowpass_Interpolator/intdelay_reg_im_reg[3][17]                                       | 4      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|DUC_DAC     | HDL_DUC1/u_Halfband_Interpolator/u_filterInstantiation_1/finalSumValidPipe_reg_1_reg[3]          | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | HDL_DUC1/u_Halfband_Interpolator/u_filterInstantiation_1/validOutLookahead_reg_reg[4]            | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | HDL_DUC1/u_Halfband_Interpolator/u_filterInstantiation/validOutLookahead_reg_reg[4]              | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | HDL_DUC1/u_CIC_Compensation_Interpolator/u_filterInstantiation_1/finalSumValidPipe_reg_1_reg[5]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | HDL_DUC1/u_CIC_Compensation_Interpolator/u_filterInstantiation/finalSumValidPipe_reg_1_reg[5]    | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | HDL_DUC1/u_CIC_Compensation_Interpolator/u_filterInstantiation_1/validOutLookahead_reg_reg[6]    | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | HDL_DUC1/u_CIC_Compensation_Interpolator/u_filterInstantiation/validOutLookahead_reg_reg[6]      | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | HDL_DUC1/Delay5_reg_re_reg[5][17]                                                                | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|DUC_DAC     | HDL_DUC1/Delay5_reg_im_reg[5][17]                                                                | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|DUC_DAC     | HDL_DUC1/Delay8_reg_reg[4]                                                                       | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |BUFG      |     1|
|3     |CARRY4    |   153|
|4     |DSP48E1   |    35|
|5     |DSP48E1_1 |    10|
|6     |DSP48E1_2 |     2|
|7     |DSP48E1_4 |     1|
|8     |LUT1      |    25|
|9     |LUT2      |   703|
|10    |LUT3      |   335|
|11    |LUT4      |   282|
|12    |LUT5      |   453|
|13    |LUT6      |   180|
|14    |RAM32M    |   174|
|15    |RAMB18E1  |     1|
|16    |SRL16E    |   115|
|17    |FDCE      |  4614|
|18    |FDPE      |     2|
|19    |FDRE      |  1356|
|20    |IBUF      |     3|
|21    |OBUF      |    19|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------------------+----------------------------------------------+------+
|      |Instance                              |Module                                        |Cells |
+------+--------------------------------------+----------------------------------------------+------+
|1     |top                                   |                                              |  8466|
|2     |  Div_by_two11                        |Div_by_two                                    |     2|
|3     |  Div_by_two22                        |Div_by_two_0                                  |     2|
|4     |  HDL_DUC1                            |HDL_DUC                                       |  8437|
|5     |    u_CIC_Compensation_Interpolator   |CIC_Compensation_Interpolator                 |  1851|
|6     |      u_filterInstantiation           |FIRFilter1                                    |   871|
|7     |        u_delayLine0                  |Addressable_Delay_Line                        |    42|
|8     |          u_simpleDualPortRam_generic |SimpleDualPortRAM_generic__parameterized1_132 |    21|
|9     |        u_delayLine0_1                |Addressable_Delay_Line_block                  |    39|
|10    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic__parameterized1_131 |    21|
|11    |        u_delayLine1                  |Addressable_Delay_Line_113                    |    42|
|12    |          u_simpleDualPortRam_generic |SimpleDualPortRAM_generic__parameterized1_130 |    21|
|13    |        u_delayLine1_1                |Addressable_Delay_Line_block_114              |    40|
|14    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic__parameterized1_129 |    22|
|15    |        u_delayLine2                  |Addressable_Delay_Line_115                    |    42|
|16    |          u_simpleDualPortRam_generic |SimpleDualPortRAM_generic__parameterized1_128 |    21|
|17    |        u_delayLine2_1                |Addressable_Delay_Line_block_116              |    40|
|18    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic__parameterized1_127 |    22|
|19    |        u_delayLine3                  |Addressable_Delay_Line_117                    |    21|
|20    |          u_simpleDualPortRam_generic |SimpleDualPortRAM_generic__parameterized1_126 |    21|
|21    |        u_delayLine3_1                |Addressable_Delay_Line_block_118              |    22|
|22    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic__parameterized1_125 |    22|
|23    |        u_filterTap0                  |FilterTapSystolic                             |     1|
|24    |        u_filterTap0_1                |FilterTapSystolic_block                       |     1|
|25    |        u_filterTap1                  |FilterTapSystolic_119                         |     1|
|26    |        u_filterTap1_1                |FilterTapSystolic_block_120                   |     1|
|27    |        u_filterTap2                  |FilterTapSystolic_121                         |     1|
|28    |        u_filterTap2_1                |FilterTapSystolic_block_122                   |     1|
|29    |        u_filterTap3                  |FilterTapSystolic_123                         |     1|
|30    |        u_filterTap3_1                |FilterTapSystolic_block_124                   |     1|
|31    |        u_firRdyLogic                 |FirRdyLogic                                   |    90|
|32    |      u_filterInstantiation_1         |FIRFilter2                                    |   867|
|33    |        u_delayLine0                  |Addressable_Delay_Line_block1                 |    42|
|34    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic__parameterized1_112 |    21|
|35    |        u_delayLine0_1                |Addressable_Delay_Line_block2                 |    39|
|36    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic__parameterized1_111 |    21|
|37    |        u_delayLine1                  |Addressable_Delay_Line_block1_94              |    42|
|38    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic__parameterized1_110 |    21|
|39    |        u_delayLine1_1                |Addressable_Delay_Line_block2_95              |    40|
|40    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic__parameterized1_109 |    22|
|41    |        u_delayLine2                  |Addressable_Delay_Line_block1_96              |    42|
|42    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic__parameterized1_108 |    21|
|43    |        u_delayLine2_1                |Addressable_Delay_Line_block2_97              |    40|
|44    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic__parameterized1_107 |    22|
|45    |        u_delayLine3                  |Addressable_Delay_Line_block1_98              |    21|
|46    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic__parameterized1_106 |    21|
|47    |        u_delayLine3_1                |Addressable_Delay_Line_block2_99              |    22|
|48    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic__parameterized1     |    22|
|49    |        u_filterTap0                  |FilterTapSystolic_block1                      |     1|
|50    |        u_filterTap0_1                |FilterTapSystolic_block2                      |     1|
|51    |        u_filterTap1                  |FilterTapSystolic_block1_100                  |     1|
|52    |        u_filterTap1_1                |FilterTapSystolic_block2_101                  |     1|
|53    |        u_filterTap2                  |FilterTapSystolic_block1_102                  |     1|
|54    |        u_filterTap2_1                |FilterTapSystolic_block2_103                  |     1|
|55    |        u_filterTap3                  |FilterTapSystolic_block1_104                  |     1|
|56    |        u_filterTap3_1                |FilterTapSystolic_block2_105                  |     1|
|57    |        u_firRdyLogic                 |FirRdyLogic_block                             |    90|
|58    |    u_CIC_Interpolator_inst           |CICInterpolator                               |   912|
|59    |      u_cSection                      |cSection                                      |   474|
|60    |      u_iSection                      |iSection                                      |   270|
|61    |      u_usSection                     |usSection                                     |   131|
|62    |    u_HDL_DUC_tc                      |HDL_DUC_tc                                    |    13|
|63    |    u_Halfband_Interpolator           |Halfband_Interpolator                         |  1099|
|64    |      u_filterInstantiation           |FIRFilter2_block                              |   394|
|65    |        u_delayLine0                  |Addressable_Delay_Line_block7                 |    21|
|66    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic__parameterized0_93  |    21|
|67    |        u_delayLine0_1                |Addressable_Delay_Line_block8                 |    21|
|68    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic__parameterized0_92  |    21|
|69    |        u_firRdyLogic                 |FirRdyLogic_block2                            |   130|
|70    |      u_filterInstantiation_1         |FIRFilter1_block                              |   510|
|71    |        u_delayLine0                  |Addressable_Delay_Line_block3                 |    60|
|72    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic__parameterized0_91  |    39|
|73    |        u_delayLine0_1                |Addressable_Delay_Line_block5                 |    57|
|74    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic__parameterized0_90  |    39|
|75    |        u_delayLine1                  |Addressable_Delay_Line_block4                 |    39|
|76    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic__parameterized0_89  |    21|
|77    |        u_delayLine1_1                |Addressable_Delay_Line_block6                 |    40|
|78    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic__parameterized0     |    22|
|79    |        u_filterTap0                  |FilterTapSystolicPreAdd                       |     1|
|80    |        u_filterTap0_1                |FilterTapSystolicPreAdd_block                 |     1|
|81    |        u_firRdyLogic                 |FirRdyLogic_block1                            |   129|
|82    |    u_Lowpass_Interpolator            |Lowpass_Interpolator                          |  4166|
|83    |      u_filterInstantiation           |FIRFilter2_block1                             |  1568|
|84    |        u_delayLine0                  |Addressable_Delay_Line_block17                |    39|
|85    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_88                  |    19|
|86    |        u_delayLine0_1                |Addressable_Delay_Line_block18                |    35|
|87    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_87                  |    19|
|88    |        u_delayLine1                  |Addressable_Delay_Line_block17_39             |    39|
|89    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_86                  |    19|
|90    |        u_delayLine1_1                |Addressable_Delay_Line_block18_40             |    36|
|91    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_85                  |    20|
|92    |        u_delayLine2                  |Addressable_Delay_Line_block17_41             |    39|
|93    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_84                  |    19|
|94    |        u_delayLine2_1                |Addressable_Delay_Line_block18_42             |    36|
|95    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_83                  |    20|
|96    |        u_delayLine3                  |Addressable_Delay_Line_block17_43             |    39|
|97    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_82                  |    19|
|98    |        u_delayLine3_1                |Addressable_Delay_Line_block18_44             |    36|
|99    |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_81                  |    20|
|100   |        u_delayLine4                  |Addressable_Delay_Line_block17_45             |    39|
|101   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_80                  |    19|
|102   |        u_delayLine4_1                |Addressable_Delay_Line_block18_46             |    36|
|103   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_79                  |    20|
|104   |        u_delayLine5                  |Addressable_Delay_Line_block17_47             |    39|
|105   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_78                  |    19|
|106   |        u_delayLine5_1                |Addressable_Delay_Line_block18_48             |    36|
|107   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_77                  |    20|
|108   |        u_delayLine6                  |Addressable_Delay_Line_block17_49             |    39|
|109   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_76                  |    19|
|110   |        u_delayLine6_1                |Addressable_Delay_Line_block18_50             |    36|
|111   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_75                  |    20|
|112   |        u_delayLine7                  |Addressable_Delay_Line_block17_51             |    39|
|113   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_74                  |    19|
|114   |        u_delayLine7_1                |Addressable_Delay_Line_block18_52             |    36|
|115   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_73                  |    20|
|116   |        u_delayLine8                  |Addressable_Delay_Line_block17_53             |    19|
|117   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_72                  |    19|
|118   |        u_delayLine8_1                |Addressable_Delay_Line_block18_54             |    20|
|119   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_71                  |    20|
|120   |        u_filterTap0                  |FilterTapSystolic_block3                      |     1|
|121   |        u_filterTap0_1                |FilterTapSystolic_block4                      |     1|
|122   |        u_filterTap1                  |FilterTapSystolic_block3_55                   |     1|
|123   |        u_filterTap1_1                |FilterTapSystolic_block4_56                   |     1|
|124   |        u_filterTap2                  |FilterTapSystolic_block3_57                   |     1|
|125   |        u_filterTap2_1                |FilterTapSystolic_block4_58                   |     1|
|126   |        u_filterTap3                  |FilterTapSystolic_block3_59                   |     1|
|127   |        u_filterTap3_1                |FilterTapSystolic_block4_60                   |     1|
|128   |        u_filterTap4                  |FilterTapSystolic_block3_61                   |     1|
|129   |        u_filterTap4_1                |FilterTapSystolic_block4_62                   |     1|
|130   |        u_filterTap5                  |FilterTapSystolic_block3_63                   |     1|
|131   |        u_filterTap5_1                |FilterTapSystolic_block4_64                   |     1|
|132   |        u_filterTap6                  |FilterTapSystolic_block3_65                   |     1|
|133   |        u_filterTap6_1                |FilterTapSystolic_block4_66                   |     1|
|134   |        u_filterTap7                  |FilterTapSystolic_block3_67                   |     1|
|135   |        u_filterTap7_1                |FilterTapSystolic_block4_68                   |     1|
|136   |        u_filterTap8                  |FilterTapSystolic_block3_69                   |     1|
|137   |        u_filterTap8_1                |FilterTapSystolic_block4_70                   |     1|
|138   |        u_firRdyLogic                 |FirRdyLogic_block4                            |    71|
|139   |      u_filterInstantiation_1         |FIRFilter1_block1                             |  2382|
|140   |        u_delayLine0                  |Addressable_Delay_Line_block9                 |    56|
|141   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_38                  |    36|
|142   |        u_delayLine0_1                |Addressable_Delay_Line_block13                |    52|
|143   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_37                  |    36|
|144   |        u_delayLine1                  |Addressable_Delay_Line_block9_2               |    39|
|145   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_36                  |    19|
|146   |        u_delayLine1_1                |Addressable_Delay_Line_block13_3              |    35|
|147   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_35                  |    19|
|148   |        u_delayLine2                  |Addressable_Delay_Line_block9_4               |    39|
|149   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_34                  |    19|
|150   |        u_delayLine2_1                |Addressable_Delay_Line_block13_5              |    35|
|151   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_33                  |    19|
|152   |        u_delayLine3                  |Addressable_Delay_Line_block9_6               |    39|
|153   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_32                  |    19|
|154   |        u_delayLine3_1                |Addressable_Delay_Line_block13_7              |    35|
|155   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_31                  |    19|
|156   |        u_delayLine4                  |Addressable_Delay_Line_block10                |   119|
|157   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_30                  |    35|
|158   |        u_delayLine4_1                |Addressable_Delay_Line_block14                |   115|
|159   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_29                  |    35|
|160   |        u_delayLine5                  |Addressable_Delay_Line_block11                |   256|
|161   |        u_delayLine5_1                |Addressable_Delay_Line_block15                |   257|
|162   |        u_delayLine6                  |Addressable_Delay_Line_block12                |    75|
|163   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_28                  |    19|
|164   |        u_delayLine6_1                |Addressable_Delay_Line_block16                |    68|
|165   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_27                  |    20|
|166   |        u_delayLine7                  |Addressable_Delay_Line_block12_8              |    71|
|167   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_26                  |    19|
|168   |        u_delayLine7_1                |Addressable_Delay_Line_block16_9              |    68|
|169   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_25                  |    20|
|170   |        u_delayLine8                  |Addressable_Delay_Line_block12_10             |    71|
|171   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_24                  |    19|
|172   |        u_delayLine8_1                |Addressable_Delay_Line_block16_11             |    68|
|173   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_23                  |    20|
|174   |        u_delayLine9                  |Addressable_Delay_Line_block12_12             |    35|
|175   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic_22                  |    19|
|176   |        u_delayLine9_1                |Addressable_Delay_Line_block16_13             |    36|
|177   |          u_simpleDualPortRam         |SimpleDualPortRAM_generic                     |    20|
|178   |        u_filterTap0                  |FilterTapSystolicPreAdd_block1                |     1|
|179   |        u_filterTap0_1                |FilterTapSystolicPreAdd_block2                |     1|
|180   |        u_filterTap1                  |FilterTapSystolicPreAdd_block1_14             |     1|
|181   |        u_filterTap1_1                |FilterTapSystolicPreAdd_block2_15             |     1|
|182   |        u_filterTap2                  |FilterTapSystolicPreAdd_block1_16             |     1|
|183   |        u_filterTap2_1                |FilterTapSystolicPreAdd_block2_17             |     1|
|184   |        u_filterTap3                  |FilterTapSystolicPreAdd_block1_18             |     1|
|185   |        u_filterTap3_1                |FilterTapSystolicPreAdd_block2_19             |     1|
|186   |        u_filterTap4                  |FilterTapSystolicPreAdd_block1_20             |     1|
|187   |        u_filterTap4_1                |FilterTapSystolicPreAdd_block2_21             |     1|
|188   |        u_firRdyLogic                 |FirRdyLogic_block3                            |    71|
|189   |    u_Mixer                           |Mixer                                         |     3|
|190   |    u_NCO                             |NCO                                           |   242|
|191   |      u_Wave_inst                     |WaveformGen                                   |   185|
|192   |        u_CosineWave_inst             |LookUpTableGen                                |    62|
|193   |        u_SineWave_inst               |LookUpTableGen_1                              |    60|
+------+--------------------------------------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1142.805 ; gain = 487.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1142.805 ; gain = 317.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1142.805 ; gain = 487.602
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 376 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1142.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 174 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 174 instances

INFO: [Common 17-83] Releasing license: Synthesis
437 Infos, 47 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1142.805 ; gain = 755.215
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1142.805 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/NU/Up_conv_up_sample/project_1/project_1.runs/synth_1/DUC_DAC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DUC_DAC_utilization_synth.rpt -pb DUC_DAC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 25 19:11:43 2023...
