#ifndef __ASM_ARM_ARCH_PINMAP_H
#error  "Don't include this file directly, Pls include pinmap.h"
#endif

#ifndef _REGS_PINMAP_H_
#define _REGS_PINMAP_H_

#define CTL_PIN_BASE			(SPRD_PIN_BASE)

/* registers definitions for controller CTL_PIN */
#define REG_PIN_CTRL0                   (0x0000)
#define REG_PIN_CTRL1                   (0x0004)
#define REG_PIN_CTRL2                   (0x0008)
#define REG_PIN_CTRL3                   (0x000c)
#define REG_PIN_CTRL4                   (0x0010)
#define REG_PIN_CTRL5                   (0x0014)
#define REG_PIN_CTRL6                   (0x0018)
#define REG_PIN_CTRL7                   (0x001c)

#define  REG_PIN_RFSDA0              (0x0020)
#define  REG_PIN_RFSCK0              (0x0024)
#define  REG_PIN_RFSEN0              (0x0028)
#define  REG_PIN_RFCTL0              (0x002c)
#define  REG_PIN_RFCTL1              (0x0030)
#define  REG_PIN_RFCTL2              (0x0034)
#define  REG_PIN_RFCTL3              (0x0038)
#define  REG_PIN_RFCTL4              (0x003c)
#define  REG_PIN_RFCTL5              (0x0040)
#define  REG_PIN_RFCTL6              (0x0044)
#define  REG_PIN_RFCTL7              (0x0048)
#define  REG_PIN_RFCTL8              (0x004c)
#define  REG_PIN_RFCTL9              (0x0050)
#define  REG_PIN_RFCTL10             (0x0054)
#define  REG_PIN_RFCTL11             (0x0058)
#define  REG_PIN_RFCTL12             (0x005c)
#define  REG_PIN_RFCTL13             (0x0060)
#define  REG_PIN_RFCTL14             (0x0064)
#define  REG_PIN_RFCTL15             (0x0068)
#define  REG_PIN_PTEST               (0x006c)
#define  REG_PIN_ANA_INT             (0x0070)
#define  REG_PIN_EXT_RST_B           (0x0074)
#define  REG_PIN_CHIP_SLEEP          (0x0078)
#define  REG_PIN_XTL_BUF_EN0         (0x007c)
#define  REG_PIN_XTL_BUF_EN1         (0x0080)
#define  REG_PIN_CLK_32K             (0x0084)
#define  REG_PIN_AUD_SCLK            (0x0088)
#define  REG_PIN_AUD_ADD0            (0x008c)
#define  REG_PIN_AUD_ADSYNC          (0x0090)
#define  REG_PIN_AUD_DAD1            (0x0094)
#define  REG_PIN_AUD_DAD0            (0x0098)
#define  REG_PIN_AUD_DASYNC          (0x009c)
#define  REG_PIN_ADI_D               (0x00a0)
#define  REG_PIN_ADI_SYNC            (0x00a4)
#define  REG_PIN_ADI_SCLK            (0x00a8)
#define  REG_PIN_LCD_RSTN            (0x00ac)
#define  REG_PIN_LCD_FMARK           (0x00b0)
#define  REG_PIN_SPI1_CSN            (0x00b4)
#define  REG_PIN_SPI1_DO             (0x00b8)
#define  REG_PIN_SPI1_DI             (0x00bc)
#define  REG_PIN_SPI1_CLK            (0x00c0)
#define  REG_PIN_NFWPN               (0x00c4)
#define  REG_PIN_NFRBN               (0x00c8)
#define  REG_PIN_NFCLE               (0x00cc)
#define  REG_PIN_NFALE               (0x00d0)
#define  REG_PIN_NFREN               (0x00d4)
#define  REG_PIN_NFD4                (0x00d8)
#define  REG_PIN_NFD5                (0x00dc)
#define  REG_PIN_NFD6                (0x00e0)
#define  REG_PIN_NFD7                (0x00e4)
#define  REG_PIN_NFD10               (0x00e8)
#define  REG_PIN_NFD11               (0x00ec)
#define  REG_PIN_NFD14               (0x00f0)
#define  REG_PIN_NFCEN0              (0x00f4)
#define  REG_PIN_NFCEN1              (0x00f8)
#define  REG_PIN_NFWEN               (0x00fc)
#define  REG_PIN_NFD0                (0x0100)
#define  REG_PIN_NFD1                (0x0104)
#define  REG_PIN_NFD2                (0x0108)
#define  REG_PIN_NFD3                (0x010c)
#define  REG_PIN_NFD8                (0x0110)
#define  REG_PIN_NFD9                (0x0114)
#define  REG_PIN_NFD12               (0x0118)
#define  REG_PIN_NFD13               (0x011c)
#define  REG_PIN_NFD15               (0x0120)
#define  REG_PIN_CCIRMCLK            (0x0124)
#define  REG_PIN_CCIRRST             (0x0128)
#define  REG_PIN_CCIRPD1             (0x012c)
#define  REG_PIN_CCIRPD0             (0x0130)
#define  REG_PIN_SCL0                (0x0134)
#define  REG_PIN_SDA0                (0x0138)
#define  REG_PIN_KEYOUT0             (0x013c)
#define  REG_PIN_KEYOUT1             (0x0140)
#define  REG_PIN_KEYOUT2             (0x0144)
#define  REG_PIN_KEYIN0              (0x0148)
#define  REG_PIN_KEYIN1              (0x014c)
#define  REG_PIN_KEYIN2              (0x0150)
#define  REG_PIN_CLK_AUX0            (0x0154)
#define  REG_PIN_CLK_AUX1            (0x0158)
#define  REG_PIN_IIS0DI              (0x015c)
#define  REG_PIN_IIS0DO              (0x0160)
#define  REG_PIN_IIS0CLK             (0x0164)
#define  REG_PIN_IIS0LRCK            (0x0168)
#define  REG_PIN_MTDO                (0x016c)
#define  REG_PIN_MTDI                (0x0170)
#define  REG_PIN_MTCK                (0x0174)
#define  REG_PIN_MTMS                (0x0178)
#define  REG_PIN_MTRST_N             (0x017c)
#define  REG_PIN_TRACECLK            (0x0180)
#define  REG_PIN_TRACECTRL           (0x0184)
#define  REG_PIN_TRACEDAT0           (0x0188)
#define  REG_PIN_TRACEDAT1           (0x018c)
#define  REG_PIN_TRACEDAT2           (0x0190)
#define  REG_PIN_TRACEDAT3           (0x0194)
#define  REG_PIN_TRACEDAT4           (0x0198)
#define  REG_PIN_TRACEDAT5           (0x019c)
#define  REG_PIN_TRACEDAT6           (0x01a0)
#define  REG_PIN_TRACEDAT7           (0x01a4)
#define  REG_PIN_U0TXD               (0x01a8)
#define  REG_PIN_U0RXD               (0x01ac)
#define  REG_PIN_U0CTS               (0x01b0)
#define  REG_PIN_U0RTS               (0x01b4)
#define  REG_PIN_U1TXD               (0x01b8)
#define  REG_PIN_U1RXD               (0x01bc)
#define  REG_PIN_U2TXD               (0x01c0)
#define  REG_PIN_U2RXD               (0x01c4)
#define  REG_PIN_U2CTS               (0x01c8)
#define  REG_PIN_U2RTS               (0x01cc)
#define  REG_PIN_SCL2                (0x01d0)
#define  REG_PIN_SDA2                (0x01d4)
#define  REG_PIN_EXTINT0             (0x01d8)
#define  REG_PIN_EXTINT1             (0x01dc)
#define  REG_PIN_SCL1                (0x01e0)
#define  REG_PIN_SDA1                (0x01e4)
#define  REG_PIN_SIMCLK0             (0x01e8)
#define  REG_PIN_SIMDA0              (0x01ec)
#define  REG_PIN_SIMRST0             (0x01f0)
#define  REG_PIN_SIMCLK1             (0x01f4)
#define  REG_PIN_SIMDA1              (0x01f8)
#define  REG_PIN_SIMRST1             (0x01fc)
#define  REG_PIN_SIMCLK2             (0x0200)
#define  REG_PIN_SIMDA2              (0x0204)
#define  REG_PIN_SIMRST2             (0x0208)
#define  REG_PIN_SD1_CLK             (0x020c)
#define  REG_PIN_SD1_CMD             (0x0210)
#define  REG_PIN_SD1_D0              (0x0214)
#define  REG_PIN_SD1_D1              (0x0218)
#define  REG_PIN_SD1_D2              (0x021c)
#define  REG_PIN_SD1_D3              (0x0220)
#define  REG_PIN_SD0_D3              (0x0224)
#define  REG_PIN_SD0_D2              (0x0228)
#define  REG_PIN_SD0_CMD             (0x022c)
#define  REG_PIN_SD0_D0              (0x0230)
#define  REG_PIN_SD0_D1              (0x0234)
#define  REG_PIN_SD0_CLK0            (0x0238)
#define  REG_PIN_RF_ADC_ON           (0x023c)
#define  REG_PIN_RF_DAC_ON           (0x0240)
#define  REG_PIN_EMD4                (0x0244)
#define  REG_PIN_EMD7                (0x0248)
#define  REG_PIN_EMD5                (0x024c)
#define  REG_PIN_EMDQS0              (0x0250)
#define  REG_PIN_EMDQS_N0            (0x0254)
#define  REG_PIN_EMD2                (0x0258)
#define  REG_PIN_EMD1                (0x025c)
#define  REG_PIN_EMD0                (0x0260)
#define  REG_PIN_EMD6                (0x0264)
#define  REG_PIN_EMD3                (0x0268)
#define  REG_PIN_EMDQM0              (0x026c)
#define  REG_PIN_EMD13               (0x0270)
#define  REG_PIN_EMD12               (0x0274)
#define  REG_PIN_EMD15               (0x0278)
#define  REG_PIN_EMDQS1              (0x027c)
#define  REG_PIN_EMDQS_N1            (0x0280)
#define  REG_PIN_EMD9                (0x0284)
#define  REG_PIN_EMD11               (0x0288)
#define  REG_PIN_EMD10               (0x028c)
#define  REG_PIN_EMD8                (0x0290)
#define  REG_PIN_EMD14               (0x0294)
#define  REG_PIN_EMDQM1              (0x0298)
#define  REG_PIN_EMZQ                (0x029c)
#define  REG_PIN_EMA3                (0x02a0)
#define  REG_PIN_EMA2                (0x02a4)
#define  REG_PIN_EMA1                (0x02a8)
#define  REG_PIN_EMA6                (0x02ac)
#define  REG_PIN_CLKDPMEM            (0x02b0)
#define  REG_PIN_CLKDMMEM            (0x02b4)
#define  REG_PIN_EMCKE1              (0x02b8)
#define  REG_PIN_EMCKE0              (0x02bc)
#define  REG_PIN_EMA8                (0x02c0)
#define  REG_PIN_EMA7                (0x02c4)
#define  REG_PIN_EMA5                (0x02c8)
#define  REG_PIN_EMA4                (0x02cc)
#define  REG_PIN_EMA9                (0x02d0)
#define  REG_PIN_EMA0                (0x02d4)
#define  REG_PIN_EMCS_N1             (0x02d8)
#define  REG_PIN_EMCS_N0             (0x02dc)
#define  REG_PIN_EMD22               (0x02e0)
#define  REG_PIN_EMD21               (0x02e4)
#define  REG_PIN_EMD23               (0x02e8)
#define  REG_PIN_EMDQS2              (0x02ec)
#define  REG_PIN_EMDQS_N2            (0x02f0)
#define  REG_PIN_EMD20               (0x02f4)
#define  REG_PIN_EMD18               (0x02f8)
#define  REG_PIN_EMD16               (0x02fc)
#define  REG_PIN_EMD19               (0x0300)
#define  REG_PIN_EMD17               (0x0304)
#define  REG_PIN_EMDQM2              (0x0308)
#define  REG_PIN_EMD28               (0x030c)
#define  REG_PIN_EMD29               (0x0310)
#define  REG_PIN_EMD31               (0x0314)
#define  REG_PIN_EMDQS3              (0x0318)
#define  REG_PIN_EMDQS_N3            (0x031c)
#define  REG_PIN_EMD30               (0x0320)
#define  REG_PIN_EMD26               (0x0324)
#define  REG_PIN_EMD27               (0x0328)
#define  REG_PIN_EMD25               (0x032c)
#define  REG_PIN_EMD24               (0x0330)
#define  REG_PIN_EMDQM3              (0x0334)
#define  REG_PIN_CP2_RFCTL0          (0x0338)
#define  REG_PIN_CP2_RFCTL1          (0x033c)
#define  REG_PIN_CP2_RFCTL2          (0x0340)
/* bits definitions for register REG_PIN_XXX */
#define BITS_PIN_DS(_x_)                ( ((_x_) << 18) & (BIT_18|BIT_19|BIT_20|BIT_21) )
#define BIT_PIN_SLP_AP                  ( BIT_13 )
#define BIT_PIN_SLP_CP0                 ( BIT_14 )
#define BIT_PIN_SLP_CP1                 ( BIT_15 )
#define BIT_PIN_SLP_CP2                 ( BIT_16 )
#define BITS_PIN_SLP(_x_)               ( ((_x_) << 13) & (BIT_13|BIT_14|BIT_15|BIT_16) )
#define BIT_PIN_WPU_SEL                 ( BIT_12 )
#define BIT_PIN_WPU                     ( BIT_7 )
#define BIT_PIN_WPD                     ( BIT_6 )
#define BITS_PIN_AF(_x_)                ( ((_x_) << 4) & (BIT_4|BIT_5) )
#define BIT_PIN_SLP_WPU                 ( BIT_3 )
#define BIT_PIN_SLP_WPD                 ( BIT_2 )
#define BIT_PIN_SLP_IE                  ( BIT_1 )
#define BIT_PIN_SLP_OE                  ( BIT_0 )

/* vars definitions for controller CTL_PIN */
#define BIT_PIN_NUL                     ( 0 )
#define BIT_PIN_SLP_NUL                 ( 0 )
#define BIT_PIN_SLP_Z                   ( 0 )
#define BIT_PIN_WPU_SEL                 ( BIT_12 )
#define BIT_PIN_WPUS                    ( BIT_12 )
#define BIT_PIN_NULL                    ( 0 )

#endif
