#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55aed52bfb90 .scope module, "aluControlUnit" "aluControlUnit" 2 16;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "instruction_5_0";
    .port_info 2 /OUTPUT 4 "alu_out";
L_0x7f1a51f19018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55aed52c4e10_0 .net *"_ivl_3", 2 0, L_0x7f1a51f19018;  1 drivers
o0x7f1a51f62048 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55aed531dc80_0 .net "alu_op", 1 0, o0x7f1a51f62048;  0 drivers
v0x55aed531dd60_0 .net "alu_out", 3 0, L_0x55aed531f8c0;  1 drivers
v0x55aed531de20_0 .var "alu_out_reg", 0 0;
o0x7f1a51f620d8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55aed531dee0_0 .net "instruction_5_0", 5 0, o0x7f1a51f620d8;  0 drivers
E_0x55aed52ce010 .event edge, v0x55aed531dc80_0, v0x55aed531dee0_0;
L_0x55aed531f8c0 .concat [ 1 3 0 0], v0x55aed531de20_0, L_0x7f1a51f19018;
S_0x55aed52fe1d0 .scope module, "controlUnit" "controlUnit" 3 16;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
L_0x55aed52f8540 .functor BUFZ 1, v0x55aed531eca0_0, C4<0>, C4<0>, C4<0>;
L_0x55aed52fdaf0 .functor BUFZ 1, v0x55aed531e5c0_0, C4<0>, C4<0>, C4<0>;
L_0x55aed531f9e0 .functor BUFZ 1, v0x55aed531e820_0, C4<0>, C4<0>, C4<0>;
L_0x55aed531fab0 .functor BUFZ 1, v0x55aed531e9a0_0, C4<0>, C4<0>, C4<0>;
L_0x55aed531fd30 .functor BUFZ 1, v0x55aed531eb20_0, C4<0>, C4<0>, C4<0>;
L_0x55aed531fdd0 .functor BUFZ 1, v0x55aed531e3f0_0, C4<0>, C4<0>, C4<0>;
L_0x55aed531fee0 .functor BUFZ 1, v0x55aed531eee0_0, C4<0>, C4<0>, C4<0>;
L_0x7f1a51f19060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55aed531e0b0_0 .net *"_ivl_11", 0 0, L_0x7f1a51f19060;  1 drivers
v0x55aed531e1b0_0 .net "alu_op", 1 0, L_0x55aed531fbb0;  1 drivers
v0x55aed531e290_0 .var "alu_op_reg", 0 0;
v0x55aed531e330_0 .net "alu_src", 0 0, L_0x55aed531fdd0;  1 drivers
v0x55aed531e3f0_0 .var "alu_src_reg", 0 0;
v0x55aed531e500_0 .net "branch", 0 0, L_0x55aed52fdaf0;  1 drivers
v0x55aed531e5c0_0 .var "branch_reg", 0 0;
o0x7f1a51f622e8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55aed531e680_0 .net "instr_op", 5 0, o0x7f1a51f622e8;  0 drivers
v0x55aed531e760_0 .net "mem_read", 0 0, L_0x55aed531f9e0;  1 drivers
v0x55aed531e820_0 .var "mem_read_reg", 0 0;
v0x55aed531e8e0_0 .net "mem_to_reg", 0 0, L_0x55aed531fab0;  1 drivers
v0x55aed531e9a0_0 .var "mem_to_reg_reg", 0 0;
v0x55aed531ea60_0 .net "mem_write", 0 0, L_0x55aed531fd30;  1 drivers
v0x55aed531eb20_0 .var "mem_write_reg", 0 0;
o0x7f1a51f62438 .functor BUFZ 1, C4<z>; HiZ drive
v0x55aed531ebe0_0 .net "reg_dst", 0 0, o0x7f1a51f62438;  0 drivers
v0x55aed531eca0_0 .var "reg_dst_reg", 0 0;
v0x55aed531ed60_0 .net "reg_st", 0 0, L_0x55aed52f8540;  1 drivers
v0x55aed531ee20_0 .net "reg_write", 0 0, L_0x55aed531fee0;  1 drivers
v0x55aed531eee0_0 .var "reg_write_reg", 0 0;
E_0x55aed52958d0 .event edge, v0x55aed531e680_0;
L_0x55aed531fbb0 .concat [ 1 1 0 0], v0x55aed531e290_0, L_0x7f1a51f19060;
S_0x55aed52ff6c0 .scope module, "datapath_tb" "datapath_tb" 4 18;
 .timescale -9 -12;
v0x55aed531f100_0 .var "R", 8 0;
v0x55aed531f200_0 .var "R_alu", 3 0;
o0x7f1a51f62738 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55aed531f2e0_0 .net "alu_result", 3 0, o0x7f1a51f62738;  0 drivers
v0x55aed531f3a0_0 .var "clk", 0 0;
v0x55aed531f460_0 .var/i "failedTests", 31 0;
v0x55aed531f540_0 .var "instr_field", 5 0;
v0x55aed531f620_0 .var "instr_op", 5 0;
o0x7f1a51f62828 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x55aed531f700_0 .net "result", 8 0, o0x7f1a51f62828;  0 drivers
v0x55aed531f7e0_0 .var/i "totalTests", 31 0;
E_0x55aed52b89d0 .event posedge, v0x55aed531f3a0_0;
    .scope S_0x55aed52bfb90;
T_0 ;
    %wait E_0x55aed52ce010;
    %load/vec4 v0x55aed531dc80_0;
    %load/vec4 v0x55aed531dee0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 63, 63, 8;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 255, 191, 8;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 240, 112, 8;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 240, 112, 8;
    %cmp/x;
    %jmp/1 T_0.3, 4;
    %dup/vec4;
    %pushi/vec4 242, 112, 8;
    %cmp/x;
    %jmp/1 T_0.4, 4;
    %dup/vec4;
    %pushi/vec4 244, 112, 8;
    %cmp/x;
    %jmp/1 T_0.5, 4;
    %dup/vec4;
    %pushi/vec4 250, 112, 8;
    %cmp/x;
    %jmp/1 T_0.6, 4;
    %dup/vec4;
    %pushi/vec4 247, 112, 8;
    %cmp/x;
    %jmp/1 T_0.7, 4;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531de20_0, 0, 1;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531de20_0, 0, 1;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531de20_0, 0, 1;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531de20_0, 0, 1;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531de20_0, 0, 1;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aed531de20_0, 0, 1;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aed531de20_0, 0, 1;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531de20_0, 0, 1;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55aed52fe1d0;
T_1 ;
    %wait E_0x55aed52958d0;
    %load/vec4 v0x55aed531e680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aed531eca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531e820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531e9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531e290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531eb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531e3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aed531eee0_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531eca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aed531e820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aed531e9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531e290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531eb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aed531e3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aed531eee0_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55aed531eca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531e820_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55aed531e9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531e290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aed531eb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aed531e3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aed531eee0_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55aed531eca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aed531e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531e820_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55aed531e9a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aed531e290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531eb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531e3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531eee0_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55aed52ff6c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55aed531f460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55aed531f7e0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x55aed52ff6c0;
T_3 ;
    %vpi_call 4 35 "$dumpfile", "lab04.vcd" {0 0 0};
    %vpi_call 4 36 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55aed52ff6c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aed531f3a0_0, 0, 1;
T_4.0 ;
    %load/vec4 v0x55aed531f3a0_0;
    %inv;
    %store/vec4 v0x55aed531f3a0_0, 0, 1;
    %delay 10000, 0;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x55aed52ff6c0;
T_5 ;
    %wait E_0x55aed52b89d0;
    %delay 10000, 0;
    %vpi_call 4 60 "$display", "Test Group 1: Testing Control unit... " {0 0 0};
    %vpi_call 4 62 "$write", "\011Test Case 1.1: R-format ..." {0 0 0};
    %load/vec4 v0x55aed531f7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f7e0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55aed531f620_0, 0, 6;
    %pushi/vec4 290, 0, 9;
    %store/vec4 v0x55aed531f100_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v0x55aed531f100_0;
    %load/vec4 v0x55aed531f700_0;
    %cmp/ne;
    %jmp/0xz  T_5.0, 4;
    %vpi_call 4 69 "$display", "failed: Expected: %b, got %b", v0x55aed531f100_0, v0x55aed531f700_0 {0 0 0};
    %load/vec4 v0x55aed531f460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f460_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %vpi_call 4 72 "$display", "passed" {0 0 0};
T_5.1 ;
    %vpi_call 4 79 "$write", "\011Test Case 1.2: LW ..." {0 0 0};
    %load/vec4 v0x55aed531f7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f7e0_0, 0, 32;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55aed531f620_0, 0, 6;
    %pushi/vec4 240, 0, 9;
    %store/vec4 v0x55aed531f100_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v0x55aed531f100_0;
    %load/vec4 v0x55aed531f700_0;
    %cmp/ne;
    %jmp/0xz  T_5.2, 4;
    %vpi_call 4 86 "$display", "failed: Expected: %b, got %b", v0x55aed531f100_0, v0x55aed531f700_0 {0 0 0};
    %load/vec4 v0x55aed531f460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f460_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %vpi_call 4 89 "$display", "passed" {0 0 0};
T_5.3 ;
    %vpi_call 4 92 "$write", "\011Test Case 1.3: SW ..." {0 0 0};
    %load/vec4 v0x55aed531f7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f7e0_0, 0, 32;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x55aed531f620_0, 0, 6;
    %pushi/vec4 456, 320, 9;
    %store/vec4 v0x55aed531f100_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v0x55aed531f100_0;
    %load/vec4 v0x55aed531f700_0;
    %cmp/ne;
    %jmp/0xz  T_5.4, 4;
    %vpi_call 4 99 "$display", "failed: Expected: %b, got %b", v0x55aed531f100_0, v0x55aed531f700_0 {0 0 0};
    %load/vec4 v0x55aed531f460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f460_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %vpi_call 4 102 "$display", "passed" {0 0 0};
T_5.5 ;
    %vpi_call 4 105 "$write", "\011Test Case 1.4: BEQ ..." {0 0 0};
    %load/vec4 v0x55aed531f7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f7e0_0, 0, 32;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x55aed531f620_0, 0, 6;
    %pushi/vec4 325, 320, 9;
    %store/vec4 v0x55aed531f100_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v0x55aed531f100_0;
    %load/vec4 v0x55aed531f700_0;
    %cmp/ne;
    %jmp/0xz  T_5.6, 4;
    %vpi_call 4 112 "$display", "failed: Expected: %b, got %b", v0x55aed531f100_0, v0x55aed531f700_0 {0 0 0};
    %load/vec4 v0x55aed531f460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f460_0, 0, 32;
    %jmp T_5.7;
T_5.6 ;
    %vpi_call 4 115 "$display", "passed" {0 0 0};
T_5.7 ;
    %vpi_call 4 136 "$display", "\012Test Group 2: Testing ALU Control unit... " {0 0 0};
    %vpi_call 4 138 "$write", "\011Test Case 2.1: R-type (add) ..." {0 0 0};
    %load/vec4 v0x55aed531f7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f7e0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55aed531f620_0, 0, 6;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x55aed531f540_0, 0, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55aed531f200_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x55aed531f200_0;
    %load/vec4 v0x55aed531f2e0_0;
    %cmp/ne;
    %jmp/0xz  T_5.8, 6;
    %vpi_call 4 146 "$display", "failed: Expected: %b, got %b", v0x55aed531f200_0, v0x55aed531f2e0_0 {0 0 0};
    %load/vec4 v0x55aed531f460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f460_0, 0, 32;
    %jmp T_5.9;
T_5.8 ;
    %vpi_call 4 149 "$display", "passed" {0 0 0};
T_5.9 ;
    %vpi_call 4 161 "$write", "\011Test Case 2.2: R-type (subtract) ..." {0 0 0};
    %load/vec4 v0x55aed531f7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f7e0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55aed531f620_0, 0, 6;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x55aed531f540_0, 0, 6;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55aed531f200_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x55aed531f200_0;
    %load/vec4 v0x55aed531f2e0_0;
    %cmp/ne;
    %jmp/0xz  T_5.10, 6;
    %vpi_call 4 169 "$display", "failed: Expected: %b, got %b", v0x55aed531f200_0, v0x55aed531f2e0_0 {0 0 0};
    %load/vec4 v0x55aed531f460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f460_0, 0, 32;
    %jmp T_5.11;
T_5.10 ;
    %vpi_call 4 172 "$display", "passed" {0 0 0};
T_5.11 ;
    %vpi_call 4 175 "$write", "\011Test Case 2.3: R-type (AND) ..." {0 0 0};
    %load/vec4 v0x55aed531f7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f7e0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55aed531f620_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x55aed531f540_0, 0, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55aed531f200_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x55aed531f200_0;
    %load/vec4 v0x55aed531f2e0_0;
    %cmp/ne;
    %jmp/0xz  T_5.12, 6;
    %vpi_call 4 183 "$display", "failed: Expected: %b, got %b", v0x55aed531f200_0, v0x55aed531f2e0_0 {0 0 0};
    %load/vec4 v0x55aed531f460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f460_0, 0, 32;
    %jmp T_5.13;
T_5.12 ;
    %vpi_call 4 186 "$display", "passed" {0 0 0};
T_5.13 ;
    %vpi_call 4 189 "$write", "\011Test Case 2.4: R-type (OR) ..." {0 0 0};
    %load/vec4 v0x55aed531f7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f7e0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55aed531f620_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x55aed531f540_0, 0, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55aed531f200_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x55aed531f200_0;
    %load/vec4 v0x55aed531f2e0_0;
    %cmp/ne;
    %jmp/0xz  T_5.14, 6;
    %vpi_call 4 197 "$display", "failed: Expected: %b, got %b", v0x55aed531f200_0, v0x55aed531f2e0_0 {0 0 0};
    %load/vec4 v0x55aed531f460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f460_0, 0, 32;
    %jmp T_5.15;
T_5.14 ;
    %vpi_call 4 200 "$display", "passed" {0 0 0};
T_5.15 ;
    %vpi_call 4 203 "$write", "\011Test Case 2.5: R-type (NOR) ..." {0 0 0};
    %load/vec4 v0x55aed531f7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f7e0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55aed531f620_0, 0, 6;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0x55aed531f540_0, 0, 6;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55aed531f200_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x55aed531f200_0;
    %load/vec4 v0x55aed531f2e0_0;
    %cmp/ne;
    %jmp/0xz  T_5.16, 6;
    %vpi_call 4 211 "$display", "failed: Expected: %b, got %b", v0x55aed531f200_0, v0x55aed531f2e0_0 {0 0 0};
    %load/vec4 v0x55aed531f460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f460_0, 0, 32;
    %jmp T_5.17;
T_5.16 ;
    %vpi_call 4 214 "$display", "passed" {0 0 0};
T_5.17 ;
    %vpi_call 4 217 "$write", "\011Test Case 2.6: R-type (Set on less than) ..." {0 0 0};
    %load/vec4 v0x55aed531f7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f7e0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55aed531f620_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0x55aed531f540_0, 0, 6;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55aed531f200_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x55aed531f200_0;
    %load/vec4 v0x55aed531f2e0_0;
    %cmp/ne;
    %jmp/0xz  T_5.18, 6;
    %vpi_call 4 225 "$display", "failed: Expected: %b, got %b", v0x55aed531f200_0, v0x55aed531f2e0_0 {0 0 0};
    %load/vec4 v0x55aed531f460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f460_0, 0, 32;
    %jmp T_5.19;
T_5.18 ;
    %vpi_call 4 228 "$display", "passed" {0 0 0};
T_5.19 ;
    %vpi_call 4 231 "$write", "\011Test Case 2.7: LW (load word)..." {0 0 0};
    %load/vec4 v0x55aed531f7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f7e0_0, 0, 32;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55aed531f620_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x55aed531f540_0, 0, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55aed531f200_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x55aed531f200_0;
    %load/vec4 v0x55aed531f2e0_0;
    %cmp/ne;
    %jmp/0xz  T_5.20, 6;
    %vpi_call 4 239 "$display", "failed: Expected: %b, got %b", v0x55aed531f200_0, v0x55aed531f2e0_0 {0 0 0};
    %load/vec4 v0x55aed531f460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f460_0, 0, 32;
    %jmp T_5.21;
T_5.20 ;
    %vpi_call 4 242 "$display", "passed" {0 0 0};
T_5.21 ;
    %vpi_call 4 245 "$write", "\011Test Case 2.8: SW (store word) ..." {0 0 0};
    %load/vec4 v0x55aed531f7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f7e0_0, 0, 32;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x55aed531f620_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x55aed531f540_0, 0, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55aed531f200_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x55aed531f200_0;
    %load/vec4 v0x55aed531f2e0_0;
    %cmp/ne;
    %jmp/0xz  T_5.22, 6;
    %vpi_call 4 253 "$display", "failed: Expected: %b, got %b", v0x55aed531f200_0, v0x55aed531f2e0_0 {0 0 0};
    %load/vec4 v0x55aed531f460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f460_0, 0, 32;
    %jmp T_5.23;
T_5.22 ;
    %vpi_call 4 256 "$display", "passed" {0 0 0};
T_5.23 ;
    %vpi_call 4 259 "$write", "\011Test Case 2.9: BEQ (branch equal) ..." {0 0 0};
    %load/vec4 v0x55aed531f7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f7e0_0, 0, 32;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x55aed531f620_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x55aed531f540_0, 0, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55aed531f200_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x55aed531f200_0;
    %load/vec4 v0x55aed531f2e0_0;
    %cmp/ne;
    %jmp/0xz  T_5.24, 6;
    %vpi_call 4 267 "$display", "failed: Expected: %b, got %b", v0x55aed531f200_0, v0x55aed531f2e0_0 {0 0 0};
    %load/vec4 v0x55aed531f460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aed531f460_0, 0, 32;
    %jmp T_5.25;
T_5.24 ;
    %vpi_call 4 270 "$display", "passed" {0 0 0};
T_5.25 ;
    %vpi_call 4 276 "$write", "\012--------------------------------------------------------------" {0 0 0};
    %load/vec4 v0x55aed531f7e0_0;
    %load/vec4 v0x55aed531f460_0;
    %sub;
    %vpi_call 4 277 "$write", "\012Testing complete\012Passed %0d / %0d tests", S<0,vec4,s32>, v0x55aed531f7e0_0 {1 0 0};
    %vpi_call 4 278 "$write", "\012--------------------------------------------------------------\012" {0 0 0};
    %vpi_call 4 279 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "aluControlUnit.v";
    "controlUnit.v";
    "datapath_tb.v";
