Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUSimFeyza_behav xil_defaultlib.CPUSimFeyza xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'Address' is not connected on this instance [C:/Users/Asus/OneDrive/Masast/Kodlarm/Homework_2/Homework_2.srcs/sources_1/imports/ExampleSubmission/CPUSystem.v:30]
WARNING: [VRFC 10-3129] assignment to input 'Address' [C:/Users/Asus/OneDrive/Masast/Kodlarm/Homework_2/Homework_2.srcs/sources_1/imports/Masaüstü/ArithmeticLogicUnitSystem.v:60]
WARNING: [VRFC 10-3129] assignment to input 'MemOut' [C:/Users/Asus/OneDrive/Masast/Kodlarm/Homework_2/Homework_2.srcs/sources_1/imports/Masaüstü/ArithmeticLogicUnitSystem.v:77]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
