#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Jan 17 14:31:02 2026
# Process ID: 3585490
# Current directory: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1
# Command line: vivado -log bd_85ad_axi_apb_bridge_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_85ad_axi_apb_bridge_inst_0.tcl
# Log file: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.vds
# Journal file: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/vivado.jou
# Running On: cse-es62-02.cse.chalmers.se, OS: Linux, CPU Frequency: 800.661 MHz, CPU Physical cores: 16, Host memory: 66844 MB
#-----------------------------------------------------------
source bd_85ad_axi_apb_bridge_inst_0.tcl -notrace
INFO: Dispatch client connection id - 40537
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_hls_krnl_proj_split_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_kernel_cmac_0_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_kernel_networklayer_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2023.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_axi_apb_bridge_inst_0
Command: synth_design -top bd_85ad_axi_apb_bridge_inst_0 -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3585607
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3141.957 ; gain = 390.625 ; free physical = 14969 ; free virtual = 47455
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_85ad_axi_apb_bridge_inst_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/synth/bd_85ad_axi_apb_bridge_inst_0.vhd:91]
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_INSTANCE bound to: axi_apb_bridge_inst - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 23 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_ADDR_WIDTH bound to: 23 - type: integer 
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: apb3 - type: string 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000001111111111111111111111 
	Parameter C_S_AXI_RNG2_BASEADDR bound to: 64'b0000000000000000000000000000000000000000010000000000000000000000 
	Parameter C_S_AXI_RNG2_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000011111111111111111111111 
	Parameter C_S_AXI_RNG3_BASEADDR bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter C_S_AXI_RNG3_HIGHADDR bound to: 64'b0000000000000000000000000000000000101111111111111111111111111111 
	Parameter C_S_AXI_RNG4_BASEADDR bound to: 64'b0000000000000000000000000000000000110000000000000000000000000000 
	Parameter C_S_AXI_RNG4_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_S_AXI_RNG5_BASEADDR bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_S_AXI_RNG5_HIGHADDR bound to: 64'b0000000000000000000000000000000001001111111111111111111111111111 
	Parameter C_S_AXI_RNG6_BASEADDR bound to: 64'b0000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_S_AXI_RNG6_HIGHADDR bound to: 64'b0000000000000000000000000000000001011111111111111111111111111111 
	Parameter C_S_AXI_RNG7_BASEADDR bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000 
	Parameter C_S_AXI_RNG7_HIGHADDR bound to: 64'b0000000000000000000000000000000001101111111111111111111111111111 
	Parameter C_S_AXI_RNG8_BASEADDR bound to: 64'b0000000000000000000000000000000001110000000000000000000000000000 
	Parameter C_S_AXI_RNG8_HIGHADDR bound to: 64'b0000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_S_AXI_RNG9_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_S_AXI_RNG9_HIGHADDR bound to: 64'b0000000000000000000000000000000010001111111111111111111111111111 
	Parameter C_S_AXI_RNG10_BASEADDR bound to: 64'b0000000000000000000000000000000010010000000000000000000000000000 
	Parameter C_S_AXI_RNG10_HIGHADDR bound to: 64'b0000000000000000000000000000000010011111111111111111111111111111 
	Parameter C_S_AXI_RNG11_BASEADDR bound to: 64'b0000000000000000000000000000000010100000000000000000000000000000 
	Parameter C_S_AXI_RNG11_HIGHADDR bound to: 64'b0000000000000000000000000000000010101111111111111111111111111111 
	Parameter C_S_AXI_RNG12_BASEADDR bound to: 64'b0000000000000000000000000000000010110000000000000000000000000000 
	Parameter C_S_AXI_RNG12_HIGHADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 
	Parameter C_S_AXI_RNG13_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_S_AXI_RNG13_HIGHADDR bound to: 64'b0000000000000000000000000000000011001111111111111111111111111111 
	Parameter C_S_AXI_RNG14_BASEADDR bound to: 64'b0000000000000000000000000000000011010000000000000000000000000000 
	Parameter C_S_AXI_RNG14_HIGHADDR bound to: 64'b0000000000000000000000000000000011011111111111111111111111111111 
	Parameter C_S_AXI_RNG15_BASEADDR bound to: 64'b0000000000000000000000000000000011100000000000000000000000000000 
	Parameter C_S_AXI_RNG15_HIGHADDR bound to: 64'b0000000000000000000000000000000011101111111111111111111111111111 
	Parameter C_S_AXI_RNG16_BASEADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_S_AXI_RNG16_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_apb_bridge' declared at '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/41ea/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:7165' bound to instance 'U0' of component 'axi_apb_bridge' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/synth/bd_85ad_axi_apb_bridge_inst_0.vhd:230]
INFO: [Synth 8-638] synthesizing module 'axi_apb_bridge' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/41ea/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:7274]
INFO: [Synth 8-638] synthesizing module 'psel_decoder' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/41ea/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:546]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/41ea/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/41ea/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:142]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/41ea/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/41ea/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'psel_decoder' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/41ea/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:546]
INFO: [Synth 8-638] synthesizing module 'multiplexor' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/41ea/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:4132]
INFO: [Synth 8-256] done synthesizing module 'multiplexor' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/41ea/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:4132]
INFO: [Synth 8-638] synthesizing module 'axilite_sif' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/41ea/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6084]
INFO: [Synth 8-226] default block is never used [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/41ea/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6332]
INFO: [Synth 8-256] done synthesizing module 'axilite_sif' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/41ea/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6084]
INFO: [Synth 8-638] synthesizing module 'apb_mif' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/41ea/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6662]
INFO: [Synth 8-256] done synthesizing module 'apb_mif' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/41ea/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6662]
INFO: [Synth 8-256] done synthesizing module 'axi_apb_bridge' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/41ea/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:7274]
INFO: [Synth 8-256] done synthesizing module 'bd_85ad_axi_apb_bridge_inst_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/synth/bd_85ad_axi_apb_bridge_inst_0.vhd:91]
WARNING: [Synth 8-7129] Port axi_awprot[2] in module apb_mif is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awprot[1] in module apb_mif is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awprot[0] in module apb_mif is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module apb_mif is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module apb_mif is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module apb_mif is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module apb_mif is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module apb_mif is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module apb_mif is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module apb_mif is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module axilite_sif is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module axilite_sif is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module axilite_sif is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[31] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[30] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[29] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[28] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[27] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[26] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[25] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[24] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[23] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[22] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[21] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[20] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[19] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[18] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[17] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[16] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[15] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[14] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[13] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[12] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[11] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[10] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[9] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[8] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[7] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[6] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[5] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[4] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[3] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[2] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[1] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[0] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[31] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[30] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[29] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[28] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[27] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[26] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[25] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[24] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[23] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[22] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[21] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[20] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[19] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[18] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[17] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[16] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[15] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[14] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[13] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[12] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[11] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[10] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[9] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[8] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[7] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[6] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[5] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[4] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[3] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[2] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[1] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[0] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA5[31] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA5[30] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA5[29] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA5[28] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA5[27] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA5[26] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA5[25] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA5[24] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA5[23] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA5[22] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA5[21] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA5[20] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA5[19] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA5[18] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA5[17] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA5[16] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA5[15] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA5[14] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA5[13] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA5[12] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA5[11] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA5[10] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA5[9] in module multiplexor is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3226.926 ; gain = 475.594 ; free physical = 14867 ; free virtual = 47354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3241.770 ; gain = 490.438 ; free physical = 14859 ; free virtual = 47346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3241.770 ; gain = 490.438 ; free physical = 14859 ; free virtual = 47346
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3241.770 ; gain = 0.000 ; free physical = 14859 ; free virtual = 47346
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_axi_apb_bridge_inst_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_axi_apb_bridge_inst_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3348.305 ; gain = 0.000 ; free physical = 13397 ; free virtual = 45884
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3348.340 ; gain = 0.000 ; free physical = 13395 ; free virtual = 45882
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3348.340 ; gain = 597.008 ; free physical = 13102 ; free virtual = 45589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3348.340 ; gain = 597.008 ; free physical = 13102 ; free virtual = 45588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3348.340 ; gain = 597.008 ; free physical = 13100 ; free virtual = 45587
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_wr_rd_cs_reg' in module 'axilite_sif'
INFO: [Synth 8-802] inferred FSM for state register 'apb_wr_rd_cs_reg' in module 'apb_mif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                axi_idle |                              000 |                              000
               read_wait |                              001 |                              110
                    read |                              010 |                              101
                 rd_resp |                              011 |                              111
              write_wait |                              100 |                              011
            write_w_wait |                              101 |                              010
                   write |                              110 |                              001
                 wr_resp |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_wr_rd_cs_reg' using encoding 'sequential' in module 'axilite_sif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                apb_idle |                              001 |                               00
               apb_setup |                              010 |                               01
              apb_access |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'apb_wr_rd_cs_reg' using encoding 'one-hot' in module 'apb_mif'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3348.340 ; gain = 597.008 ; free physical = 13003 ; free virtual = 45491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   23 Bit        Muxes := 4     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 13    
	   8 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3348.340 ; gain = 597.008 ; free physical = 12704 ; free virtual = 45192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3650.883 ; gain = 899.551 ; free physical = 12273 ; free virtual = 44762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3683.914 ; gain = 932.582 ; free physical = 12246 ; free virtual = 44735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3683.914 ; gain = 932.582 ; free physical = 12246 ; free virtual = 44735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3690.852 ; gain = 939.520 ; free physical = 12240 ; free virtual = 44729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3690.852 ; gain = 939.520 ; free physical = 12240 ; free virtual = 44729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3690.852 ; gain = 939.520 ; free physical = 12240 ; free virtual = 44729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3690.852 ; gain = 939.520 ; free physical = 12240 ; free virtual = 44729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3690.852 ; gain = 939.520 ; free physical = 12240 ; free virtual = 44729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3690.852 ; gain = 939.520 ; free physical = 12240 ; free virtual = 44729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |    32|
|3     |LUT3 |    26|
|4     |LUT4 |     4|
|5     |LUT5 |    14|
|6     |LUT6 |    77|
|7     |FDRE |   126|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3690.852 ; gain = 939.520 ; free physical = 12240 ; free virtual = 44729
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 459 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3690.852 ; gain = 832.949 ; free physical = 12240 ; free virtual = 44729
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3690.859 ; gain = 939.520 ; free physical = 12240 ; free virtual = 44729
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3698.852 ; gain = 0.000 ; free physical = 12524 ; free virtual = 45012
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3760.266 ; gain = 0.000 ; free physical = 12470 ; free virtual = 44959
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e881dc1e
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 3760.301 ; gain = 2362.656 ; free physical = 12470 ; free virtual = 44959
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2954.148; main = 2954.148; forked = 343.989
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4329.262; main = 3760.270; forked = 980.953
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3760.301 ; gain = 0.000 ; free physical = 12470 ; free virtual = 44959
INFO: [Common 17-1381] The checkpoint '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_85ad_axi_apb_bridge_inst_0, cache-ID = ba08f6aa63c63e5c
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3760.301 ; gain = 0.000 ; free physical = 12457 ; free virtual = 44947
INFO: [Common 17-1381] The checkpoint '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_85ad_axi_apb_bridge_inst_0_utilization_synth.rpt -pb bd_85ad_axi_apb_bridge_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 17 14:31:27 2026...
