module reg_file_tb;
	parameter bit_width = 16;
	reg clock,reset,write;
	reg [2:0]DA,AA,BA;
	reg [bit_width-1:0]D;
	
	wire [bit-width1:0]A,B,R0,R1,R2,R3,R4,R5,R6,R7;
	
	
	
	