[
    {
        "age": null,
        "album": "",
        "author": "/u/MitjaKobal",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-08T19:40:59.694787+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-08T19:00:46+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I will cross post this to <a href=\"/r/RISCV\">r/RISCV</a> and <a href=\"/r/FPGA\">r/FPGA</a>.</p> <p>So I wrote a GDB server stub for the <a href=\"https://sourceware.org/gdb/current/onlinedocs/gdb.html/Remote-Protocol.html#Remote-Protocol\">GDB remote serial protocol</a> in SystemVerilog with a bit of DPI-C to handle Unix/TCP sockets. The main purpose of the code is to be able to run GDB/LLDB on an embedded application running on RISC-V CPU/SoC simulated using a HDL simulator. The main feature is the ability to pause the simulation (breakpoint) and read/write registers/memory. Time spent debugging does not affect simulation time. Thus it is possible to do something like stepping through some I2C/UART/1-Wire bit-banging code while still meeting the protocol timing requirements. There is an unlimited number of HW breakpoints available. It should also be possible to observe the simulation waveforms before a breakpoint, but this feature still has bugs.</p> <p",
        "id": 3116093,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1lux4si/gdb_server_stub_remote_serial_protocol_written_in",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "GDB server stub (remote serial protocol) written in SystemVerilog",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/mark-feuer",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-08T19:40:59.456297+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-08T18:51:34+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1luww9n/dual_riscv_cpus_in_new_lilygo_tdisplay_k230/\"> <img src=\"https://preview.redd.it/bhyj94vw5hbf1.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=684dd26e6ed68e81a497e7ca37be1139e73fc203\" alt=\"Dual RISC-V CPUs in new Lilygo T-Display K230\" title=\"Dual RISC-V CPUs in new Lilygo T-Display K230\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/mark-feuer\"> /u/mark-feuer </a> <br/> <span><a href=\"https://i.redd.it/bhyj94vw5hbf1.jpeg\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1luww9n/dual_riscv_cpus_in_new_lilygo_tdisplay_k230/\">[comments]</a></span> </td></tr></table>",
        "id": 3116092,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1luww9n/dual_riscv_cpus_in_new_lilygo_tdisplay_k230",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://preview.redd.it/bhyj94vw5hbf1.jpeg?width=640&crop=smart&auto=webp&s=684dd26e6ed68e81a497e7ca37be1139e73fc203",
        "title": "Dual RISC-V CPUs in new Lilygo T-Display K230",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Comfortable-Rub-6951",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-08T13:05:50.688398+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-08T12:50:00+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p><a href=\"https://mips.com/blog/mips-and-globalfoundries-powering-the-next-wave-of-physical-ai/\">https://mips.com/blog/mips-and-globalfoundries-powering-the-next-wave-of-physical-ai/</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Comfortable-Rub-6951\"> /u/Comfortable-Rub-6951 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1lunq25/mips_enters_into_a_definitive_agreement_to_be/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1lunq25/mips_enters_into_a_definitive_agreement_to_be/\">[comments]</a></span>",
        "id": 3112545,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1lunq25/mips_enters_into_a_definitive_agreement_to_be",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "MIPS enters into a definitive agreement to be acquired by GlobalFoundries (GF)",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/SilentCoder06",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-08T08:46:41.827276+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-08T08:00:32+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1luiveo/question_on_zve32f_extension_in_riscv_vector/\"> <img src=\"https://b.thumbs.redditmedia.com/dS4qesdK_ARGEfSELcI35PMWdK2X0zb1zjR9hlKqZAY.jpg\" alt=\"Question on Zve32f Extension in RISC-V Vector Extension\" title=\"Question on Zve32f Extension in RISC-V Vector Extension\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Hello everyone,</p> <p>I am implementing a RISC-V vector extension and have a question regarding the required instruction set support for the Zve32f extension.</p> <p>My implementation supports:</p> <ul> <li><strong>For integer vectors:</strong> EEW = 32; SEW = 8, 16, 32, 64; LMUL = 1, 2, 4, 8; Zvl extension is parameterized; Zve32x is supported for vector integer operations.</li> <li><strong>For floating-point vectors:</strong> EEW = 32; SEW = 32; LMUL = 1, 2, 4, 8; Zvl extension is parameterized; Zve32f is supported for vector floating-point operations.</li> </ul> <p>I am following the specificatio",
        "id": 3110643,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1luiveo/question_on_zve32f_extension_in_riscv_vector",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://b.thumbs.redditmedia.com/dS4qesdK_ARGEfSELcI35PMWdK2X0zb1zjR9hlKqZAY.jpg",
        "title": "Question on Zve32f Extension in RISC-V Vector Extension",
        "vote": 0
    }
]