// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0_HH_
#define _dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0 : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<64> > data_V_read;
    sc_out< sc_lv<18> > ap_return_0;
    sc_out< sc_lv<18> > ap_return_1;
    sc_out< sc_lv<18> > ap_return_2;
    sc_out< sc_lv<18> > ap_return_3;
    sc_out< sc_lv<18> > ap_return_4;
    sc_out< sc_lv<18> > ap_return_5;
    sc_out< sc_lv<18> > ap_return_6;
    sc_out< sc_lv<18> > ap_return_7;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0(sc_module_name name);
    SC_HAS_PROCESS(dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0);

    ~dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<18> > r_V_6_fu_81_p2;
    sc_signal< sc_lv<18> > r_V_6_reg_1184;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<18> > r_V_6_0_1_fu_85_p2;
    sc_signal< sc_lv<18> > r_V_6_0_1_reg_1188;
    sc_signal< sc_lv<18> > r_V_6_0_2_fu_95_p2;
    sc_signal< sc_lv<18> > r_V_6_0_2_reg_1192;
    sc_signal< sc_lv<18> > r_V_6_0_3_fu_88_p2;
    sc_signal< sc_lv<18> > r_V_6_0_3_reg_1196;
    sc_signal< sc_lv<18> > r_V_6_0_4_fu_83_p2;
    sc_signal< sc_lv<18> > r_V_6_0_4_reg_1200;
    sc_signal< sc_lv<18> > r_V_6_0_5_fu_84_p2;
    sc_signal< sc_lv<18> > r_V_6_0_5_reg_1204;
    sc_signal< sc_lv<18> > r_V_6_0_6_fu_86_p2;
    sc_signal< sc_lv<18> > r_V_6_0_6_reg_1208;
    sc_signal< sc_lv<18> > r_V_6_0_7_fu_92_p2;
    sc_signal< sc_lv<18> > r_V_6_0_7_reg_1212;
    sc_signal< sc_lv<18> > r_V_6_1_fu_89_p2;
    sc_signal< sc_lv<18> > r_V_6_1_reg_1216;
    sc_signal< sc_lv<18> > r_V_6_1_1_fu_82_p2;
    sc_signal< sc_lv<18> > r_V_6_1_1_reg_1220;
    sc_signal< sc_lv<18> > r_V_6_1_2_fu_90_p2;
    sc_signal< sc_lv<18> > r_V_6_1_2_reg_1224;
    sc_signal< sc_lv<18> > r_V_6_1_3_fu_87_p2;
    sc_signal< sc_lv<18> > r_V_6_1_3_reg_1228;
    sc_signal< sc_lv<18> > r_V_6_1_4_fu_91_p2;
    sc_signal< sc_lv<18> > r_V_6_1_4_reg_1232;
    sc_signal< sc_lv<18> > r_V_6_1_5_fu_93_p2;
    sc_signal< sc_lv<18> > r_V_6_1_5_reg_1236;
    sc_signal< sc_lv<18> > r_V_6_1_6_fu_94_p2;
    sc_signal< sc_lv<18> > r_V_6_1_6_reg_1240;
    sc_signal< sc_lv<18> > r_V_6_1_7_fu_80_p2;
    sc_signal< sc_lv<18> > r_V_6_1_7_reg_1244;
    sc_signal< sc_lv<18> > r_V_1_fu_1261_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<18> > tmp_28_fu_1249_p1;
    sc_signal< sc_lv<18> > tmp_fu_1279_p2;
    sc_signal< sc_lv<18> > tmp1_fu_1291_p2;
    sc_signal< sc_lv<18> > tmp2_fu_1303_p2;
    sc_signal< sc_lv<18> > tmp3_fu_1315_p2;
    sc_signal< sc_lv<18> > tmp4_fu_1327_p2;
    sc_signal< sc_lv<18> > tmp5_fu_1339_p2;
    sc_signal< sc_lv<18> > tmp6_fu_1351_p2;
    sc_signal< sc_lv<18> > tmp7_fu_1363_p2;
    sc_signal< sc_lv<18> > res_0_V_write_assign_fu_1285_p2;
    sc_signal< sc_lv<18> > acc_1_V_fu_1297_p2;
    sc_signal< sc_lv<18> > acc_2_V_fu_1309_p2;
    sc_signal< sc_lv<18> > acc_3_V_fu_1321_p2;
    sc_signal< sc_lv<18> > acc_4_V_fu_1333_p2;
    sc_signal< sc_lv<18> > acc_5_V_fu_1345_p2;
    sc_signal< sc_lv<18> > acc_6_V_fu_1357_p2;
    sc_signal< sc_lv<18> > acc_7_V_fu_1369_p2;
    sc_signal< sc_logic > ap_ce_reg;
    sc_signal< sc_lv<18> > ap_return_0_int_reg;
    sc_signal< sc_lv<18> > ap_return_1_int_reg;
    sc_signal< sc_lv<18> > ap_return_2_int_reg;
    sc_signal< sc_lv<18> > ap_return_3_int_reg;
    sc_signal< sc_lv<18> > ap_return_4_int_reg;
    sc_signal< sc_lv<18> > ap_return_5_int_reg;
    sc_signal< sc_lv<18> > ap_return_6_int_reg;
    sc_signal< sc_lv<18> > ap_return_7_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<18> ap_const_lv18_3F43B;
    static const sc_lv<18> ap_const_lv18_3EDF4;
    static const sc_lv<18> ap_const_lv18_3E12E;
    static const sc_lv<18> ap_const_lv18_1960;
    static const sc_lv<18> ap_const_lv18_1FE5;
    static const sc_lv<18> ap_const_lv18_3F07D;
    static const sc_lv<18> ap_const_lv18_365E;
    static const sc_lv<18> ap_const_lv18_13FD;
    static const sc_lv<18> ap_const_lv18_15A3;
    static const sc_lv<18> ap_const_lv18_1308;
    static const sc_lv<18> ap_const_lv18_3ED92;
    static const sc_lv<18> ap_const_lv18_3D6C9;
    static const sc_lv<18> ap_const_lv18_2452;
    static const sc_lv<18> ap_const_lv18_7DF;
    static const sc_lv<18> ap_const_lv18_3EA8D;
    static const sc_lv<18> ap_const_lv18_3E06D;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<18> ap_const_lv18_9D9;
    static const sc_lv<18> ap_const_lv18_6FA;
    static const sc_lv<18> ap_const_lv18_F08;
    static const sc_lv<18> ap_const_lv18_145D;
    static const sc_lv<18> ap_const_lv18_3F5A9;
    static const sc_lv<18> ap_const_lv18_3FCF6;
    static const sc_lv<18> ap_const_lv18_26C;
    static const sc_lv<18> ap_const_lv18_3FA86;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_acc_1_V_fu_1297_p2();
    void thread_acc_2_V_fu_1309_p2();
    void thread_acc_3_V_fu_1321_p2();
    void thread_acc_4_V_fu_1333_p2();
    void thread_acc_5_V_fu_1345_p2();
    void thread_acc_6_V_fu_1357_p2();
    void thread_acc_7_V_fu_1369_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_r_V_1_fu_1261_p4();
    void thread_r_V_6_0_1_fu_85_p2();
    void thread_r_V_6_0_2_fu_95_p2();
    void thread_r_V_6_0_3_fu_88_p2();
    void thread_r_V_6_0_4_fu_83_p2();
    void thread_r_V_6_0_5_fu_84_p2();
    void thread_r_V_6_0_6_fu_86_p2();
    void thread_r_V_6_0_7_fu_92_p2();
    void thread_r_V_6_1_1_fu_82_p2();
    void thread_r_V_6_1_2_fu_90_p2();
    void thread_r_V_6_1_3_fu_87_p2();
    void thread_r_V_6_1_4_fu_91_p2();
    void thread_r_V_6_1_5_fu_93_p2();
    void thread_r_V_6_1_6_fu_94_p2();
    void thread_r_V_6_1_7_fu_80_p2();
    void thread_r_V_6_1_fu_89_p2();
    void thread_r_V_6_fu_81_p2();
    void thread_res_0_V_write_assign_fu_1285_p2();
    void thread_tmp1_fu_1291_p2();
    void thread_tmp2_fu_1303_p2();
    void thread_tmp3_fu_1315_p2();
    void thread_tmp4_fu_1327_p2();
    void thread_tmp5_fu_1339_p2();
    void thread_tmp6_fu_1351_p2();
    void thread_tmp7_fu_1363_p2();
    void thread_tmp_28_fu_1249_p1();
    void thread_tmp_fu_1279_p2();
};

}

using namespace ap_rtl;

#endif
