Time resolution is 1 ps
$finish called at time : 160 ns : File "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/shifter_left_right_parallel/shifter_left_right_parallel.srcs/sim_1/new/shifter_left_right_parallel_tb.v" Line 57
