<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1068" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1068{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1068{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_1068{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1068{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1068{left:96px;bottom:1038px;letter-spacing:0.14px;}
#t6_1068{left:178px;bottom:1038px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t7_1068{left:96px;bottom:1003px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t8_1068{left:96px;bottom:982px;letter-spacing:0.09px;word-spacing:-0.39px;}
#t9_1068{left:96px;bottom:947px;letter-spacing:0.14px;word-spacing:-0.46px;}
#ta_1068{left:96px;bottom:925px;letter-spacing:0.12px;word-spacing:-0.76px;}
#tb_1068{left:96px;bottom:885px;letter-spacing:0.14px;}
#tc_1068{left:178px;bottom:885px;letter-spacing:0.04px;word-spacing:0.17px;}
#td_1068{left:96px;bottom:850px;letter-spacing:0.12px;word-spacing:-0.44px;}
#te_1068{left:96px;bottom:829px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tf_1068{left:96px;bottom:808px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tg_1068{left:96px;bottom:772px;letter-spacing:0.13px;word-spacing:-0.46px;}
#th_1068{left:96px;bottom:751px;letter-spacing:0.11px;word-spacing:-0.4px;}
#ti_1068{left:750px;bottom:751px;}
#tj_1068{left:756px;bottom:751px;letter-spacing:0.13px;}
#tk_1068{left:96px;bottom:591px;letter-spacing:0.14px;}
#tl_1068{left:178px;bottom:591px;letter-spacing:0.19px;word-spacing:-0.06px;}
#tm_1068{left:96px;bottom:555px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tn_1068{left:96px;bottom:534px;letter-spacing:0.12px;word-spacing:-0.49px;}
#to_1068{left:96px;bottom:513px;letter-spacing:0.13px;word-spacing:-0.97px;}
#tp_1068{left:96px;bottom:491px;letter-spacing:0.12px;word-spacing:-0.49px;}
#tq_1068{left:96px;bottom:470px;letter-spacing:0.1px;word-spacing:-0.73px;}
#tr_1068{left:96px;bottom:448px;letter-spacing:0.12px;word-spacing:-0.44px;}
#ts_1068{left:96px;bottom:413px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tt_1068{left:96px;bottom:392px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tu_1068{left:96px;bottom:371px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tv_1068{left:96px;bottom:349px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tw_1068{left:96px;bottom:328px;letter-spacing:0.13px;word-spacing:-0.5px;}
#tx_1068{left:96px;bottom:293px;letter-spacing:0.11px;word-spacing:-0.45px;}
#ty_1068{left:96px;bottom:271px;letter-spacing:0.11px;word-spacing:-0.57px;}
#tz_1068{left:96px;bottom:250px;letter-spacing:0.13px;word-spacing:-0.5px;}
#t10_1068{left:96px;bottom:228px;letter-spacing:0.14px;word-spacing:-0.53px;}
#t11_1068{left:96px;bottom:207px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t12_1068{left:96px;bottom:186px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t13_1068{left:96px;bottom:150px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t14_1068{left:96px;bottom:129px;letter-spacing:0.14px;word-spacing:-0.5px;}
#t15_1068{left:96px;bottom:108px;letter-spacing:0.13px;word-spacing:-0.51px;}
#t16_1068{left:117px;bottom:711px;letter-spacing:-0.08px;word-spacing:0.92px;}
#t17_1068{left:189px;bottom:711px;}
#t18_1068{left:195px;bottom:711px;letter-spacing:0.18px;}
#t19_1068{left:239px;bottom:711px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t1a_1068{left:200px;bottom:683px;letter-spacing:0.07px;word-spacing:-0.04px;}
#t1b_1068{left:542px;bottom:683px;letter-spacing:0.06px;word-spacing:0.02px;}
#t1c_1068{left:122px;bottom:658px;letter-spacing:0.25px;}
#t1d_1068{left:476px;bottom:658px;letter-spacing:0.27px;}
#t1e_1068{left:122px;bottom:634px;letter-spacing:0.29px;}
#t1f_1068{left:476px;bottom:634px;letter-spacing:0.22px;}
#t1g_1068{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1068{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1068{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1068{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_1068{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_1068{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s6_1068{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s7_1068{font-size:15px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s8_1068{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.s9_1068{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1068" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1068Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1068" style="-webkit-user-select: none;"><object width="935" height="1210" data="1068/1068.svg" type="image/svg+xml" id="pdf1068" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1068" class="t s1_1068">613 </span><span id="t2_1068" class="t s2_1068">Secure Virtual Machine </span>
<span id="t3_1068" class="t s1_1068">AMD64 Technology </span><span id="t4_1068" class="t s1_1068">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1068" class="t s3_1068">15.36.13 </span><span id="t6_1068" class="t s3_1068">Debug Registers </span>
<span id="t7_1068" class="t s4_1068">SEV-ES and SNP-active guests may choose to enable full virtualization of CPU debug registers </span>
<span id="t8_1068" class="t s4_1068">through SEV_FEATURES bit 5 (DebugSwap). </span>
<span id="t9_1068" class="t s4_1068">When enabled, the DR[0-3] registers and DR[0-3]_ADDR_MASK registers are swapped as type ‘B’ </span>
<span id="ta_1068" class="t s4_1068">state (see Appendix B). </span>
<span id="tb_1068" class="t s3_1068">15.36.14 </span><span id="tc_1068" class="t s3_1068">Memory Types </span>
<span id="td_1068" class="t s4_1068">When an SNP-active guest accesses memory, the hardware forces the use of coherent memory types. </span>
<span id="te_1068" class="t s4_1068">This prevents the hypervisor from attempting to corrupt guest memory by the use of non-coherent </span>
<span id="tf_1068" class="t s4_1068">memory types for accesses by the guest. </span>
<span id="tg_1068" class="t s4_1068">If a guest memory access is determined to be non-coherent after the memory type determination logic </span>
<span id="th_1068" class="t s4_1068">described in Section 15.25.8, the hardware forces a coherent type as described in Table 15</span><span id="ti_1068" class="t s5_1068">-</span><span id="tj_1068" class="t s4_1068">42. </span>
<span id="tk_1068" class="t s3_1068">15.36.15 </span><span id="tl_1068" class="t s3_1068">TLB management </span>
<span id="tm_1068" class="t s4_1068">For non-SNP-active guests, when a hypervisor moves a VMSA to a new logical processor it must </span>
<span id="tn_1068" class="t s4_1068">ensure that the VMSA cannot use any stale (incorrect) TLB translations to prevent corruption of the </span>
<span id="to_1068" class="t s4_1068">guest. For SNP-active guests, to avoid any dependency on the hypervisor for correctly managing guest </span>
<span id="tp_1068" class="t s4_1068">TLB contents, the hardware detects when the VMSA is moved and manages the TLB for that guest </span>
<span id="tq_1068" class="t s4_1068">automatically. The hardware uses two VMSA fields to track this information: the TLB_ID (byte offset </span>
<span id="tr_1068" class="t s4_1068">3D0h) and the PCPU_ID (byte offset 3D8h). </span>
<span id="ts_1068" class="t s4_1068">During guest creation, software should initialize the TLB_ID and PCPU_ID by setting both to zero. </span>
<span id="tt_1068" class="t s4_1068">The hardware subsequently manages the values in both fields throughout the lifetime of that VMSA. </span>
<span id="tu_1068" class="t s4_1068">During operation, software may explicitly write PCPU_ID to 0 to force a TLB flush on the next </span>
<span id="tv_1068" class="t s4_1068">VMRUN to that VMSA if desired. If this occurs, the hardware will set the PCPU_ID field to a non- </span>
<span id="tw_1068" class="t s4_1068">zero value when it flushes the TLB. </span>
<span id="tx_1068" class="t s4_1068">For example, when guest software performs an RMPADJUST to alter the permissions of a VMPL, it </span>
<span id="ty_1068" class="t s4_1068">may need to ensure that the existing TLB entries of all vCPUs executing at the targeted VMPL are not </span>
<span id="tz_1068" class="t s4_1068">used anymore. The guest software can do this by writing zero to PCPU_ID of the affected VMSAs. </span>
<span id="t10_1068" class="t s4_1068">When these VMSAs are re-entered with VMRUN, the hardware will ensure existing TLB entries are </span>
<span id="t11_1068" class="t s4_1068">no longer used and set PCPU_ID to a non-zero value. This value can be checked for non-zero by the </span>
<span id="t12_1068" class="t s4_1068">guest software to ensure the operation has completed before proceeding. </span>
<span id="t13_1068" class="t s4_1068">As with any guest, the hypervisor may use the TLB_CONTROL field in the VMCB to force TLB </span>
<span id="t14_1068" class="t s4_1068">flushes when desired. When the hypervisor writes 3h or 7h to TLB_CONTROL, both global and non- </span>
<span id="t15_1068" class="t s4_1068">global TLB entries of the guest are invalidated. </span>
<span id="t16_1068" class="t s3_1068">Table 15</span><span id="t17_1068" class="t s6_1068">-</span><span id="t18_1068" class="t s3_1068">42. </span><span id="t19_1068" class="t s3_1068">Non-Coherent Memory Type Conversion </span>
<span id="t1a_1068" class="t s7_1068">Non-Coherent Memory Type </span><span id="t1b_1068" class="t s7_1068">Forced Coherent Memory Type </span>
<span id="t1c_1068" class="t s8_1068">UC </span><span id="t1d_1068" class="t s8_1068">CD </span>
<span id="t1e_1068" class="t s8_1068">WC </span><span id="t1f_1068" class="t s8_1068">WC+ </span>
<span id="t1g_1068" class="t s9_1068">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
